// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
// Date        : Fri Nov 21 10:07:20 2025
// Host        : 5CD322B22T running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/DevWorks/HDMI/HDMI.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_1/design_1_axi_vdma_0_1_sim_netlist.v
// Design      : design_1_axi_vdma_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_axi_vdma_0_1,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2025.1" *) 
(* NotValidForBitStream *)
module design_1_axi_vdma_0_1
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    mm2s_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_mode = "slave S_AXI_LITE_ACLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_mode = "slave M_AXI_MM2S_ACLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, INSERT_VIP 0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_mode = "slave M_AXIS_MM2S_ACLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 74218750, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_mode = "slave AXI_RESETN" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_mode = "slave S_AXI_LITE" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_IN_0 FRAME_PTR" *) (* x_interface_mode = "slave MM2S_FRAME_PTR_IN_0" *) input [5:0]mm2s_frame_ptr_in;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) (* x_interface_mode = "master MM2S_FRAME_PTR_OUT" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_mode = "master M_AXI_MM2S" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_mode = "master M_AXIS_MM2S" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 74218750, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [23:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [2:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_mode = "master MM2S_INTROUT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_bready_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_introut_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire NLW_U0_s_axis_s2mm_tready_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_s2mm_wdata_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [5:0]NLW_U0_s2mm_frame_ptr_out_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "0" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "0" *) 
  (* C_INCLUDE_S2MM_DRE = "0" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "2048" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "16" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "3" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "1" *) 
  (* C_S2MM_GENLOCK_MODE = "0" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  design_1_axi_vdma_0_1_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen({NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:4],\^m_axi_mm2s_arlen }),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2],\^m_axi_mm2s_arsize ,NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[0]}),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(1'b0),
        .m_axi_s2mm_awaddr(NLW_U0_m_axi_s2mm_awaddr_UNCONNECTED[31:0]),
        .m_axi_s2mm_awburst(NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1:0]),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:0]),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(1'b0),
        .m_axi_s2mm_awsize(NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2:0]),
        .m_axi_s2mm_awvalid(NLW_U0_m_axi_s2mm_awvalid_UNCONNECTED),
        .m_axi_s2mm_bready(NLW_U0_m_axi_s2mm_bready_UNCONNECTED),
        .m_axi_s2mm_bresp({1'b0,1'b0}),
        .m_axi_s2mm_bvalid(1'b0),
        .m_axi_s2mm_wdata(NLW_U0_m_axi_s2mm_wdata_UNCONNECTED[63:0]),
        .m_axi_s2mm_wlast(NLW_U0_m_axi_s2mm_wlast_UNCONNECTED),
        .m_axi_s2mm_wready(1'b0),
        .m_axi_s2mm_wstrb(NLW_U0_m_axi_s2mm_wstrb_UNCONNECTED[7:0]),
        .m_axi_s2mm_wvalid(NLW_U0_m_axi_s2mm_wvalid_UNCONNECTED),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out(NLW_U0_s2mm_frame_ptr_out_UNCONNECTED[5:0]),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(NLW_U0_s2mm_introut_UNCONNECTED),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(1'b0),
        .s_axis_s2mm_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_s2mm_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .s_axis_s2mm_tlast(1'b0),
        .s_axis_s2mm_tready(NLW_U0_s_axis_s2mm_tready_UNCONNECTED),
        .s_axis_s2mm_tuser(1'b0),
        .s_axis_s2mm_tvalid(1'b0));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_axi_vdma_0_1_axi_datamover
   (sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    Q,
    m_axi_mm2s_rready,
    wr_en,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    decerr_i,
    slverr_i,
    interr_i,
    sig_next_eof_reg_reg,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_aclk,
    m_axis_mm2s_sts_tready,
    full,
    mm2s_frame_sync,
    m_axi_mm2s_rready_0,
    mm2s_halt,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    \sig_dbeat_cntr_reg[0] ,
    sof_reset,
    cmnd_wr,
    s_axis_mm2s_cmd_tvalid,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    in);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [0:0]Q;
  output m_axi_mm2s_rready;
  output wr_en;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [4:0]sig_next_eof_reg_reg;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_aclk;
  input m_axis_mm2s_sts_tready;
  input full;
  input mm2s_frame_sync;
  input m_axi_mm2s_rready_0;
  input mm2s_halt;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input \sig_dbeat_cntr_reg[0] ;
  input sof_reset;
  input cmnd_wr;
  input s_axis_mm2s_cmd_tvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input [48:0]in;

  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire decerr_i;
  wire full;
  wire [48:0]in;
  wire interr_i;
  (* DONT_TOUCH *) wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  (* DONT_TOUCH *) wire m_axi_s2mm_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire [4:0]sig_next_eof_reg_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire slverr_i;
  wire sof_reset;
  wire wr_en;

  design_1_axi_vdma_0_1_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .cmnd_wr(cmnd_wr),
        .decerr_i(decerr_i),
        .full(full),
        .in(in),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rready_0(m_axi_mm2s_rready_0),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .sig_next_eof_reg_reg(sig_next_eof_reg_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .slverr_i(slverr_i),
        .sof_reset(sof_reset),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_axi_vdma_0_1_axi_datamover_addr_cntl
   (out,
    FIFO_Full_reg,
    sig_init_reg2,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_reg,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    sig_mmap_rst_reg_n,
    m_axi_mm2s_arready,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input sig_mmap_rst_reg_n;
  input m_axi_mm2s_arready;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6 ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  design_1_axi_vdma_0_1_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(sig_addr_reg_empty),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45],sig_aq_fifo_data_out[39:4]}),
        .sig_addr_reg_empty_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6 ),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(m_axi_mm2s_arready),
        .I1(sig_addr_reg_full),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_mmap_rst_reg_n),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_arsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_axi_vdma_0_1_axi_datamover_cmd_status
   (FIFO_Full_reg,
    Q,
    sig_inhibit_rdy_n,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    decerr_i,
    slverr_i,
    interr_i,
    \addr_i_reg[2] ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_rd_sts_tag_reg0,
    out,
    SS,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg_0,
    D,
    s_axis_mm2s_cmd_tvalid,
    sig_mmap_rst_reg_n,
    sig_cmd_stat_rst_int_reg_n,
    in,
    slverr_i_reg);
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [1:0]\addr_i_reg[2] ;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_rd_sts_tag_reg0;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg_0;
  input [0:0]D;
  input s_axis_mm2s_cmd_tvalid;
  input sig_mmap_rst_reg_n;
  input sig_cmd_stat_rst_int_reg_n;
  input [48:0]in;
  input [2:0]slverr_i_reg;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire I_CMD_FIFO_n_4;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [1:0]\addr_i_reg[2] ;
  wire cmnd_wr;
  wire decerr_i;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_cmd_stat_rst_int_reg_n;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_mmap_rst_reg_n;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  design_1_axi_vdma_0_1_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .SS(SS),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_CMD_FIFO_n_4),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i(slverr_i),
        .slverr_i_reg(slverr_i_reg));
  design_1_axi_vdma_0_1_axi_datamover_fifo I_CMD_FIFO
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_0),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .SS(SS),
        .\addr_i_reg[2] (\addr_i_reg[2] ),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_cmd_stat_rst_int_reg_n(sig_cmd_stat_rst_int_reg_n),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg_0(I_CMD_FIFO_n_4));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_1_axi_datamover_fifo
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \addr_i_reg[2] ,
    sel,
    sig_init_reg_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_cmd_stat_rst_int_reg_n,
    sig_init_done,
    in,
    D);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [1:0]\addr_i_reg[2] ;
  output sel;
  output sig_init_reg_reg_0;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_cmd_stat_rst_int_reg_n;
  input sig_init_done;
  input [48:0]in;
  input [0:0]D;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]SS;
  wire [1:0]\addr_i_reg[2] ;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sel;
  wire sig_cmd_stat_rst_int_reg_n;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__1_n_0;
  wire sig_init_reg_reg_0;

  design_1_axi_vdma_0_1_srl_fifo \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg_0(sel),
        .FIFO_Full_reg_1(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .SS(SS),
        .\addr_i_reg[2]_0 (\addr_i_reg[2] ),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .I1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_int_reg_n),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .I1(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .I2(sig_cmd_stat_rst_int_reg_n),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__1_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .Q(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2 ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_1_axi_datamover_fifo__parameterized0
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sig_inhibit_rdy_n_reg_0,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_tag_reg0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    sig_mmap_rst_reg_n,
    slverr_i_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_tag_reg0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input sig_mmap_rst_reg_n;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire [0:0]Q;
  wire [0:0]SS;
  wire decerr_i;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mmap_rst_reg_n;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  design_1_axi_vdma_0_1_srl_fifo__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .Q(Q),
        .SS(SS),
        .\addr_i_reg[0]_0 (sig_inhibit_rdy_n_reg_0),
        .decerr_i(decerr_i),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i(slverr_i),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_1_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_reg2,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_0,
    sig_addr_reg_empty_reg,
    sig_calc_error_reg_reg,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_reg,
    sig_data2addr_stop_req,
    FIFO_Full_reg_1,
    sig_mstr2addr_cmd_valid,
    sig_mmap_rst_reg_n,
    in);
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_0;
  output sig_addr_reg_empty_reg;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_reg;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_1;
  input sig_mstr2addr_cmd_valid;
  input sig_mmap_rst_reg_n;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_i_1__0_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;

  design_1_axi_vdma_0_1_srl_fifo__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .FIFO_Full_reg_2(FIFO_Full_reg_1),
        .\addr_i_reg[0]_0 (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_mmap_rst));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__0
       (.I0(sig_mmap_rst_reg_n),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .O(sig_init_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__0_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_mmap_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_axi_vdma_0_1_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    sig_mmap_rst_reg_n_reg,
    sig_push_dqual_reg,
    SR,
    m_axi_mm2s_rvalid_0,
    E,
    D,
    out,
    sig_inhibit_rdy_n_reg_0,
    sig_mmap_rst_reg_n_reg_0,
    sig_dqual_reg_full_reg,
    sig_mmap_rst_reg_n_reg_1,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_mmap_rst_reg_n,
    sig_first_dbeat_reg,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty,
    Q,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_empty_reg_0,
    full,
    mm2s_frame_sync,
    sof_reset,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_1,
    sig_inhibit_rdy_n_0,
    sig_last_dbeat_reg,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_mmap_rst_reg_n_reg;
  output sig_push_dqual_reg;
  output [0:0]SR;
  output m_axi_mm2s_rvalid_0;
  output [0:0]E;
  output [7:0]D;
  output [11:0]out;
  output sig_inhibit_rdy_n_reg_0;
  output sig_mmap_rst_reg_n_reg_0;
  output sig_dqual_reg_full_reg;
  output sig_mmap_rst_reg_n_reg_1;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_mmap_rst_reg_n;
  input sig_first_dbeat_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty;
  input [7:0]Q;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_empty_reg_0;
  input full;
  input mm2s_frame_sync;
  input sof_reset;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_1;
  input sig_inhibit_rdy_n_0;
  input sig_last_dbeat_reg;
  input [15:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire [0:0]SR;
  wire full;
  wire [15:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire m_axi_mm2s_rvalid_0;
  wire mm2s_frame_sync;
  wire [11:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mmap_rst_reg_n_reg;
  wire sig_mmap_rst_reg_n_reg_0;
  wire sig_mmap_rst_reg_n_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sof_reset;

  design_1_axi_vdma_0_1_srl_fifo__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .Q(Q),
        .SR(SR),
        .\addr_i_reg[1]_0 (sig_inhibit_rdy_n_reg_0),
        .full(full),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_mm2s_rvalid_0(m_axi_mm2s_rvalid_0),
        .mm2s_frame_sync(mm2s_frame_sync),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mmap_rst_reg_n_reg(sig_mmap_rst_reg_n_reg),
        .sig_mmap_rst_reg_n_reg_0(sig_mmap_rst_reg_n_reg_0),
        .sig_mmap_rst_reg_n_reg_1(sig_mmap_rst_reg_n_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sof_reset(sof_reset));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module design_1_axi_vdma_0_1_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    Q,
    m_axi_mm2s_rready,
    wr_en,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    decerr_i,
    slverr_i,
    interr_i,
    sig_next_eof_reg_reg,
    mm2s_halt_cmplt,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg,
    m_axis_mm2s_sts_tready,
    full,
    mm2s_frame_sync,
    m_axi_mm2s_rready_0,
    mm2s_halt,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    \sig_dbeat_cntr_reg[0] ,
    sof_reset,
    cmnd_wr,
    s_axis_mm2s_cmd_tvalid,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    in);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [0:0]Q;
  output m_axi_mm2s_rready;
  output wr_en;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output [4:0]sig_next_eof_reg_reg;
  output mm2s_halt_cmplt;
  output [31:0]m_axi_mm2s_araddr;
  output [3:0]m_axi_mm2s_arlen;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg;
  input m_axis_mm2s_sts_tready;
  input full;
  input mm2s_frame_sync;
  input m_axi_mm2s_rready_0;
  input mm2s_halt;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input \sig_dbeat_cntr_reg[0] ;
  input sof_reset;
  input cmnd_wr;
  input s_axis_mm2s_cmd_tvalid;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input [48:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire I_ADDR_CNTL_n_1;
  wire I_ADDR_CNTL_n_9;
  wire [0:0]\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i ;
  wire [0:0]\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i_p1 ;
  wire \I_CMD_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire I_CMD_STATUS_n_0;
  wire I_CMD_STATUS_n_7;
  wire I_MSTR_PCC_n_43;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_8;
  wire I_RESET_n_4;
  wire [0:0]Q;
  wire cmnd_wr;
  wire decerr_i;
  wire full;
  wire [48:0]in;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [3:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_err;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_int;
  wire sig_cmd_stat_rst_int_reg_n;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_slverr;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_halt_reg_dly3;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire [31:2]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [3:0]sig_mstr2data_len;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_strt_strb;
  wire [4:0]sig_next_eof_reg_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire slverr_i;
  wire sof_reset;
  wire wr_en;

  design_1_axi_vdma_0_1_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_9),
        .in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  design_1_axi_vdma_0_1_axi_datamover_cmd_status I_CMD_STATUS
       (.D(\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i_p1 ),
        .FIFO_Full_reg(I_CMD_STATUS_n_0),
        .FIFO_Full_reg_0(I_MSTR_PCC_n_43),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SS(sig_cmd_stat_rst_int),
        .\USE_SRL_FIFO.sig_wr_fifo (\I_CMD_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .\addr_i_reg[2] ({I_CMD_STATUS_n_7,\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i }),
        .cmnd_wr(cmnd_wr),
        .decerr_i(decerr_i),
        .in(in),
        .interr_i(interr_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_cmd_stat_rst_int_reg_n(sig_cmd_stat_rst_int_reg_n),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i(slverr_i),
        .slverr_i_reg(sig_rsc2stat_status));
  design_1_axi_vdma_0_1_axi_datamover_pcc I_MSTR_PCC
       (.D(\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i_p1 ),
        .\USE_SRL_FIFO.sig_wr_fifo (\I_CMD_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .\addr_i_reg[2] (I_MSTR_PCC_n_43),
        .in({mm2s_err,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb}),
        .sig_calc_error_reg_reg_1({I_CMD_STATUS_n_7,\I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/addr_i }),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_9),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential));
  design_1_axi_vdma_0_1_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .full(full),
        .in({mm2s_err,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_strt_strb,sig_mstr2data_len}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rready_0(m_axi_mm2s_rready_0),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .out(sig_addr2data_addr_posted),
        .\sig_addr_posted_cntr_reg[0]_0 (I_RD_DATA_CNTL_n_8),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .\sig_dbeat_cntr_reg[0]_0 (\sig_dbeat_cntr_reg[0] ),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_0),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_RESET_n_4),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_eof_reg_reg_0(sig_next_eof_reg_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_decerr_reg_reg(sig_rsc2stat_status[5:4]),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sof_reset(sof_reset),
        .wr_en(wr_en));
  design_1_axi_vdma_0_1_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rd_sts_tag_reg0(sig_rd_sts_tag_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  design_1_axi_vdma_0_1_axi_datamover_reset I_RESET
       (.SS(sig_cmd_stat_rst_int),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_int_reg_n(sig_cmd_stat_rst_int_reg_n),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(I_RD_DATA_CNTL_n_8),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mmap_rst_reg_n_reg_0(I_RESET_n_4),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_axi_vdma_0_1_axi_datamover_pcc
   (sig_init_reg,
    in,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_mstr2data_sequential,
    D,
    \addr_i_reg[2] ,
    sig_calc_error_reg_reg_0,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    out,
    sig_calc_error_reg_reg_1,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_0);
  output sig_init_reg;
  output [37:0]in;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_mstr2data_sequential;
  output [0:0]D;
  output \addr_i_reg[2] ;
  output [9:0]sig_calc_error_reg_reg_0;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input [49:0]out;
  input [1:0]sig_calc_error_reg_reg_1;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_0;

  wire [0:0]D;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [3:3]\GEN_4BIT_CASE.lsig_end_vect ;
  wire [0:0]\GEN_4BIT_CASE.lsig_start_vect ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire \addr_i_reg[2] ;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [49:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [6:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire [9:0]sig_calc_error_reg_reg_0;
  wire [1:0]sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_i_1_n_0;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mmap_rst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[0]_i_2_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF40FFFFFF40FF40)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I4(sig_push_input_reg11_out),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFF020202)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_calc_error_pushed),
        .I2(sig_parent_done),
        .I3(sig_push_input_reg11_out),
        .I4(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I2(sig_sm_ld_calc3_reg),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002E002E3F2E002E)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_ld_xfer_reg_tmp_reg_0),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_cmd2data_valid_reg_0),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  design_1_axi_vdma_0_1_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({\GEN_4BIT_CASE.lsig_end_vect ,\GEN_4BIT_CASE.lsig_start_vect }),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_xfer_strt_strb_ireg3_reg[3] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_1 (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0004FFFBFFFB0004)) 
    \addr_i[0]_i_1__1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .I5(sig_calc_error_reg_reg_1[0]),
        .O(D));
  LUT4 #(
    .INIT(16'h0010)) 
    \addr_i[2]_i_2 
       (.I0(sig_calc_error_reg_reg_1[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(\addr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFEEE0EEE)) 
    \data_reg[3][10]_srl4_i_1 
       (.I0(sig_mstr2data_sequential),
        .I1(sig_xfer_end_strb_ireg3[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_xfer_strt_strb_ireg3[0]),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \data_reg[3][20]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][23]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][24]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][32]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_reg[3][3]_srl4_i_1__0 
       (.I0(in[37]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \data_reg[3][4]_srl4_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_brst_cnt_eq_one_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[36]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[3][5]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFEEE0EEE)) 
    \data_reg[3][7]_srl4_i_1 
       (.I0(sig_mstr2data_sequential),
        .I1(sig_xfer_end_strb_ireg3[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_xfer_strt_strb_ireg3[3]),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFEEE0EEE)) 
    \data_reg[3][8]_srl4_i_1 
       (.I0(sig_mstr2data_sequential),
        .I1(sig_xfer_end_strb_ireg3[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_xfer_strt_strb_ireg3[2]),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFEEE0EEE)) 
    \data_reg[3][9]_srl4_i_1 
       (.I0(sig_mstr2data_sequential),
        .I1(sig_xfer_end_strb_ireg3[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_xfer_len_eq_0_ireg3),
        .I4(sig_xfer_strt_strb_ireg3[1]),
        .O(sig_calc_error_reg_reg_0[5]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[6]));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF08)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(p_1_in_0),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(sig_push_input_reg11_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[34]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[37]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[36]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[35]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h55555555555555C5)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[34]),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .I4(sig_calc_error_reg_reg_1[1]),
        .I5(in[37]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[49]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[48]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[47]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[46]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[41]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[40]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[39]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[38]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[45]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[44]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[43]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[42]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[18]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[28]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[29]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[30]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[31]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[32]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(in[37]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[33]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[19]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[20]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[21]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[22]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[23]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[24]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[25]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[26]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[27]),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[18]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT6 #(
    .INIT(64'h9999A55566665AAA)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAA800080)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hAAC0553F)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[2]));
  LUT6 #(
    .INIT(64'h011145555777DFFF)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2[1]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hA9996555)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_adjusted_addr_incr_im1[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hABBBEFFF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[4]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h15BFEA40EA40EA40)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[5]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  LUT6 #(
    .INIT(64'h00000000EA400000)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I5(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_input_reg_empty),
        .I1(sig_sm_halt_reg),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(in[37]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555551)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555551)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_input_reg_empty),
        .I2(sig_sm_halt_reg),
        .I3(sig_calc_error_reg_reg_1[1]),
        .I4(in[37]),
        .I5(out[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h20000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_bytes_to_mbaa_im0[6]),
        .I2(sig_brst_cnt_eq_zero_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT6 #(
    .INIT(64'h0056560001A8A801)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4821)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h1045208A45208A10)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I3(sig_mbaa_addr_cntr_slice_im0[4]),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_bytes_to_mbaa_im0[6],sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT6 #(
    .INIT(64'h0101100137377C37)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[5]),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0303031717171730)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[3]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[1]),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1730)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h1045208A45208A10)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I3(sig_mbaa_addr_cntr_slice_im0[4]),
        .I4(sig_mbaa_addr_cntr_slice_im0[5]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0056560001A8A801)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h4821)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[37]),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hCCCECCCC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(in[37]),
        .I2(sig_calc_error_reg_reg_1[1]),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[37]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_cmd2dre_valid_reg_n_0),
        .I2(sig_sm_ld_calc3_reg),
        .I3(sig_first_xfer_im0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0054)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_init_reg),
        .I1(sig_push_input_reg11_out),
        .I2(sig_first_xfer_im0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_sm_pop_input_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0100)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[37]),
        .I1(sig_calc_error_reg_reg_1[1]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[16]),
        .Q(in[36]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[17]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(sig_input_reg_empty),
        .I1(sig_push_input_reg11_out),
        .I2(sig_sm_pop_input_reg),
        .I3(sig_calc_error_pushed),
        .I4(sig_init_reg),
        .O(sig_input_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_i_1_n_0),
        .Q(sig_input_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0544)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_ld_xfer_reg),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0054)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_calc3_reg),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_mmap_rst),
        .Q(sig_init_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFEEE)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_calc3_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_calc_error_pushed),
        .I1(sig_parent_done),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ),
        .I3(sig_init_reg),
        .I4(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4777)) 
    \sig_strbgen_bytes_ireg2[0]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_strbgen_bytes_ireg2[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_init_reg),
        .I4(sig_strbgen_bytes_ireg2),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000001010110)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_im2));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hBFBA)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_init_reg),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\GEN_4BIT_CASE.lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\GEN_4BIT_CASE.lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module design_1_axi_vdma_0_1_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_rd_sts_tag_reg0,
    sig_push_rd_sts_reg,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_data2rsc_slverr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_rd_sts_tag_reg0;
  input sig_push_rd_sts_reg;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_decerr_reg0;
  input sig_data2rsc_slverr;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_slverr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[2]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module design_1_axi_vdma_0_1_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_slverr,
    sig_init_done,
    m_axi_mm2s_rready,
    sig_inhibit_rdy_n,
    wr_en,
    \sig_addr_posted_cntr_reg[0]_0 ,
    sig_next_eof_reg_reg_0,
    sig_push_rd_sts_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_decerr_reg0,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_mmap_rst_reg_n,
    full,
    mm2s_frame_sync,
    m_axi_mm2s_rready_0,
    mm2s_halt,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    \sig_dbeat_cntr_reg[0]_0 ,
    sig_mstr2data_cmd_valid,
    sof_reset,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_inhibit_rdy_n_0,
    sig_rsc2data_ready,
    sig_rd_sts_decerr_reg_reg,
    m_axi_mm2s_rresp,
    in,
    sig_rst2all_stop_request,
    out);
  output FIFO_Full_reg;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_slverr;
  output sig_init_done;
  output m_axi_mm2s_rready;
  output sig_inhibit_rdy_n;
  output wr_en;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output [4:0]sig_next_eof_reg_reg_0;
  output sig_push_rd_sts_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_decerr_reg0;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_mmap_rst_reg_n;
  input full;
  input mm2s_frame_sync;
  input m_axi_mm2s_rready_0;
  input mm2s_halt;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  input \sig_dbeat_cntr_reg[0]_0 ;
  input sig_mstr2data_cmd_valid;
  input sof_reset;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_rsc2data_ready;
  input [1:0]sig_rd_sts_decerr_reg_reg;
  input [1:0]m_axi_mm2s_rresp;
  input [15:0]in;
  input sig_rst2all_stop_request;
  input out;

  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire full;
  wire [15:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire sig_clr_dqual_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:14]sig_cmd_fifo_data_out;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire \sig_dbeat_cntr[7]_i_6_n_0 ;
  wire \sig_dbeat_cntr_reg[0]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [4:0]sig_next_eof_reg_reg_0;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [3:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire [1:0]sig_rd_sts_decerr_reg_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sof_reset;
  wire wr_en;

  design_1_axi_vdma_0_1_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .SR(sig_clr_dqual_reg),
        .full(full),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_mm2s_rvalid_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .mm2s_frame_sync(mm2s_frame_sync),
        .out({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:14]}),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_n_0),
        .sig_dqual_reg_empty_reg_0(sig_data2addr_stop_req),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_dqual_reg_full_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg_n_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mmap_rst(sig_mmap_rst),
        .sig_mmap_rst_reg_n(sig_mmap_rst_reg_n),
        .sig_mmap_rst_reg_n_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_mmap_rst_reg_n_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .sig_mmap_rst_reg_n_reg_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sof_reset(sof_reset));
  LUT5 #(
    .INIT(32'h8F888888)) 
    fg_builtin_fifo_inst_i_1
       (.I0(sig_next_eof_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\sig_addr_posted_cntr_reg[0]_0 ),
        .I3(sig_data2addr_stop_req),
        .I4(sig_dqual_reg_full),
        .O(sig_next_eof_reg_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    fg_builtin_fifo_inst_i_2
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_next_eof_reg_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    fg_builtin_fifo_inst_i_3
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_next_eof_reg_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    fg_builtin_fifo_inst_i_4
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_next_eof_reg_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFFDCCFD)) 
    fg_builtin_fifo_inst_i_5
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_first_dbeat_reg_n_0),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_next_eof_reg_reg_0[0]));
  LUT6 #(
    .INIT(64'h000000000F000400)) 
    fg_builtin_fifo_inst_i_6
       (.I0(sig_data2rsc_valid),
        .I1(m_axi_mm2s_rvalid),
        .I2(\sig_dbeat_cntr_reg[0]_0 ),
        .I3(sig_dqual_reg_full),
        .I4(sig_data2addr_stop_req),
        .I5(\sig_addr_posted_cntr_reg[0]_0 ),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    fg_builtin_fifo_inst_i_8
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_next_calc_error_reg),
        .O(\sig_addr_posted_cntr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4444444444454444)) 
    m_axi_mm2s_rready_INST_0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .I1(sig_data2addr_stop_req),
        .I2(full),
        .I3(mm2s_frame_sync),
        .I4(m_axi_mm2s_rready_0),
        .I5(mm2s_halt),
        .O(m_axi_mm2s_rready));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg_n_0),
        .I1(out),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg_reg_n_0),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg_reg_n_0),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_mmap_rst));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_mmap_rst_reg_n),
        .O(sig_coelsc_tag_reg0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_next_calc_error_reg),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_calc_error_reg),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_data2rsc_calc_err),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0D0000000D000D00)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\sig_dbeat_cntr[7]_i_5_n_0 ),
        .I1(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29 ),
        .I3(m_axi_mm2s_rvalid),
        .I4(sig_data2addr_stop_req),
        .I5(\sig_dbeat_cntr_reg[0]_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_6 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[7]),
        .O(\sig_dbeat_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_mmap_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_mmap_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_mmap_rst));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    sig_last_dbeat_i_2
       (.I0(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[3]),
        .I4(sig_dbeat_cntr[2]),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_last_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(sig_mmap_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[14]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rd_sts_decerr_reg_reg[1]),
        .O(sig_rd_sts_decerr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_decerr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_axi_vdma_0_1_axi_datamover_reset
   (sig_cmd_stat_rst_int_reg_n,
    sig_rst2all_stop_request,
    SS,
    sig_mmap_rst_reg_n,
    sig_mmap_rst_reg_n_reg_0,
    sig_mmap_rst,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    sig_init_done,
    sig_init_reg2,
    sig_init_reg,
    sig_halt_reg_dly3,
    sig_data2addr_stop_req,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    sig_halt_cmplt_reg_0);
  output sig_cmd_stat_rst_int_reg_n;
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output sig_mmap_rst_reg_n;
  output sig_mmap_rst_reg_n_reg_0;
  output sig_mmap_rst;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input sig_init_done;
  input sig_init_reg2;
  input sig_init_reg;
  input sig_halt_reg_dly3;
  input sig_data2addr_stop_req;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input sig_halt_cmplt_reg_0;

  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt_cmplt;
  wire out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_int_reg_n;
  (* RTL_KEEP = "true" *) wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mmap_rst_reg_n_reg_0;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_int_reg_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_int_reg_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_int_reg_n),
        .O(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800000)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_reg_empty),
        .I4(sig_halt_cmplt_reg_0),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_2_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1
       (.I0(sig_mmap_rst_reg_n),
        .I1(sig_init_done),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .O(sig_mmap_rst_reg_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_mmap_reset_reg_i_1
       (.I0(sig_mmap_rst_reg_n),
        .O(sig_mmap_rst));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_rst_reg_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_mmap_rst_reg_n),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_axi_vdma_0_1_axi_datamover_strb_gen2
   (D,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[3]_1 );
  output [1:0]D;
  input [1:0]Q;
  input \sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_xfer_strt_strb_ireg3_reg[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    \GEN_4BIT_CASE.lsig_end_vect 
       (.I0(Q[0]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[3]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[3]_1 ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_4BIT_CASE.lsig_start_vect 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "0" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "0" *) (* C_INCLUDE_S2MM_DRE = "0" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "2048" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "16" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "32" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "3" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "1" *) (* C_S2MM_GENLOCK_MODE = "0" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "8" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "32" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* ORIG_REF_NAME = "axi_vdma" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* ip_group = "LOGICORE" *) (* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module design_1_axi_vdma_0_1_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  (* dont_touch = "true" *) input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  (* dont_touch = "true" *) input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [31:0]s_axis_s2mm_tdata;
  input [3:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_109;
  wire AXI_LITE_REG_INTERFACE_I_n_110;
  wire AXI_LITE_REG_INTERFACE_I_n_111;
  wire AXI_LITE_REG_INTERFACE_I_n_112;
  wire AXI_LITE_REG_INTERFACE_I_n_113;
  wire AXI_LITE_REG_INTERFACE_I_n_114;
  wire AXI_LITE_REG_INTERFACE_I_n_115;
  wire AXI_LITE_REG_INTERFACE_I_n_116;
  wire AXI_LITE_REG_INTERFACE_I_n_117;
  wire AXI_LITE_REG_INTERFACE_I_n_118;
  wire AXI_LITE_REG_INTERFACE_I_n_119;
  wire AXI_LITE_REG_INTERFACE_I_n_120;
  wire AXI_LITE_REG_INTERFACE_I_n_72;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_hrd_reset ;
  wire \GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_areset ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_45 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_4 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_174 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_177 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_178 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_179 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_180 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_181 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_182 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_183 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_189 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_190 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_191 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_192 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_82 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_83 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_84 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_85 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_86 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_87 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_88 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_89 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I_n_3 ;
  wire I_AXI_DMA_INTRPT_n_20;
  wire I_AXI_DMA_INTRPT_n_21;
  wire I_AXI_DMA_INTRPT_n_22;
  wire I_AXI_DMA_INTRPT_n_23;
  wire \I_CMDSTS/decerr_i ;
  wire \I_CMDSTS/interr_i ;
  wire \I_CMDSTS/slverr_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire I_PRMRY_DATAMOVER_n_4;
  wire I_PRMRY_DATAMOVER_n_7;
  wire I_RST_MODULE_n_11;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_13;
  wire I_RST_MODULE_n_16;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_21;
  wire \I_SM/cmnds_queued0 ;
  wire \I_STS_MNGR/datamover_idle ;
  wire L0;
  wire \VIDEO_REG_I/video_reg_updated1 ;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire cmnd_wr;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dma_err;
  wire fifo_full_i;
  wire fifo_wren;
  wire frame_sync_out0;
  wire initial_frame;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [3:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [23:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tdata_i;
  wire [2:0]m_axis_mm2s_tkeep;
  wire [3:0]m_axis_mm2s_tkeep_i;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_mm2s_tvalid;
  wire m_axis_mm2s_tvalid_i;
  wire mm2s_all_idle;
  wire mm2s_allbuffer_empty;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [25:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire [4:0]mm2s_chnl_current_frame;
  wire mm2s_cmdsts_idle;
  wire [12:0]mm2s_crnt_vsize;
  wire [12:0]mm2s_crnt_vsize_d2;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_dmac2cdc_prmtr_update;
  wire [31:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire [4:0]mm2s_frame_number;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_frame_sync;
  wire mm2s_fsync;
  wire mm2s_fsync_d1;
  wire mm2s_fsync_d2;
  wire mm2s_fsync_out_i;
  wire [2:0]mm2s_genlock_pair_frame;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_halt_reg;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [4:0]mm2s_ip2axi_frame_ptr_ref;
  wire [4:0]mm2s_ip2axi_frame_store;
  wire mm2s_ip2axi_introut;
  wire [31:0]mm2s_ip2axi_rddata;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire [2:0]mm2s_m_frame_ptr_out;
  wire mm2s_mstrfrm_tstsync;
  wire mm2s_packet_sof;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [31:0]\mm2s_reg_module_strt_addr[1] ;
  wire [31:0]\mm2s_reg_module_strt_addr[2] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire mm2s_regdir_idle;
  wire [2:0]mm2s_s_frame_ptr_in;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_video_prmtrs;
  wire mm2s_vid2cdc_packet_sof;
  wire [5:5]p_0_in;
  wire p_1_in;
  wire [5:0]p_2_in;
  wire prmry_reset;
  wire prmtr_update0;
  wire prmtr_update_complete;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [63:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_valid0;
  wire scndry_reset;
  wire sof_flag;
  wire sof_reset;
  wire valid_frame_sync_d2;
  wire vsize_counter0;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3:0] = \^m_axi_mm2s_arlen [3:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_s2mm_awaddr[31] = \<const0> ;
  assign m_axi_s2mm_awaddr[30] = \<const0> ;
  assign m_axi_s2mm_awaddr[29] = \<const0> ;
  assign m_axi_s2mm_awaddr[28] = \<const0> ;
  assign m_axi_s2mm_awaddr[27] = \<const0> ;
  assign m_axi_s2mm_awaddr[26] = \<const0> ;
  assign m_axi_s2mm_awaddr[25] = \<const0> ;
  assign m_axi_s2mm_awaddr[24] = \<const0> ;
  assign m_axi_s2mm_awaddr[23] = \<const0> ;
  assign m_axi_s2mm_awaddr[22] = \<const0> ;
  assign m_axi_s2mm_awaddr[21] = \<const0> ;
  assign m_axi_s2mm_awaddr[20] = \<const0> ;
  assign m_axi_s2mm_awaddr[19] = \<const0> ;
  assign m_axi_s2mm_awaddr[18] = \<const0> ;
  assign m_axi_s2mm_awaddr[17] = \<const0> ;
  assign m_axi_s2mm_awaddr[16] = \<const0> ;
  assign m_axi_s2mm_awaddr[15] = \<const0> ;
  assign m_axi_s2mm_awaddr[14] = \<const0> ;
  assign m_axi_s2mm_awaddr[13] = \<const0> ;
  assign m_axi_s2mm_awaddr[12] = \<const0> ;
  assign m_axi_s2mm_awaddr[11] = \<const0> ;
  assign m_axi_s2mm_awaddr[10] = \<const0> ;
  assign m_axi_s2mm_awaddr[9] = \<const0> ;
  assign m_axi_s2mm_awaddr[8] = \<const0> ;
  assign m_axi_s2mm_awaddr[7] = \<const0> ;
  assign m_axi_s2mm_awaddr[6] = \<const0> ;
  assign m_axi_s2mm_awaddr[5] = \<const0> ;
  assign m_axi_s2mm_awaddr[4] = \<const0> ;
  assign m_axi_s2mm_awaddr[3] = \<const0> ;
  assign m_axi_s2mm_awaddr[2] = \<const0> ;
  assign m_axi_s2mm_awaddr[1] = \<const0> ;
  assign m_axi_s2mm_awaddr[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \<const0> ;
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3] = \<const0> ;
  assign m_axi_s2mm_awlen[2] = \<const0> ;
  assign m_axi_s2mm_awlen[1] = \<const0> ;
  assign m_axi_s2mm_awlen[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \<const0> ;
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awvalid = \<const0> ;
  assign m_axi_s2mm_bready = \<const0> ;
  assign m_axi_s2mm_wdata[63] = \<const0> ;
  assign m_axi_s2mm_wdata[62] = \<const0> ;
  assign m_axi_s2mm_wdata[61] = \<const0> ;
  assign m_axi_s2mm_wdata[60] = \<const0> ;
  assign m_axi_s2mm_wdata[59] = \<const0> ;
  assign m_axi_s2mm_wdata[58] = \<const0> ;
  assign m_axi_s2mm_wdata[57] = \<const0> ;
  assign m_axi_s2mm_wdata[56] = \<const0> ;
  assign m_axi_s2mm_wdata[55] = \<const0> ;
  assign m_axi_s2mm_wdata[54] = \<const0> ;
  assign m_axi_s2mm_wdata[53] = \<const0> ;
  assign m_axi_s2mm_wdata[52] = \<const0> ;
  assign m_axi_s2mm_wdata[51] = \<const0> ;
  assign m_axi_s2mm_wdata[50] = \<const0> ;
  assign m_axi_s2mm_wdata[49] = \<const0> ;
  assign m_axi_s2mm_wdata[48] = \<const0> ;
  assign m_axi_s2mm_wdata[47] = \<const0> ;
  assign m_axi_s2mm_wdata[46] = \<const0> ;
  assign m_axi_s2mm_wdata[45] = \<const0> ;
  assign m_axi_s2mm_wdata[44] = \<const0> ;
  assign m_axi_s2mm_wdata[43] = \<const0> ;
  assign m_axi_s2mm_wdata[42] = \<const0> ;
  assign m_axi_s2mm_wdata[41] = \<const0> ;
  assign m_axi_s2mm_wdata[40] = \<const0> ;
  assign m_axi_s2mm_wdata[39] = \<const0> ;
  assign m_axi_s2mm_wdata[38] = \<const0> ;
  assign m_axi_s2mm_wdata[37] = \<const0> ;
  assign m_axi_s2mm_wdata[36] = \<const0> ;
  assign m_axi_s2mm_wdata[35] = \<const0> ;
  assign m_axi_s2mm_wdata[34] = \<const0> ;
  assign m_axi_s2mm_wdata[33] = \<const0> ;
  assign m_axi_s2mm_wdata[32] = \<const0> ;
  assign m_axi_s2mm_wdata[31] = \<const0> ;
  assign m_axi_s2mm_wdata[30] = \<const0> ;
  assign m_axi_s2mm_wdata[29] = \<const0> ;
  assign m_axi_s2mm_wdata[28] = \<const0> ;
  assign m_axi_s2mm_wdata[27] = \<const0> ;
  assign m_axi_s2mm_wdata[26] = \<const0> ;
  assign m_axi_s2mm_wdata[25] = \<const0> ;
  assign m_axi_s2mm_wdata[24] = \<const0> ;
  assign m_axi_s2mm_wdata[23] = \<const0> ;
  assign m_axi_s2mm_wdata[22] = \<const0> ;
  assign m_axi_s2mm_wdata[21] = \<const0> ;
  assign m_axi_s2mm_wdata[20] = \<const0> ;
  assign m_axi_s2mm_wdata[19] = \<const0> ;
  assign m_axi_s2mm_wdata[18] = \<const0> ;
  assign m_axi_s2mm_wdata[17] = \<const0> ;
  assign m_axi_s2mm_wdata[16] = \<const0> ;
  assign m_axi_s2mm_wdata[15] = \<const0> ;
  assign m_axi_s2mm_wdata[14] = \<const0> ;
  assign m_axi_s2mm_wdata[13] = \<const0> ;
  assign m_axi_s2mm_wdata[12] = \<const0> ;
  assign m_axi_s2mm_wdata[11] = \<const0> ;
  assign m_axi_s2mm_wdata[10] = \<const0> ;
  assign m_axi_s2mm_wdata[9] = \<const0> ;
  assign m_axi_s2mm_wdata[8] = \<const0> ;
  assign m_axi_s2mm_wdata[7] = \<const0> ;
  assign m_axi_s2mm_wdata[6] = \<const0> ;
  assign m_axi_s2mm_wdata[5] = \<const0> ;
  assign m_axi_s2mm_wdata[4] = \<const0> ;
  assign m_axi_s2mm_wdata[3] = \<const0> ;
  assign m_axi_s2mm_wdata[2] = \<const0> ;
  assign m_axi_s2mm_wdata[1] = \<const0> ;
  assign m_axi_s2mm_wdata[0] = \<const0> ;
  assign m_axi_s2mm_wlast = \<const0> ;
  assign m_axi_s2mm_wstrb[7] = \<const0> ;
  assign m_axi_s2mm_wstrb[6] = \<const0> ;
  assign m_axi_s2mm_wstrb[5] = \<const0> ;
  assign m_axi_s2mm_wstrb[4] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axi_s2mm_wvalid = \<const0> ;
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2] = \<const0> ;
  assign s2mm_frame_ptr_out[1] = \<const0> ;
  assign s2mm_frame_ptr_out[0] = \<const0> ;
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_introut = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  assign s_axis_s2mm_tready = \<const0> ;
  design_1_axi_vdma_0_1_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (mm2s_prmry_resetn),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_87 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_118),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] (AXI_LITE_REG_INTERFACE_I_n_72),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_119),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_120),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_178 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_179 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_180 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_89 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_84 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_85 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_86 }),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_88 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_181 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\mm2s_reg_module_strt_addr[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (mm2s_irqdelay_status),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (mm2s_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_174 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_177 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 (mm2s_chnl_current_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 (mm2s_genlock_pair_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 (mm2s_ip2axi_frame_store),
        .Q(mm2s_ip2axi_frame_ptr_ref),
        .SR(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_areset ),
        .dest_rst(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_hrd_reset ),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110,AXI_LITE_REG_INTERFACE_I_n_111,AXI_LITE_REG_INTERFACE_I_n_112,AXI_LITE_REG_INTERFACE_I_n_113,AXI_LITE_REG_INTERFACE_I_n_114,AXI_LITE_REG_INTERFACE_I_n_115,AXI_LITE_REG_INTERFACE_I_n_116,AXI_LITE_REG_INTERFACE_I_n_117}),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .ip2axi_rddata_int_inferred_i_35(\mm2s_reg_module_strt_addr[0] [31:16]),
        .ip2axi_rddata_int_inferred_i_69(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .ip2axi_rddata_int_inferred_i_70(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .ip2axi_rddata_int_inferred_i_71(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[11:8],mm2s_dmacr[6:3],mm2s_dmacr[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_axi2ip_rdaddr),
        .p_1_in(p_1_in),
        .prmry_resetn_i_reg(p_0_in),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .src_in(mm2s_ip2axi_introut));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_ENABLE.mm2s_fsync_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_fsync),
        .Q(mm2s_fsync_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_ENABLE.mm2s_fsync_d2_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_fsync_d1),
        .Q(mm2s_fsync_d2),
        .R(1'b0));
  design_1_axi_vdma_0_1_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(mm2s_axi2ip_wrdata[4]),
        .\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] (mm2s_m_frame_ptr_out),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 (mm2s_genlock_pair_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (mm2s_chnl_current_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_182 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_183 }),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_189 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (mm2s_frame_number),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 (mm2s_ip2axi_frame_ptr_ref[4:2]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 (L0),
        .E(valid_frame_sync_d2),
        .\FSM_sequential_dmacntrl_cs_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\mm2s_reg_module_strt_addr[2] ),
        .Q(mm2s_crnt_vsize),
        .SR(prmry_reset),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (I_PRMRY_DATAMOVER_n_4),
        .\cmnds_queued_reg[0]_0 (\I_SM/cmnds_queued0 ),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_192 ),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_45 ),
        .dest_out(mm2s_allbuffer_empty),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_72),
        .\frame_ptr_out_reg[2] (mm2s_s_frame_ptr_in),
        .frame_sync_out0(frame_sync_out0),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .initial_frame(initial_frame),
        .interr_i(\I_CMDSTS/interr_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .out(mm2s_prmry_resetn),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ),
        .prmtr_update0(prmtr_update0),
        .prmtr_update_complete(prmtr_update_complete),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(\VIDEO_REG_I/video_reg_updated1 ),
        .s_axis_cmd_tvalid_reg_0(I_PRMRY_DATAMOVER_n_7),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .slverr_i(\I_CMDSTS/slverr_i ),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ),
        .src_pulse(mm2s_mstrfrm_tstsync),
        .stop_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  design_1_axi_vdma_0_1_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 (I_RST_MODULE_n_19),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 (vsize_counter0),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 (mm2s_crnt_vsize_d2),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (mm2s_axis_resetn),
        .Q(m_axis_mm2s_tkeep_i),
        .SR(m_axis_fifo_ainit_nosync),
        .dest_out(mm2s_halt_reg),
        .dest_pulse(mm2s_fsync_out_i),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .out(m_axis_mm2s_tvalid_i),
        .\r0_data_reg[31] (m_axis_mm2s_tdata_i),
        .s_valid0(s_valid0),
        .\sig_user_reg_out_reg[0] (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .src_in(mm2s_dwidth_fifo_pipe_empty),
        .\state_reg[0] (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34 ),
        .\state_reg[1] (m_axis_mm2s_tvalid));
  design_1_axi_vdma_0_1_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.\GEN_FREE_RUN_MODE.frame_sync_i_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_4 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_21),
        .\GEN_FREE_RUN_MODE.prmtr_update_reg_0 (mm2s_dmac2cdc_prmtr_update),
        .SR(prmry_reset),
        .dest_pulse(mm2s_packet_sof),
        .frame_sync_out0(frame_sync_out0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .prmtr_update0(prmtr_update0),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .src_pulse(mm2s_dmac2cdc_fsync_out));
  design_1_axi_vdma_0_1_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 (mm2s_crnt_vsize_d2),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 (I_RST_MODULE_n_12),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_34 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 (mm2s_axis_resetn),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 (vsize_counter0),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 (\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I_n_3 ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_0 (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22 ),
        .Q(mm2s_crnt_vsize),
        .SR(m_axis_fifo_ainit_nosync),
        .dest_out(mm2s_allbuffer_empty),
        .dest_pulse(mm2s_fsync_out_i),
        .din(sof_flag),
        .full(fifo_full_i),
        .\gf36e1_inst.sngfifo36e1 ({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,m_axi_mm2s_rdata}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_halt(mm2s_halt),
        .mm2s_stop(mm2s_stop),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .\sig_data_reg_out_reg[31] (m_axis_mm2s_tdata_i),
        .sig_m_valid_out_reg(m_axis_mm2s_tvalid_i),
        .sig_s_ready_out_reg(I_RST_MODULE_n_16),
        .\sig_strb_reg_out_reg[3] (m_axis_mm2s_tkeep_i),
        .sof_reset(sof_reset),
        .src_in(mm2s_dwidth_fifo_pipe_empty),
        .\syncstages_ff_reg[3] (mm2s_halt_reg),
        .wr_en(fifo_wren));
  design_1_axi_vdma_0_1_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_181 ),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_189 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (mm2s_genlock_pair_frame[1:0]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_30 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_82 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_83 ),
        .E(valid_frame_sync_d2),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_87 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ({p_2_in[5:4],p_2_in[1:0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (p_0_in),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_RST_MODULE_n_11),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I_n_4 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (I_AXI_DMA_INTRPT_n_22),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] (I_AXI_DMA_INTRPT_n_23),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ({mm2s_irqthresh_status[5:4],mm2s_irqthresh_status[1:0]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 (I_AXI_DMA_INTRPT_n_20),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (mm2s_axi2ip_rdaddr),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_84 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_85 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_86 }),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_190 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_89 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_154 ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\mm2s_reg_module_strt_addr[2] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (mm2s_ip2axi_frame_store),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (mm2s_frame_number),
        .Q({mm2s_irqdelay_status[5],mm2s_irqdelay_status[2:0]}),
        .SR(prmry_reset),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .dest_pulse(mm2s_packet_sof),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_63 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_120),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_61 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_45 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_59 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_60 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ),
        .\dmacr_i_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_192 ),
        .\dmacr_i_reg[0]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .\dmacr_i_reg[2] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_18),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_88 ),
        .halt_i0(\GEN_RESET_FOR_MM2S.RESET_I/halt_i0 ),
        .halted_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_76 ),
        .halted_reg_0(\VIDEO_REG_I/video_reg_updated1 ),
        .halted_reg_1(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_31 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107,AXI_LITE_REG_INTERFACE_I_n_108,AXI_LITE_REG_INTERFACE_I_n_109,AXI_LITE_REG_INTERFACE_I_n_110,AXI_LITE_REG_INTERFACE_I_n_111,AXI_LITE_REG_INTERFACE_I_n_112,AXI_LITE_REG_INTERFACE_I_n_113,AXI_LITE_REG_INTERFACE_I_n_114,AXI_LITE_REG_INTERFACE_I_n_115,AXI_LITE_REG_INTERFACE_I_n_116,AXI_LITE_REG_INTERFACE_I_n_117}),
        .initial_frame(initial_frame),
        .initial_frame_reg(L0),
        .introut_reg(mm2s_prmry_resetn),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_62 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_119),
        .ip2axi_rddata_int_inferred_i_55(AXI_LITE_REG_INTERFACE_I_n_118),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[11:8],mm2s_dmacr[6:3],mm2s_dmacr[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .out(mm2s_ip2axi_rddata),
        .p_1_in(p_1_in),
        .prmtr_update_complete(prmtr_update_complete),
        .\ptr_ref_i_reg[1]_0 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_182 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_183 }),
        .\ptr_ref_i_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_155 ),
        .\reg_module_hsize_reg[10] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_178 ),
        .\reg_module_hsize_reg[11] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_179 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_180 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_hsize_reg[1] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_169 ),
        .\reg_module_hsize_reg[2] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_170 ),
        .\reg_module_hsize_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_171 ),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_172 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_173 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_174 ),
        .\reg_module_hsize_reg[7] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_175 ),
        .\reg_module_hsize_reg[8] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_176 ),
        .\reg_module_hsize_reg[9] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_177 ),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_191 ),
        .reset_counts_reg_0(I_RST_MODULE_n_21),
        .run_stop_d1(\GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1 ),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .src_in(mm2s_ip2axi_introut));
  design_1_axi_vdma_0_1_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.dest_pulse(mm2s_fsync_out_i),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(mm2s_axis_resetn),
        .s_valid0(s_valid0),
        .scndry_reset(scndry_reset),
        .src_pulse(mm2s_vid2cdc_packet_sof));
  design_1_axi_vdma_0_1_axi_vdma_vid_cdc \GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I 
       (.\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 (mm2s_m_frame_ptr_out),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] (mm2s_halt_reg),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_22 ),
        .Q(mm2s_s_frame_ptr_in),
        .SR(prmry_reset),
        .dest_event_ff_reg(mm2s_fsync_out_i),
        .dest_event_ff_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I_n_3 ),
        .dest_pulse(mm2s_packet_sof),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_frame_ptr_in(mm2s_frame_ptr_in),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_fsync_d1(mm2s_fsync_d1),
        .mm2s_fsync_d2(mm2s_fsync_d2),
        .out(mm2s_axis_resetn),
        .scndry_reset(scndry_reset),
        .src_in_ff_reg(mm2s_vid2cdc_packet_sof),
        .src_in_ff_reg_0(mm2s_dmac2cdc_fsync_out),
        .src_in_ff_reg_1(mm2s_dmac2cdc_prmtr_update),
        .src_pulse(mm2s_mstrfrm_tstsync),
        .\syncstages_ff_reg[3] (vsize_counter0));
  GND GND
       (.G(\<const0> ));
  design_1_axi_vdma_0_1_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.D({p_2_in[5:4],p_2_in[1:0]}),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_191 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_190 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_83 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_0 (I_AXI_DMA_INTRPT_n_23),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_82 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 (I_AXI_DMA_INTRPT_n_20),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_1 (I_AXI_DMA_INTRPT_n_22),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .Q(mm2s_irqdelay_status),
        .SR(prmry_reset),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .dest_pulse(mm2s_packet_sof),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[31:30],mm2s_dmacr[28:27],mm2s_dmacr[25],mm2s_dmacr[23:22],mm2s_dmacr[19:18]}),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .out(mm2s_prmry_resetn),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_21));
  design_1_axi_vdma_0_1_axi_datamover I_PRMRY_DATAMOVER
       (.\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (I_PRMRY_DATAMOVER_n_7),
        .Q(I_PRMRY_DATAMOVER_n_4),
        .cmnd_wr(cmnd_wr),
        .decerr_i(\I_CMDSTS/decerr_i ),
        .full(fifo_full_i),
        .in({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .interr_i(\I_CMDSTS/interr_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rready_0(mm2s_prmry_resetn),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_dbeat_cntr_reg[0] (I_RST_MODULE_n_13),
        .sig_next_eof_reg_reg({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep}),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_20),
        .slverr_i(\I_CMDSTS/slverr_i ),
        .sof_reset(sof_reset),
        .wr_en(fifo_wren));
  design_1_axi_vdma_0_1_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg (mm2s_halt_reg),
        .\GEN_FREE_RUN_MODE.frame_sync_i_reg (I_RST_MODULE_n_13),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (mm2s_dm_prmry_resetn),
        .SR(prmry_reset),
        .axi_resetn(axi_resetn),
        .dest_rst(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_hrd_reset ),
        .din(sof_flag),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_18),
        .full(fifo_full_i),
        .halt_i0(\GEN_RESET_FOR_MM2S.RESET_I/halt_i0 ),
        .halt_i_reg(I_RST_MODULE_n_12),
        .halt_i_reg_0(I_RST_MODULE_n_20),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .hrd_resetn_i_reg_0(\GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_areset ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(I_RST_MODULE_n_19),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .out(mm2s_prmry_resetn),
        .prmry_resetn_i_reg(\I_SM/cmnds_queued0 ),
        .prmry_resetn_i_reg_0(I_RST_MODULE_n_11),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_21),
        .run_stop_d1(\GEN_RESET_FOR_MM2S.RESET_I/run_stop_d1 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .scndry_reset(scndry_reset),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sof_reset(sof_reset),
        .soft_reset_d1(\GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1 ),
        .\syncstages_ff_reg[3] (mm2s_axis_resetn),
        .\syncstages_ff_reg[3]_0 (I_RST_MODULE_n_16),
        .wr_en(fifo_wren));
endmodule

(* ORIG_REF_NAME = "axi_vdma_afifo_builtin" *) 
module design_1_axi_vdma_0_1_axi_vdma_afifo_builtin
   (dout,
    full,
    empty,
    rst,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    din,
    wr_en,
    rd_en);
  output [37:0]dout;
  output full;
  output empty;
  input rst;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [37:0]din;
  input wr_en;
  input rd_en;

  wire [37:0]din;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire rd_en;
  wire rst;
  wire wr_en;
  wire NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_valid_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED;
  wire [10:0]NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "11" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "38" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "38" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "1" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "6" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "4" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "2kx18" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "1898" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "1888" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "11" *) 
  (* C_RD_DEPTH = "2048" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "11" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "11" *) 
  (* C_WR_DEPTH = "2048" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "10" *) 
  (* C_WR_PNTR_WIDTH = "11" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_axi_vdma_0_1_fifo_generator_v13_2_13 fg_builtin_fifo_inst
       (.almost_empty(NLW_fg_builtin_fifo_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_builtin_fifo_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_builtin_fifo_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_builtin_fifo_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_builtin_fifo_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_builtin_fifo_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_builtin_fifo_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_builtin_fifo_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_builtin_fifo_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_builtin_fifo_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_builtin_fifo_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_builtin_fifo_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_builtin_fifo_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_builtin_fifo_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_builtin_fifo_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_builtin_fifo_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_builtin_fifo_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_builtin_fifo_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_builtin_fifo_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_builtin_fifo_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_builtin_fifo_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_builtin_fifo_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_builtin_fifo_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_builtin_fifo_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_builtin_fifo_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_builtin_fifo_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_builtin_fifo_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_builtin_fifo_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_builtin_fifo_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_builtin_fifo_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_builtin_fifo_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_builtin_fifo_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_builtin_fifo_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_builtin_fifo_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_builtin_fifo_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_builtin_fifo_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_builtin_fifo_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_builtin_fifo_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_builtin_fifo_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_builtin_fifo_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_builtin_fifo_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_builtin_fifo_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_builtin_fifo_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_builtin_fifo_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_builtin_fifo_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_builtin_fifo_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_builtin_fifo_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_builtin_fifo_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_builtin_fifo_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_builtin_fifo_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_builtin_fifo_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_builtin_fifo_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_builtin_fifo_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_builtin_fifo_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_builtin_fifo_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_builtin_fifo_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_fg_builtin_fifo_inst_data_count_UNCONNECTED[10:0]),
        .dbiterr(NLW_fg_builtin_fifo_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_builtin_fifo_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_builtin_fifo_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_builtin_fifo_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_builtin_fifo_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_builtin_fifo_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_builtin_fifo_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_builtin_fifo_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_builtin_fifo_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_builtin_fifo_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_builtin_fifo_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_builtin_fifo_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_builtin_fifo_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_builtin_fifo_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_builtin_fifo_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_builtin_fifo_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_builtin_fifo_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_builtin_fifo_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_builtin_fifo_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_builtin_fifo_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_builtin_fifo_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_builtin_fifo_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_builtin_fifo_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_builtin_fifo_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_builtin_fifo_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_builtin_fifo_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_builtin_fifo_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_builtin_fifo_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_builtin_fifo_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_builtin_fifo_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_builtin_fifo_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_builtin_fifo_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_builtin_fifo_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_builtin_fifo_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_builtin_fifo_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_builtin_fifo_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_builtin_fifo_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_builtin_fifo_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_builtin_fifo_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_builtin_fifo_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_builtin_fifo_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_builtin_fifo_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_builtin_fifo_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_builtin_fifo_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(m_axis_mm2s_aclk),
        .rd_data_count(NLW_fg_builtin_fifo_inst_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_builtin_fifo_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_builtin_fifo_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_builtin_fifo_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_builtin_fifo_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_builtin_fifo_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_builtin_fifo_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_builtin_fifo_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_builtin_fifo_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_builtin_fifo_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_builtin_fifo_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_builtin_fifo_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_builtin_fifo_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_builtin_fifo_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_builtin_fifo_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_builtin_fifo_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_builtin_fifo_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_fg_builtin_fifo_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_builtin_fifo_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_builtin_fifo_inst_wr_ack_UNCONNECTED),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count(NLW_fg_builtin_fifo_inst_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_builtin_fifo_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module design_1_axi_vdma_0_1_axi_vdma_cmdsts_if
   (m_axis_mm2s_sts_tready,
    interr_i_reg_0,
    s_axis_cmd_tvalid_reg_0,
    stop_i,
    err_i_reg_0,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    out,
    m_axi_mm2s_aclk,
    SR,
    decerr_i,
    slverr_i,
    interr_i,
    s_axis_cmd_tvalid_reg_1,
    s_axis_cmd_tvalid_reg_2,
    s_axis_cmd_tvalid_reg_3,
    mm2s_soft_reset,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output m_axis_mm2s_sts_tready;
  output interr_i_reg_0;
  output s_axis_cmd_tvalid_reg_0;
  output stop_i;
  output err_i_reg_0;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input out;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input [0:0]s_axis_cmd_tvalid_reg_1;
  input [0:0]s_axis_cmd_tvalid_reg_2;
  input s_axis_cmd_tvalid_reg_3;
  input mm2s_soft_reset;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]SR;
  wire decerr_i;
  wire decerr_i_reg_0;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire interr_i;
  wire interr_i_reg_0;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_slverr_set;
  wire mm2s_soft_reset;
  wire out;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire [0:0]s_axis_cmd_tvalid_reg_1;
  wire [0:0]s_axis_cmd_tvalid_reg_2;
  wire s_axis_cmd_tvalid_reg_3;
  wire slverr_i;
  wire slverr_i_reg_0;
  wire stop_i;
  wire zero_hsize_err;
  wire zero_vsize_err;

  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(mm2s_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(mm2s_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i),
        .Q(mm2s_dma_decerr_set),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(zero_hsize_err),
        .I1(zero_vsize_err),
        .I2(interr_i_reg_0),
        .I3(mm2s_dma_decerr_set),
        .I4(mm2s_dma_slverr_set),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(interr_i),
        .Q(interr_i_reg_0),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_2),
        .D(s_axis_cmd_tvalid_reg_3),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(s_axis_cmd_tvalid_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i),
        .Q(mm2s_dma_slverr_set),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(err_i_reg_0),
        .I1(mm2s_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_mm2s_sts_tready),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module design_1_axi_vdma_0_1_axi_vdma_fsync_gen
   (mm2s_frame_sync,
    src_pulse,
    \GEN_FREE_RUN_MODE.prmtr_update_reg_0 ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    \GEN_FREE_RUN_MODE.frame_sync_i_reg_0 ,
    SR,
    mm2s_all_idle,
    m_axi_mm2s_aclk,
    frame_sync_out0,
    prmtr_update0,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ,
    dest_pulse,
    reset_counts,
    mm2s_dmacr);
  output mm2s_frame_sync;
  output src_pulse;
  output \GEN_FREE_RUN_MODE.prmtr_update_reg_0 ;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  output \GEN_FREE_RUN_MODE.frame_sync_i_reg_0 ;
  input [0:0]SR;
  input mm2s_all_idle;
  input m_axi_mm2s_aclk;
  input frame_sync_out0;
  input prmtr_update0;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  input dest_pulse;
  input reset_counts;
  input [0:0]mm2s_dmacr;

  wire \GEN_FREE_RUN_MODE.all_idle_d1 ;
  wire \GEN_FREE_RUN_MODE.all_idle_d2 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_i0 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_i_reg_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  wire \GEN_FREE_RUN_MODE.prmtr_update_reg_0 ;
  wire [0:0]SR;
  wire dest_pulse;
  wire frame_sync_out0;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire prmtr_update0;
  wire reset_counts;
  wire src_pulse;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(\GEN_FREE_RUN_MODE.all_idle_d1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.all_idle_d1 ),
        .Q(\GEN_FREE_RUN_MODE.all_idle_d2 ),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_i_1 
       (.I0(mm2s_dmacr),
        .I1(\GEN_FREE_RUN_MODE.all_idle_d1 ),
        .I2(\GEN_FREE_RUN_MODE.all_idle_d2 ),
        .O(\GEN_FREE_RUN_MODE.frame_sync_i0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.frame_sync_i0 ),
        .Q(mm2s_frame_sync),
        .R(SR));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(src_pulse),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ),
        .Q(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .R(1'b0));
  FDRE \GEN_FREE_RUN_MODE.prmtr_update_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_update0),
        .Q(\GEN_FREE_RUN_MODE.prmtr_update_reg_0 ),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_7 
       (.I0(mm2s_frame_sync),
        .I1(dest_pulse),
        .I2(reset_counts),
        .O(\GEN_FREE_RUN_MODE.frame_sync_i_reg_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module design_1_axi_vdma_0_1_axi_vdma_genlock_mngr
   (mm2s_valid_frame_sync,
    src_pulse,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ,
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 ,
    D,
    SR,
    m_axi_mm2s_aclk,
    E,
    mm2s_dmacr,
    mm2s_dmasr,
    out,
    Q,
    num_fstore_minus1,
    \frame_ptr_out_reg[2] );
  output mm2s_valid_frame_sync;
  output src_pulse;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  output [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 ;
  output [2:0]D;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [0:0]mm2s_dmacr;
  input mm2s_dmasr;
  input out;
  input [4:0]Q;
  input [0:0]num_fstore_minus1;
  input [2:0]\frame_ptr_out_reg[2] ;

  wire [2:0]D;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0 ;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [2:0]binary_frame_ptr;
  wire data1;
  wire data2;
  wire [1:0]ds_binary_frame_ptr;
  wire ds_mstr_reverse_order_d1;
  wire [2:0]\frame_ptr_out_reg[2] ;
  wire [1:0]grey_frame_ptr_out;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_valid_frame_sync;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire mstrfrm_tstsync_d2;
  wire mstrfrm_tstsync_d3;
  wire [0:0]num_fstore_minus1;
  wire out;
  wire [2:1]raw_frame_ptr;
  wire src_pulse;

  design_1_axi_vdma_0_1_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I 
       (.D({data1,\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 }),
        .SR(SR),
        .data2(data2),
        .\frame_ptr_out_reg[2]_0 (\frame_ptr_out_reg[2] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk));
  design_1_axi_vdma_0_1_axi_vdma_greycoder__parameterized0 \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(grey_frame_ptr_out),
        .Q(binary_frame_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .Q(binary_frame_ptr[2]),
        .R(SR));
  LUT4 #(
    .INIT(16'h40BF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(Q[0]),
        .I1(num_fstore_minus1),
        .I2(mstr_reverse_order),
        .I3(Q[1]),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(Q[2]),
        .I1(num_fstore_minus1),
        .I2(mstr_reverse_order),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(raw_frame_ptr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .R(SR));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ),
        .Q(ds_binary_frame_ptr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(ds_binary_frame_ptr[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data2),
        .Q(ds_mstr_reverse_order_d1),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1 
       (.I0(mstr_reverse_order_d2),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 [0]),
        .R(SR));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 [1]),
        .R(SR));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1_n_0 ),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 [2]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(SR));
  LUT6 #(
    .INIT(64'hFFFF6AAAFFFFFFFF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(mm2s_dmacr),
        .I2(E),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ),
        .I4(mm2s_dmasr),
        .I5(out),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(mm2s_valid_frame_sync),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_valid_frame_sync),
        .Q(mstrfrm_tstsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d3_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstrfrm_tstsync_d2),
        .Q(mstrfrm_tstsync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d4_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstrfrm_tstsync_d3),
        .Q(src_pulse),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1 
       (.I0(ds_binary_frame_ptr[0]),
        .I1(num_fstore_minus1),
        .I2(out),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hB4000000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1 
       (.I0(ds_binary_frame_ptr[0]),
        .I1(ds_mstr_reverse_order_d1),
        .I2(ds_binary_frame_ptr[1]),
        .I3(num_fstore_minus1),
        .I4(out),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1 
       (.I0(ds_binary_frame_ptr[1]),
        .I1(ds_mstr_reverse_order_d1),
        .I2(ds_binary_frame_ptr[0]),
        .I3(num_fstore_minus1),
        .I4(out),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000001)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(num_fstore_minus1),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mux" *) 
module design_1_axi_vdma_0_1_axi_vdma_genlock_mux
   (data2,
    D,
    SR,
    \frame_ptr_out_reg[2]_0 ,
    m_axi_mm2s_aclk);
  output data2;
  output [1:0]D;
  input [0:0]SR;
  input [2:0]\frame_ptr_out_reg[2]_0 ;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire [0:0]SR;
  wire data2;
  wire [2:0]\frame_ptr_out_reg[2]_0 ;
  wire \frame_ptr_out_reg_n_0_[2] ;
  wire [1:0]grey_frame_ptr;
  wire m_axi_mm2s_aclk;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1 
       (.I0(grey_frame_ptr[0]),
        .I1(grey_frame_ptr[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1 
       (.I0(grey_frame_ptr[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[2] ),
        .O(data2));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [0]),
        .Q(grey_frame_ptr[0]),
        .R(SR));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [1]),
        .Q(grey_frame_ptr[1]),
        .R(SR));
  FDRE \frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\frame_ptr_out_reg[2]_0 [2]),
        .Q(\frame_ptr_out_reg_n_0_[2] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module design_1_axi_vdma_0_1_axi_vdma_greycoder__parameterized0
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_intrpt" *) 
module design_1_axi_vdma_0_1_axi_vdma_intrpt
   (ch1_delay_cnt_en,
    mm2s_dly_irq_set,
    mm2s_ioc_irq_set,
    ch1_delay_count0,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 ,
    prmry_resetn_i_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_1 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0 ,
    mm2s_dmacr,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ,
    ch1_dly_fast_cnt0,
    dest_pulse,
    D,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ,
    out,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    SR,
    E,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 );
  output ch1_delay_cnt_en;
  output mm2s_dly_irq_set;
  output mm2s_ioc_irq_set;
  output ch1_delay_count0;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 ;
  output prmry_resetn_i_reg;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_1 ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input m_axi_mm2s_aclk;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0 ;
  input [8:0]mm2s_dmacr;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  input ch1_dly_fast_cnt0;
  input dest_pulse;
  input [3:0]D;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ;
  input out;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ;
  wire [6:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_1 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire dest_pulse;
  wire m_axi_mm2s_aclk;
  wire [6:0]minusOp;
  wire mm2s_dly_irq_set;
  wire [8:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire out;
  wire [7:2]p_2_in;
  wire [7:0]plusOp;
  wire prmry_resetn_i_reg;

  LUT5 #(
    .INIT(32'h00AA8080)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(out),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_1 ),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg ),
        .I3(mm2s_ioc_irq_set),
        .I4(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .O(prmry_resetn_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .O(minusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .O(minusOp[1]));
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .O(minusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .O(minusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .O(minusOp[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .O(minusOp[5]));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .I2(ch1_dly_fast_cnt0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .O(minusOp[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [2]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [3]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [4]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [5]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(minusOp[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3_n_0 ),
        .I2(ch1_dly_fast_cnt0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0 ),
        .I1(Q[6]),
        .I2(mm2s_dmacr[7]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7_n_0 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_1 ),
        .O(ch1_delay_count0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF66F6FFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5 
       (.I0(mm2s_dmacr[8]),
        .I1(Q[7]),
        .I2(Q[1]),
        .I3(mm2s_dmacr[4]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I5(dest_pulse),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7 
       (.I0(Q[4]),
        .I1(mm2s_dmacr[6]),
        .I2(Q[3]),
        .I3(mm2s_dmacr[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_count0),
        .I1(ch1_dly_fast_cnt0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1_n_0 ),
        .Q(mm2s_dly_irq_set),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEEE2222E)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(mm2s_dmacr[0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hEEEEEEE22222222E)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(mm2s_dmacr[1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(mm2s_dmacr[2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hFFFCAAAA0003AAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(mm2s_dmacr[3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2]_1 ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_lite_if" *) 
module design_1_axi_vdma_0_1_axi_vdma_lite_if
   (s_axi_lite_rdata,
    D,
    out,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    mm2s_axi2ip_wrce,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    p_1_in,
    prmry_resetn_i_reg,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    SR,
    dest_rst,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    mm2s_dmacr,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    mm2s_ioc_irq_set,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0 ,
    mm2s_soft_reset,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ,
    ip2axi_rddata_int_inferred_i_35_0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    mm2s_dmasr,
    ip2axi_rddata_int_inferred_i_71_0,
    ip2axi_rddata_int_inferred_i_70_0,
    ip2axi_rddata_int_inferred_i_69_0,
    ioc_irq_reg,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_dly_irq_set,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 );
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  output [7:0]mm2s_axi2ip_wrce;
  output irqdelay_wren_i0;
  output irqthresh_wren_i0;
  output p_1_in;
  output [0:0]prmry_resetn_i_reg;
  output [31:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input dest_rst;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input [25:0]mm2s_dmacr;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input mm2s_ioc_irq_set;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0 ;
  input mm2s_soft_reset;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  input [15:0]ip2axi_rddata_int_inferred_i_35_0;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  input mm2s_dmasr;
  input ip2axi_rddata_int_inferred_i_71_0;
  input ip2axi_rddata_int_inferred_i_70_0;
  input ip2axi_rddata_int_inferred_i_69_0;
  input ioc_irq_reg;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_dly_irq_set;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;

  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[2] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[3] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dly_irq_reg;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire [31:0]in0;
  wire ioc_irq_reg;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_d1;
  wire ip2axi_rddata_captured_inferred__0_i_33_n_0;
  wire ip2axi_rddata_captured_inferred__0_i_34_n_0;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_101_n_0;
  wire ip2axi_rddata_int_inferred_i_103_n_0;
  wire ip2axi_rddata_int_inferred_i_105_n_0;
  wire ip2axi_rddata_int_inferred_i_107_n_0;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire [15:0]ip2axi_rddata_int_inferred_i_35_0;
  wire ip2axi_rddata_int_inferred_i_35_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_52_n_0;
  wire ip2axi_rddata_int_inferred_i_53_n_0;
  wire ip2axi_rddata_int_inferred_i_54_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_66_n_0;
  wire ip2axi_rddata_int_inferred_i_68_n_0;
  wire ip2axi_rddata_int_inferred_i_69_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70_0;
  wire ip2axi_rddata_int_inferred_i_70_n_0;
  wire ip2axi_rddata_int_inferred_i_71_0;
  wire ip2axi_rddata_int_inferred_i_71_n_0;
  wire ip2axi_rddata_int_inferred_i_73_n_0;
  wire ip2axi_rddata_int_inferred_i_75_n_0;
  wire ip2axi_rddata_int_inferred_i_77_n_0;
  wire ip2axi_rddata_int_inferred_i_78_n_0;
  wire ip2axi_rddata_int_inferred_i_79_n_0;
  wire ip2axi_rddata_int_inferred_i_80_n_0;
  wire ip2axi_rddata_int_inferred_i_81_n_0;
  wire ip2axi_rddata_int_inferred_i_82_n_0;
  wire ip2axi_rddata_int_inferred_i_83_n_0;
  wire ip2axi_rddata_int_inferred_i_84_n_0;
  wire ip2axi_rddata_int_inferred_i_85_n_0;
  wire ip2axi_rddata_int_inferred_i_86_n_0;
  wire ip2axi_rddata_int_inferred_i_87_n_0;
  wire ip2axi_rddata_int_inferred_i_88_n_0;
  wire ip2axi_rddata_int_inferred_i_89_n_0;
  wire ip2axi_rddata_int_inferred_i_90_n_0;
  wire ip2axi_rddata_int_inferred_i_91_n_0;
  wire ip2axi_rddata_int_inferred_i_92_n_0;
  wire ip2axi_rddata_int_inferred_i_93_n_0;
  wire ip2axi_rddata_int_inferred_i_94_n_0;
  wire ip2axi_rddata_int_inferred_i_95_n_0;
  wire ip2axi_rddata_int_inferred_i_98_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire m_axi_mm2s_aclk;
  wire [7:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire mm2s_dly_irq_set;
  wire [25:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_soft_reset;
  wire [5:0]p_0_in;
  wire p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire [0:0]prmry_resetn_i_reg;
  wire \ptr_ref_i[4]_i_2_n_0 ;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  assign s_axi_lite_rdata[31:0] = ip2axi_rddata_captured_d1;
  LUT2 #(
    .INIT(4'h1)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .O(mm2s_axi2ip_wrce[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I3(dest_pulse),
        .I4(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .I5(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i[3]_i_1 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .I2(mm2s_dmacr[2]),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hF060F0F0F0F0F060)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_dmacr[25]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I4(mm2s_dmacr[24]),
        .I5(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .O(irqdelay_wren_i0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .I2(mm2s_dmacr[21]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .I4(mm2s_dmacr[18]),
        .I5(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .I1(mm2s_dmacr[19]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .I3(mm2s_dmacr[20]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .I1(mm2s_dmacr[22]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .I3(mm2s_dmacr[23]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .I1(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .I4(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .I1(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .I2(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .I3(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF060F0F0F0F0F060)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .I1(mm2s_dmacr[16]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .I3(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .I4(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .I5(mm2s_dmacr[17]),
        .O(irqthresh_wren_i0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__1 \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_pulse(dest_pulse),
        .dest_rst(dest_rst),
        .src_clk(s_axi_lite_aclk),
        .src_pulse(prepare_wrce_pulse_lite),
        .src_rst(SR));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(ip2axi_rddata_captured_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(ip2axi_rddata_captured_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(ip2axi_rddata_captured_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(ip2axi_rddata_captured_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(ip2axi_rddata_captured_d1[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(ip2axi_rddata_captured_d1[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(ip2axi_rddata_captured_d1[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(ip2axi_rddata_captured_d1[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(ip2axi_rddata_captured_d1[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(ip2axi_rddata_captured_d1[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(ip2axi_rddata_captured_d1[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(ip2axi_rddata_captured_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(ip2axi_rddata_captured_d1[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(ip2axi_rddata_captured_d1[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(ip2axi_rddata_captured_d1[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(ip2axi_rddata_captured_d1[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(ip2axi_rddata_captured_d1[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(ip2axi_rddata_captured_d1[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(ip2axi_rddata_captured_d1[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(ip2axi_rddata_captured_d1[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(ip2axi_rddata_captured_d1[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(ip2axi_rddata_captured_d1[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(ip2axi_rddata_captured_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(ip2axi_rddata_captured_d1[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(ip2axi_rddata_captured_d1[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(ip2axi_rddata_captured_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(ip2axi_rddata_captured_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(ip2axi_rddata_captured_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(ip2axi_rddata_captured_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(ip2axi_rddata_captured_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(ip2axi_rddata_captured_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(ip2axi_rddata_captured_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* srl_name = "U0/\\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I1(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[5]));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[6]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2 
       (.I0(dest_pulse),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .I4(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[7]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .I1(mm2s_axi2ip_wrce[0]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_0_in[0]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_0_in[1]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_0_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_0_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_0_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_0_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000200)) 
    dma_interr_i_2
       (.I0(dest_pulse),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[0]));
  LUT6 #(
    .INIT(64'hFFFF47FF47FF47FF)) 
    \dmacr_i[0]_i_2 
       (.I0(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .I2(mm2s_dmacr[0]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .I4(mm2s_dmacr[3]),
        .I5(mm2s_ioc_irq_set),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \dmacr_i[1]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I1(dest_pulse),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I3(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I4(\dmacr_i[1]_i_2_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \dmacr_i[1]_i_2 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(axi2ip_wraddr_captured_s2mm_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[22]));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(s2mm_axi2ip_wrdata_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(ip2axi_rddata_captured_s2mm_cdc_tig[22]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_1
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_10
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_11
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_12
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [4]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[20]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_13
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [3]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[19]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_14
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [2]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[18]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_15
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [1]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[17]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_16
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [0]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[16]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_17
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_18
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_19
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT4 #(
    .INIT(16'hF444)) 
    ip2axi_rddata_captured_inferred__0_i_2
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I2(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .O(ip2axi_rddata_captured[30]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_20
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[12]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_21
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[11]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_22
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[10]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_23
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[9]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_24
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[8]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_25
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_captured_inferred__0_i_26
       (.I0(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_captured[6]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_27
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'hFFF44444)) 
    ip2axi_rddata_captured_inferred__0_i_28
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [4]),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[4]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_29
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [3]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[3]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_captured_inferred__0_i_3
       (.I0(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .O(ip2axi_rddata_captured[29]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_30
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [2]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_31
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [1]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[1]));
  LUT5 #(
    .INIT(32'h4F444444)) 
    ip2axi_rddata_captured_inferred__0_i_32
       (.I0(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [0]),
        .I4(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .O(ip2axi_rddata_captured[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hAFB0)) 
    ip2axi_rddata_captured_inferred__0_i_33
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .O(ip2axi_rddata_captured_inferred__0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ip2axi_rddata_captured_inferred__0_i_34
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[3] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .O(ip2axi_rddata_captured_inferred__0_i_34_n_0));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_4
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[28]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_5
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[27]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_6
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[26]));
  LUT4 #(
    .INIT(16'h8F88)) 
    ip2axi_rddata_captured_inferred__0_i_7
       (.I0(ip2axi_rddata_captured_inferred__0_i_34_n_0),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[2] ),
        .I2(ip2axi_rddata_captured_inferred__0_i_33_n_0),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .O(ip2axi_rddata_captured[25]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_8
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[24]));
  LUT5 #(
    .INIT(32'h0202A282)) 
    ip2axi_rddata_captured_inferred__0_i_9
       (.I0(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [31]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [31]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_35_n_0),
        .O(in0[31]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [22]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [22]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_44_n_0),
        .O(in0[22]));
  LUT2 #(
    .INIT(4'h7)) 
    ip2axi_rddata_int_inferred_i_100
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    ip2axi_rddata_int_inferred_i_101
       (.I0(ip2axi_rddata_int_inferred_i_69_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_101_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    ip2axi_rddata_int_inferred_i_103
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(ip2axi_rddata_int_inferred_i_70_0),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_103_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    ip2axi_rddata_int_inferred_i_105
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(ip2axi_rddata_int_inferred_i_71_0),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_105_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    ip2axi_rddata_int_inferred_i_107
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(mm2s_dmasr),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_107_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [21]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_45_n_0),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [20]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_46_n_0),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [19]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_47_n_0),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [18]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_48_n_0),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [17]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_49_n_0),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [16]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_50_n_0),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'h0000000020FF0000)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(ip2axi_rddata_int_inferred_i_52_n_0),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_53_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [14]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[14]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_55_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [13]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[13]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [30]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [30]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_36_n_0),
        .O(in0[30]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [12]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[12]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(in0[11]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_62_n_0),
        .O(in0[10]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(in0[9]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_66_n_0),
        .O(in0[8]));
  LUT6 #(
    .INIT(64'h0000000020FF0000)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I3(ip2axi_rddata_int_inferred_i_68_n_0),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(in0[7]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_69_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [6]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[6]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_70_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [5]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[5]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_71_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [4]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_73_n_0),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [29]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [29]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_37_n_0),
        .O(in0[29]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_soft_reset),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_75_n_0),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(ip2axi_rddata_int_inferred_i_57_n_0),
        .I1(mm2s_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_58_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0 ),
        .I4(ip2axi_rddata_int_inferred_i_77_n_0),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'h00000000AA2AA222)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(ip2axi_rddata_int_inferred_i_78_n_0),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [0]),
        .I5(ip2axi_rddata_int_inferred_i_54_n_0),
        .O(in0[0]));
  LUT3 #(
    .INIT(8'hEF)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(ip2axi_rddata_int_inferred_i_79_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [7]),
        .I3(mm2s_dmacr[25]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_35_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(ip2axi_rddata_int_inferred_i_81_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [6]),
        .I3(mm2s_dmacr[24]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(ip2axi_rddata_int_inferred_i_82_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [5]),
        .I3(mm2s_dmacr[23]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(ip2axi_rddata_int_inferred_i_83_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [4]),
        .I3(mm2s_dmacr[22]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(ip2axi_rddata_int_inferred_i_84_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [3]),
        .I3(mm2s_dmacr[21]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [28]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [28]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_38_n_0),
        .O(in0[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(ip2axi_rddata_int_inferred_i_85_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [2]),
        .I3(mm2s_dmacr[20]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(ip2axi_rddata_int_inferred_i_86_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [1]),
        .I3(mm2s_dmacr[19]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [0]),
        .I3(mm2s_dmacr[18]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I3(mm2s_dmacr[17]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(ip2axi_rddata_int_inferred_i_89_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I3(mm2s_dmacr[16]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(ip2axi_rddata_int_inferred_i_90_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I3(mm2s_dmacr[15]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(ip2axi_rddata_int_inferred_i_91_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I3(mm2s_dmacr[14]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(ip2axi_rddata_int_inferred_i_92_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I3(mm2s_dmacr[13]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(ip2axi_rddata_int_inferred_i_93_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I3(mm2s_dmacr[12]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(ip2axi_rddata_int_inferred_i_94_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I3(mm2s_dmacr[11]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [27]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [27]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_39_n_0),
        .O(in0[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFF44554545)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(ip2axi_rddata_int_inferred_i_95_n_0),
        .I1(ip2axi_rddata_int_inferred_i_80_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I3(mm2s_dmacr[10]),
        .I4(ip2axi_rddata_int_inferred_i_34_n_0),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47FF)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [15]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_52_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5140)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(ip2axi_rddata_int_inferred_i_80_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ),
        .O(ip2axi_rddata_int_inferred_i_53_n_0));
  LUT5 #(
    .INIT(32'hFFFFA8AA)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5140)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(ip2axi_rddata_int_inferred_i_80_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I3(dly_irq_reg),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 ),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'hFF51FF51FFFFFF51)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(ip2axi_rddata_int_inferred_i_98_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [26]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [26]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_40_n_0),
        .O(in0[26]));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [11]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [10]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [9]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [8]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_66_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF47FF)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .O(ip2axi_rddata_int_inferred_i_68_n_0));
  LUT6 #(
    .INIT(64'hFF51FF51FFFFFF51)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(ip2axi_rddata_int_inferred_i_101_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(mm2s_dmacr[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [25]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [25]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_41_n_0),
        .O(in0[25]));
  LUT6 #(
    .INIT(64'hFF51FF51FFFFFF51)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(ip2axi_rddata_int_inferred_i_103_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(mm2s_dmacr[4]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(ip2axi_rddata_int_inferred_i_70_n_0));
  LUT6 #(
    .INIT(64'hFF51FF51FFFFFF51)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(ip2axi_rddata_int_inferred_i_105_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(mm2s_dmacr[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(ip2axi_rddata_int_inferred_i_71_n_0));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [3]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_75
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [2]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_75_n_0));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ip2axi_rddata_int_inferred_i_77
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [1]),
        .I5(ip2axi_rddata_int_inferred_i_33_n_0),
        .O(ip2axi_rddata_int_inferred_i_77_n_0));
  LUT6 #(
    .INIT(64'hFF23FF23FFFFFF23)) 
    ip2axi_rddata_int_inferred_i_78
       (.I0(mm2s_dmacr[0]),
        .I1(ip2axi_rddata_int_inferred_i_107_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .O(ip2axi_rddata_int_inferred_i_78_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_79
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[15]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_79_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [24]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [24]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_42_n_0),
        .O(in0[24]));
  LUT3 #(
    .INIT(8'hFE)) 
    ip2axi_rddata_int_inferred_i_80
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_80_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_81
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[14]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_82
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[13]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_83
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[12]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_83_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_84
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[11]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_84_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_85
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[10]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_85_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_86
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[9]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_86_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_87
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[8]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_87_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_88
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[7]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_88_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_89
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[6]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_89_n_0));
  LUT6 #(
    .INIT(64'h000000003202FFFF)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [23]),
        .I1(ip2axi_rddata_int_inferred_i_33_n_0),
        .I2(ip2axi_rddata_int_inferred_i_34_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [23]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I5(ip2axi_rddata_int_inferred_i_43_n_0),
        .O(in0[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_90
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[5]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_90_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_91
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[4]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_91_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_92
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_92_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_93
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_93_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_94
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[1]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_94_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    ip2axi_rddata_int_inferred_i_95
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(ip2axi_rddata_int_inferred_i_35_0[0]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .O(ip2axi_rddata_int_inferred_i_95_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    ip2axi_rddata_int_inferred_i_98
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I1(ioc_irq_reg),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_98_n_0));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ptr_ref_i[4]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .I3(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I4(\ptr_ref_i[4]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[1]));
  LUT3 #(
    .INIT(8'hFD)) 
    \ptr_ref_i[4]_i_2 
       (.I0(dest_pulse),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I2(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .O(\ptr_ref_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \reg_module_hsize[15]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I4(dest_pulse),
        .O(mm2s_axi2ip_wrce[3]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \reg_module_vsize[12]_i_1 
       (.I0(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .I1(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .I4(dest_pulse),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(read_has_started_i),
        .I1(arvalid),
        .I2(sig_arvalid_arrived_d1),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_axis_dwidth_converter" *) 
module design_1_axi_vdma_0_1_axi_vdma_mm2s_axis_dwidth_converter
   (m_axis_mm2s_tready_i,
    \state_reg[1] ,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    s_valid0,
    E,
    src_in,
    m_axis_mm2s_tuser,
    \state_reg[0] ,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    SR,
    m_axis_mm2s_tuser_i,
    Q,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ,
    m_axis_mm2s_tready,
    out,
    dest_pulse,
    \sig_user_reg_out_reg[0] ,
    dest_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    \r0_data_reg[31] );
  output m_axis_mm2s_tready_i;
  output \state_reg[1] ;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output s_valid0;
  output [0:0]E;
  output src_in;
  output [0:0]m_axis_mm2s_tuser;
  output \state_reg[0] ;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_tuser_i;
  input [3:0]Q;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  input m_axis_mm2s_tready;
  input out;
  input dest_pulse;
  input \sig_user_reg_out_reg[0] ;
  input dest_out;
  input [12:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  input [31:0]\r0_data_reg[31] ;

  wire [0:0]E;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_35 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  wire [12:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [3:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire dest_out;
  wire dest_pulse;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1__0_n_0;
  wire minusOp_carry__0_i_2__0_n_0;
  wire minusOp_carry__0_i_3__0_n_0;
  wire minusOp_carry__0_i_4__0_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1__0_n_0;
  wire minusOp_carry__1_i_2__0_n_0;
  wire minusOp_carry__1_i_3__0_n_0;
  wire minusOp_carry__1_i_4__0_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1__0_n_0;
  wire minusOp_carry_i_2__0_n_0;
  wire minusOp_carry_i_3__0_n_0;
  wire minusOp_carry_i_4__0_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire mm2s_all_lines_xfred_s_dwidth;
  wire out;
  wire [31:0]\r0_data_reg[31] ;
  wire s_valid0;
  wire \sig_user_reg_out_reg[0] ;
  wire src_in;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire [12:0]vsize_counter;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  design_1_axi_vdma_0_1_axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(m_axis_mm2s_tready_i),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .Q(Q),
        .SR(SR),
        .dest_out(dest_out),
        .dest_pulse(dest_pulse),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_all_lines_xfred_s_dwidth(mm2s_all_lines_xfred_s_dwidth),
        .out(out),
        .\r0_data_reg[31] (\r0_data_reg[31] ),
        .r0_last_reg(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ),
        .s_valid0(s_valid0),
        .\sig_user_reg_out_reg[0] (\sig_user_reg_out_reg[0] ),
        .src_in(src_in),
        .\state_reg[0] (E),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1] (\state_reg[1] ),
        .\state_reg[1]_0 (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_35 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_34 ),
        .Q(M_AXIS_TLAST_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ),
        .Q(M_AXIS_TREADY_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_35 ),
        .Q(M_AXIS_TVALID_D1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I1(dest_pulse),
        .O(all_lines_xfred));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(mm2s_all_lines_xfred_s_dwidth),
        .S(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(vsize_counter[0]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [0]),
        .I2(dest_pulse),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[10]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [10]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[11]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBABBBBBBBB)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[0]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[12]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(M_AXIS_TREADY_D1),
        .I1(M_AXIS_TVALID_D1),
        .I2(M_AXIS_TLAST_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(vsize_counter[4]),
        .I1(vsize_counter[8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[9]),
        .I2(vsize_counter[12]),
        .I3(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[2]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[5]),
        .I4(vsize_counter[6]),
        .I5(vsize_counter[7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ),
        .I2(vsize_counter[10]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[12]),
        .I5(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9 
       (.I0(M_AXIS_TLAST_D1),
        .I1(M_AXIS_TVALID_D1),
        .I2(M_AXIS_TREADY_D1),
        .I3(vsize_counter[0]),
        .I4(vsize_counter[4]),
        .I5(vsize_counter[8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[1]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [1]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[2]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[3]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [3]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[4]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [4]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[5]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [5]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[6]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [6]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[7]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[8]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA10)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .I2(minusOp[9]),
        .I3(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1_n_0 ),
        .Q(vsize_counter[0]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ),
        .Q(vsize_counter[10]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ),
        .Q(vsize_counter[11]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .Q(vsize_counter[12]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ),
        .Q(vsize_counter[1]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ),
        .Q(vsize_counter[2]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ),
        .Q(vsize_counter[3]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ),
        .Q(vsize_counter[4]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ),
        .Q(vsize_counter[5]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ),
        .Q(vsize_counter[6]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ),
        .Q(vsize_counter[7]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ),
        .Q(vsize_counter[8]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ),
        .Q(vsize_counter[9]),
        .R(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vsize_counter[0]),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1__0_n_0,minusOp_carry_i_2__0_n_0,minusOp_carry_i_3__0_n_0,minusOp_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1__0_n_0,minusOp_carry__0_i_2__0_n_0,minusOp_carry__0_i_3__0_n_0,minusOp_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1__0
       (.I0(vsize_counter[8]),
        .O(minusOp_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2__0
       (.I0(vsize_counter[7]),
        .O(minusOp_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3__0
       (.I0(vsize_counter[6]),
        .O(minusOp_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4__0
       (.I0(vsize_counter[5]),
        .O(minusOp_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1__0_n_0,minusOp_carry__1_i_2__0_n_0,minusOp_carry__1_i_3__0_n_0,minusOp_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1__0
       (.I0(vsize_counter[12]),
        .O(minusOp_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2__0
       (.I0(vsize_counter[11]),
        .O(minusOp_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3__0
       (.I0(vsize_counter[10]),
        .O(minusOp_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4__0
       (.I0(vsize_counter[9]),
        .O(minusOp_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1__0
       (.I0(vsize_counter[4]),
        .O(minusOp_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2__0
       (.I0(vsize_counter[3]),
        .O(minusOp_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3__0
       (.I0(vsize_counter[2]),
        .O(minusOp_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4__0
       (.I0(vsize_counter[1]),
        .O(minusOp_carry_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mm2s_linebuf" *) 
module design_1_axi_vdma_0_1_axi_vdma_mm2s_linebuf
   (full,
    din,
    out,
    sig_m_valid_out_reg,
    dest_out,
    \syncstages_ff_reg[3] ,
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 ,
    SR,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_0 ,
    \sig_data_reg_out_reg[31] ,
    \sig_strb_reg_out_reg[3] ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    \gf36e1_inst.sngfifo36e1 ,
    wr_en,
    src_in,
    mm2s_stop,
    mm2s_halt,
    Q,
    E,
    sof_reset,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ,
    m_axis_mm2s_tready_i,
    sig_s_ready_out_reg,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ,
    dest_pulse,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 );
  output full;
  output [0:0]din;
  output out;
  output sig_m_valid_out_reg;
  output dest_out;
  output \syncstages_ff_reg[3] ;
  output [12:0]\GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 ;
  output [0:0]SR;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_0 ;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input [36:0]\gf36e1_inst.sngfifo36e1 ;
  input wr_en;
  input src_in;
  input mm2s_stop;
  input mm2s_halt;
  input [12:0]Q;
  input [0:0]E;
  input sof_reset;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  input m_axis_mm2s_tready_i;
  input sig_s_ready_out_reg;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ;
  input dest_pulse;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ;

  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_7 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_3 ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_3 ;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  wire [10:0]data_count_ae_threshold;
  (* async_reg = "true" *) wire [10:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [10:0]data_count_ae_threshold_d1;
  wire dest_out;
  wire dest_pulse;
  wire [0:0]din;
  wire [37:0]fifo_dout;
  wire fifo_empty_i;
  wire fifo_rden;
  wire full;
  wire [36:0]\gf36e1_inst.sngfifo36e1 ;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_tlast_d1;
  wire m_axis_tready_d1;
  wire m_axis_tvalid_d1;
  wire [12:0]minusOp;
  wire mm2s_halt;
  wire mm2s_stop;
  wire out;
  wire [12:0]p_1_in;
  wire s_axis_fifo_ainit_nosync_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_out_reg;
  wire sig_s_ready_out_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sof_reset;
  wire src_in;
  wire \syncstages_ff_reg[3] ;
  wire [12:0]vsize_counter;
  wire wr_en;
  wire \NLW_GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I_dest_out_UNCONNECTED ;
  wire \NLW_GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I_dest_out_UNCONNECTED ;
  wire \NLW_GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I_dest_out_UNCONNECTED ;
  wire [3:0]\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_O_UNCONNECTED ;

  assign \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12]_0 [12:0] = crnt_vsize_d1;
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__8 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_out(\NLW_GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I_dest_out_UNCONNECTED ),
        .src_clk(m_axis_mm2s_aclk),
        .src_in(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__9 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_out(\NLW_GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I_dest_out_UNCONNECTED ),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_out(\syncstages_ff_reg[3] ),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(mm2s_halt));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__7 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_out(dest_out),
        .src_clk(m_axis_mm2s_aclk),
        .src_in(src_in));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__10 \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_out(\NLW_GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I_dest_out_UNCONNECTED ),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(mm2s_stop));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(crnt_vsize_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(crnt_vsize_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(crnt_vsize_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(crnt_vsize_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(crnt_vsize_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(crnt_vsize_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(crnt_vsize_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(crnt_vsize_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(crnt_vsize_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(crnt_vsize_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(crnt_vsize_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(crnt_vsize_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(crnt_vsize_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[0]),
        .Q(crnt_vsize_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[10]),
        .Q(crnt_vsize_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[11]),
        .Q(crnt_vsize_d1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[12]),
        .Q(crnt_vsize_d1[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[1]),
        .Q(crnt_vsize_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[2]),
        .Q(crnt_vsize_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[3]),
        .Q(crnt_vsize_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[4]),
        .Q(crnt_vsize_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[5]),
        .Q(crnt_vsize_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[6]),
        .Q(crnt_vsize_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[7]),
        .Q(crnt_vsize_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[8]),
        .Q(crnt_vsize_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.crnt_vsize_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(crnt_vsize_cdc_tig[9]),
        .Q(crnt_vsize_d1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[0]),
        .Q(data_count_ae_threshold_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[10]),
        .Q(data_count_ae_threshold_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[1]),
        .Q(data_count_ae_threshold_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[2]),
        .Q(data_count_ae_threshold_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[3]),
        .Q(data_count_ae_threshold_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[4]),
        .Q(data_count_ae_threshold_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[5]),
        .Q(data_count_ae_threshold_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[6]),
        .Q(data_count_ae_threshold_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[7]),
        .Q(data_count_ae_threshold_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[8]),
        .Q(data_count_ae_threshold_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_cdc_tig_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold[9]),
        .Q(data_count_ae_threshold_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[0]),
        .Q(data_count_ae_threshold_d1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[10]),
        .Q(data_count_ae_threshold_d1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[1]),
        .Q(data_count_ae_threshold_d1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[2]),
        .Q(data_count_ae_threshold_d1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[3]),
        .Q(data_count_ae_threshold_d1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[4]),
        .Q(data_count_ae_threshold_d1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[5]),
        .Q(data_count_ae_threshold_d1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[6]),
        .Q(data_count_ae_threshold_d1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[7]),
        .Q(data_count_ae_threshold_d1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[8]),
        .Q(data_count_ae_threshold_d1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.data_count_ae_threshold_d1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(data_count_ae_threshold_cdc_tig[9]),
        .Q(data_count_ae_threshold_d1[9]),
        .R(1'b0));
  design_1_axi_vdma_0_1_axi_vdma_afifo_builtin \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO 
       (.din({din,\gf36e1_inst.sngfifo36e1 }),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .full(full),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .rd_en(fifo_rden),
        .rst(s_axis_fifo_ainit_nosync_reg),
        .wr_en(wr_en));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg_0 ),
        .Q(din),
        .R(1'b0));
  design_1_axi_vdma_0_1_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.E(E),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ),
        .SR(SR),
        .dest_out(\syncstages_ff_reg[3] ),
        .dest_pulse(dest_pulse),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .out(out),
        .rd_en(fifo_rden),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_last_reg_out_reg_0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_7 ),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_6 ),
        .Q(m_axis_tlast_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ),
        .Q(m_axis_tready_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID_n_7 ),
        .Q(m_axis_tvalid_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFFE2FF)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_0 ),
        .I2(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I3(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ),
        .I4(\syncstages_ff_reg[3] ),
        .I5(dest_pulse),
        .O(\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1_n_0 ),
        .Q(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sof_reset),
        .Q(s_axis_fifo_ainit_nosync_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[0]),
        .I3(minusOp[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[10]),
        .I3(minusOp[10]),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[11]),
        .I3(minusOp[11]),
        .O(p_1_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_3 
       (.I0(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_4 
       (.I0(vsize_counter[10]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_5 
       (.I0(vsize_counter[9]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_6 
       (.I0(vsize_counter[8]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[12]),
        .I3(minusOp[12]),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[8]),
        .I4(vsize_counter[0]),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ),
        .I2(vsize_counter[10]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[11]),
        .I5(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6 
       (.I0(vsize_counter[7]),
        .I1(vsize_counter[6]),
        .I2(vsize_counter[1]),
        .I3(vsize_counter[5]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[9]),
        .I2(vsize_counter[11]),
        .I3(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8 
       (.I0(m_axis_tready_d1),
        .I1(m_axis_tvalid_d1),
        .I2(m_axis_tlast_d1),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9 
       (.I0(m_axis_tlast_d1),
        .I1(m_axis_tvalid_d1),
        .I2(m_axis_tready_d1),
        .I3(vsize_counter[0]),
        .I4(vsize_counter[4]),
        .I5(vsize_counter[8]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[1]),
        .I3(minusOp[1]),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[2]),
        .I3(minusOp[2]),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[3]),
        .I3(minusOp[3]),
        .O(p_1_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_3 
       (.I0(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_4 
       (.I0(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_5 
       (.I0(vsize_counter[1]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_6 
       (.I0(vsize_counter[0]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[4]),
        .I3(minusOp[4]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[5]),
        .I3(minusOp[5]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[6]),
        .I3(minusOp[6]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[7]),
        .I3(minusOp[7]),
        .O(p_1_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_3 
       (.I0(vsize_counter[7]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_4 
       (.I0(vsize_counter[6]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_5 
       (.I0(vsize_counter[5]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_6 
       (.I0(vsize_counter[4]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[8]),
        .I3(minusOp[8]),
        .O(p_1_in[8]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1 
       (.I0(dest_pulse),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(crnt_vsize_d1[9]),
        .I3(minusOp[9]),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[0]),
        .Q(vsize_counter[0]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_0 ),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[11:8]),
        .O(minusOp[11:8]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[11]_i_2_n_0 ),
        .CO(\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_O_UNCONNECTED [3:1],minusOp[12]}),
        .S({1'b0,1'b0,1'b0,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[3:0]),
        .O(minusOp[3:0]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[3]_i_2_n_0 ),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[7:4]),
        .O(minusOp[7:4]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_1 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(data_count_ae_threshold[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(data_count_ae_threshold[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(data_count_ae_threshold[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(data_count_ae_threshold[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(data_count_ae_threshold[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(data_count_ae_threshold[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(data_count_ae_threshold[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(data_count_ae_threshold[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(data_count_ae_threshold[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(data_count_ae_threshold[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(data_count_ae_threshold[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module design_1_axi_vdma_0_1_axi_vdma_mngr
   (cmnd_wr,
    m_axis_mm2s_sts_tready,
    mm2s_all_idle,
    E,
    mm2s_valid_frame_sync,
    src_pulse,
    mm2s_stop,
    mm2s_tstvect_fsync,
    s_axis_mm2s_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    initial_frame,
    stop_reg_0,
    mm2s_cmdsts_idle,
    mm2s_valid_video_prmtrs,
    s_soft_reset_i0,
    dma_err,
    Q,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ,
    prmry_resetn_i_reg,
    prmtr_update0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ,
    frame_sync_out0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \s_axis_cmd_tdata_reg[63] ,
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    SR,
    m_axi_mm2s_aclk,
    out,
    decerr_i,
    slverr_i,
    interr_i,
    mm2s_dmacr,
    mm2s_frame_sync,
    s_axis_cmd_tvalid_reg,
    s_axis_cmd_tvalid_reg_0,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    mm2s_soft_reset,
    \dmacr_i_reg[0] ,
    dest_out,
    mm2s_regdir_idle,
    halt_reset,
    mm2s_halt_cmplt,
    \FSM_sequential_dmacntrl_cs_reg[0] ,
    mm2s_halt,
    mm2s_dmasr,
    \cmnds_queued_reg[0] ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ,
    D,
    mm2s_axi2ip_wrce,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \frame_ptr_out_reg[2] ,
    \cmnds_queued_reg[0]_0 );
  output cmnd_wr;
  output m_axis_mm2s_sts_tready;
  output mm2s_all_idle;
  output [0:0]E;
  output mm2s_valid_frame_sync;
  output src_pulse;
  output mm2s_stop;
  output mm2s_tstvect_fsync;
  output s_axis_mm2s_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output initial_frame;
  output stop_reg_0;
  output mm2s_cmdsts_idle;
  output mm2s_valid_video_prmtrs;
  output s_soft_reset_i0;
  output dma_err;
  output [12:0]Q;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  output prmry_resetn_i_reg;
  output prmtr_update0;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  output [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  output frame_sync_out0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  output slverr_i_reg;
  output decerr_i_reg;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input out;
  input decerr_i;
  input slverr_i;
  input interr_i;
  input [1:0]mm2s_dmacr;
  input mm2s_frame_sync;
  input [0:0]s_axis_cmd_tvalid_reg;
  input [0:0]s_axis_cmd_tvalid_reg_0;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input mm2s_soft_reset;
  input \dmacr_i_reg[0] ;
  input dest_out;
  input mm2s_regdir_idle;
  input halt_reset;
  input mm2s_halt_cmplt;
  input \FSM_sequential_dmacntrl_cs_reg[0] ;
  input mm2s_halt;
  input mm2s_dmasr;
  input [0:0]\cmnds_queued_reg[0] ;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ;
  input [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  input [0:0]D;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [15:0]\stride_vid_reg[15] ;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [2:0]\frame_ptr_out_reg[2] ;
  input [0:0]\cmnds_queued_reg[0]_0 ;

  wire [0:0]D;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[0] ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_CMDSTS_n_1;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire [12:0]Q;
  wire [0:0]SR;
  wire VIDEO_REG_I_n_1;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire VIDEO_REG_I_n_68;
  wire VIDEO_REG_I_n_69;
  wire VIDEO_REG_I_n_70;
  wire cmnd_wr;
  wire [5:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i;
  wire decerr_i_reg;
  wire dest_out;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire \dmacr_i_reg[0] ;
  wire [2:0]\frame_ptr_out_reg[2] ;
  wire frame_sync_out0;
  wire halt_reset;
  wire [15:0]\hsize_vid_reg[15] ;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_all_idle;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_cmdsts_idle;
  wire [1:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire [1:1]num_fstore_minus1;
  wire out;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire prmry_resetn_i_reg;
  wire prmtr_update0;
  wire prmtr_update_complete;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire [0:0]s_axis_cmd_tvalid_reg_0;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_soft_reset_i0;
  wire [2:0]slv_frame_ref_out;
  wire slverr_i;
  wire slverr_i_reg;
  wire src_pulse;
  wire stop_i;
  wire stop_reg_0;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [2]),
        .R(SR));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(SR));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(SR));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(SR));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(SR));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_3 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88BBB8B8BB88B8B8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [0]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ),
        .I4(mm2s_dmacr[1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88BBB8B8BB88B8B8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ),
        .I4(mm2s_dmacr[1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88BBB8B8BB88B8B8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [2]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_1 ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [2]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ),
        .I4(mm2s_dmacr[1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_2 ));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(mm2s_tstvect_fsync),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_valid_frame_sync_cmb),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1 ),
        .Q(E),
        .R(SR));
  design_1_axi_vdma_0_1_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63}),
        .SR(SR),
        .decerr_i(decerr_i),
        .decerr_i_reg_0(decerr_i_reg),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .interr_i(interr_i),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_mm2s_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(s_axis_cmd_tvalid_reg),
        .s_axis_cmd_tvalid_reg_2(s_axis_cmd_tvalid_reg_0),
        .s_axis_cmd_tvalid_reg_3(cmnd_wr),
        .slverr_i(slverr_i),
        .slverr_i_reg_0(slverr_i_reg),
        .stop_i(stop_i),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  design_1_axi_vdma_0_1_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_70),
        .D({I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63}),
        .DI(I_SM_n_14),
        .\FSM_sequential_dmacntrl_cs_reg[0]_0 (\FSM_sequential_dmacntrl_cs_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (crnt_hsize),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 (s_axis_mm2s_cmd_tvalid),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 (dma_err),
        .Q(cmnds_queued_reg),
        .S({I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67}),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68,VIDEO_REG_I_n_69}),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[0]_1 (\cmnds_queued_reg[0]_0 ),
        .\cmnds_queued_reg[6]_0 ({I_SM_n_68,I_SM_n_69,I_SM_n_70}),
        .\cmnds_queued_reg[7]_0 (mm2s_cmdsts_idle),
        .\cmnds_queued_reg[7]_1 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .crnt_start_address(crnt_start_address),
        .dma_interr_reg(D),
        .dma_interr_reg_0(I_CMDSTS_n_1),
        .dma_interr_reg_1(dma_interr_reg),
        .halt_reset(halt_reset),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .s_soft_reset_i0(s_soft_reset_i0),
        .src_ff_reg(mm2s_valid_video_prmtrs),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vert_count_reg[12]_0 (Q),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  design_1_axi_vdma_0_1_axi_vdma_sts_mngr I_STS_MNGR
       (.SR(SR),
        .all_idle_reg_0(VIDEO_REG_I_n_1),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .dest_out(dest_out),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .out(out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  design_1_axi_vdma_0_1_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.D(slv_frame_ref_out),
        .\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2]_0 (\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ),
        .E(E),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .SR(SR),
        .\frame_ptr_out_reg[2] (\frame_ptr_out_reg[2] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr[1]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .num_fstore_minus1(num_fstore_minus1),
        .out(out),
        .src_pulse(src_pulse));
  design_1_axi_vdma_0_1_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_70),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (mm2s_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (prmtr_update_complete),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address[31]_i_3 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1:0]),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .dest_out(dest_out),
        .frame_sync_out0(frame_sync_out0),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .out(out),
        .prmtr_update0(prmtr_update0),
        .regdir_idle_i_reg(VIDEO_REG_I_n_1),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68,VIDEO_REG_I_n_69}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .tstvect_fsync0(tstvect_fsync0),
        .tstvect_fsync_d1(tstvect_fsync_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  LUT3 #(
    .INIT(8'h01)) 
    \dmacr_i[0]_i_1 
       (.I0(mm2s_stop),
        .I1(mm2s_soft_reset),
        .I2(\dmacr_i_reg[0] ),
        .O(stop_reg_0));
  LUT4 #(
    .INIT(16'h0E00)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(mm2s_frame_sync),
        .I2(mm2s_dmasr),
        .I3(out),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],I_SM_n_14}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,I_SM_n_68,I_SM_n_69,I_SM_n_70}));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(mm2s_stop),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_if" *) 
module design_1_axi_vdma_0_1_axi_vdma_reg_if
   (s_axi_lite_rdata,
    D,
    out,
    mm2s_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ,
    mm2s_axi2ip_wrce,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    p_1_in,
    prmry_resetn_i_reg,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    SR,
    dest_rst,
    src_in,
    Q,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    mm2s_dmacr,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    mm2s_ioc_irq_set,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ,
    mm2s_soft_reset,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ,
    ip2axi_rddata_int_inferred_i_35,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    mm2s_dmasr,
    ip2axi_rddata_int_inferred_i_71,
    ip2axi_rddata_int_inferred_i_70,
    ip2axi_rddata_int_inferred_i_69,
    ioc_irq_reg,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_dly_irq_set,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]s_axi_lite_rdata;
  output [31:0]D;
  output [1:0]out;
  output mm2s_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ;
  output [8:0]mm2s_axi2ip_wrce;
  output irqdelay_wren_i0;
  output irqthresh_wren_i0;
  output p_1_in;
  output [0:0]prmry_resetn_i_reg;
  output [31:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input dest_rst;
  input src_in;
  input [4:0]Q;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [2:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input [25:0]mm2s_dmacr;
  input \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input mm2s_ioc_irq_set;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  input mm2s_soft_reset;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input [2:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  input [15:0]ip2axi_rddata_int_inferred_i_35;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  input \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input mm2s_dmasr;
  input ip2axi_rddata_int_inferred_i_71;
  input ip2axi_rddata_int_inferred_i_70;
  input ip2axi_rddata_int_inferred_i_69;
  input ioc_irq_reg;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_dly_irq_set;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ;
  wire [2:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [2:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire dest_rst;
  wire dly_irq_reg;
  wire [31:0]in0;
  wire ioc_irq_reg;
  wire [15:0]ip2axi_rddata_int_inferred_i_35;
  wire ip2axi_rddata_int_inferred_i_69;
  wire ip2axi_rddata_int_inferred_i_70;
  wire ip2axi_rddata_int_inferred_i_71;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  wire mm2s_dly_irq_set;
  wire [25:0]mm2s_dmacr;
  wire mm2s_dmasr;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_soft_reset;
  wire [1:0]out;
  wire p_1_in;
  wire [0:0]prmry_resetn_i_reg;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire src_in;

  design_1_axi_vdma_0_1_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (mm2s_axi2ip_wrce[0]),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9]_0 (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] ),
        .SR(SR),
        .dest_rst(dest_rst),
        .dly_irq_reg(dly_irq_reg),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ip2axi_rddata_int_inferred_i_35_0(ip2axi_rddata_int_inferred_i_35),
        .ip2axi_rddata_int_inferred_i_69_0(ip2axi_rddata_int_inferred_i_69),
        .ip2axi_rddata_int_inferred_i_70_0(ip2axi_rddata_int_inferred_i_70),
        .ip2axi_rddata_int_inferred_i_71_0(ip2axi_rddata_int_inferred_i_71),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[8:1]),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .p_1_in(p_1_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized3 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.dest_clk(s_axi_lite_aclk),
        .dest_out(mm2s_introut),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(src_in));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [0]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [1]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s2mm_chnl_current_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s2mm_genlock_pair_frame_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(s2mm_capture_hsize_at_uf_err_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b0),
        .O(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s2mm_ip2axi_frame_store_cdc_tig[0]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module design_1_axi_vdma_0_1_axi_vdma_reg_module
   (out,
    mm2s_dmacr,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg,
    dly_irq_reg,
    mm2s_soft_reset,
    mm2s_dmasr,
    src_in,
    mm2s_regdir_idle,
    halt_i0,
    \dmacr_i_reg[2] ,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    ch1_dly_fast_cnt0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ,
    initial_frame_reg,
    halted_reg,
    halted_reg_0,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ,
    err_irq_reg,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \reg_module_hsize_reg[15] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] ,
    \reg_module_hsize_reg[0] ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[1] ,
    \reg_module_hsize_reg[2] ,
    \reg_module_hsize_reg[3] ,
    \reg_module_hsize_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[7] ,
    \reg_module_hsize_reg[8] ,
    \reg_module_hsize_reg[9] ,
    \reg_module_hsize_reg[10] ,
    \reg_module_hsize_reg[11] ,
    \reg_module_hsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \ptr_ref_i_reg[1]_0 ,
    \ptr_ref_i_reg[4]_0 ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ,
    reset_counts_reg,
    \dmacr_i_reg[0] ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    in0,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    p_1_in,
    reset_counts_reg_0,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[2]_0 ,
    halted_reg_1,
    introut_reg,
    mm2s_stop,
    soft_reset_d1,
    run_stop_d1,
    dma_err,
    ch1_delay_count0,
    Q,
    mm2s_tstvect_fsync,
    ch1_delay_cnt_en,
    dest_pulse,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    mm2s_dly_irq_set,
    mm2s_valid_video_prmtrs,
    initial_frame,
    prmtr_update_complete,
    mm2s_frame_sync,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    mm2s_valid_frame_sync,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    ip2axi_rddata_int_inferred_i_55,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ,
    E,
    mm2s_halt_cmplt,
    mm2s_halt,
    datamover_idle,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] );
  output [31:0]out;
  output [25:0]mm2s_dmacr;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output mm2s_soft_reset;
  output mm2s_dmasr;
  output src_in;
  output mm2s_regdir_idle;
  output halt_i0;
  output \dmacr_i_reg[2] ;
  output [0:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  output ch1_dly_fast_cnt0;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ;
  output [0:0]initial_frame_reg;
  output halted_reg;
  output [0:0]halted_reg_0;
  output [3:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ;
  output [2:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ;
  output err_irq_reg;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] ;
  output \reg_module_hsize_reg[0] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output \reg_module_hsize_reg[1] ;
  output \reg_module_hsize_reg[2] ;
  output \reg_module_hsize_reg[3] ;
  output \reg_module_hsize_reg[4] ;
  output \reg_module_hsize_reg[5] ;
  output \reg_module_hsize_reg[6] ;
  output \reg_module_hsize_reg[7] ;
  output \reg_module_hsize_reg[8] ;
  output \reg_module_hsize_reg[9] ;
  output \reg_module_hsize_reg[10] ;
  output \reg_module_hsize_reg[11] ;
  output \reg_module_hsize_reg[12] ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [1:0]\ptr_ref_i_reg[1]_0 ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  output \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  output \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  output [0:0]reset_counts_reg;
  output \dmacr_i_reg[0] ;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  input [31:0]in0;
  input [0:0]SR;
  input [8:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input m_axi_mm2s_aclk;
  input p_1_in;
  input reset_counts_reg_0;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \dmacr_i_reg[0]_0 ;
  input \dmacr_i_reg[2]_0 ;
  input halted_reg_1;
  input introut_reg;
  input mm2s_stop;
  input soft_reset_d1;
  input run_stop_d1;
  input dma_err;
  input ch1_delay_count0;
  input [3:0]Q;
  input mm2s_tstvect_fsync;
  input ch1_delay_cnt_en;
  input dest_pulse;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  input mm2s_dly_irq_set;
  input mm2s_valid_video_prmtrs;
  input initial_frame;
  input prmtr_update_complete;
  input mm2s_frame_sync;
  input [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input mm2s_valid_frame_sync;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input ip2axi_rddata_int_inferred_i_55;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ;
  input [0:0]E;
  input mm2s_halt_cmplt;
  input mm2s_halt;
  input datamover_idle;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ;
  wire [0:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ;
  wire [3:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ;
  wire [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [2:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire I_DMA_REGISTER_n_54;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire datamover_idle;
  wire dest_pulse;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire err_irq_reg;
  wire halt_i0;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire [31:0]in0;
  wire initial_frame;
  wire [0:0]initial_frame_reg;
  wire introut_reg;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire ip2axi_rddata_int_inferred_i_55;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire [25:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_video_prmtrs;
  wire [31:0]out;
  wire p_1_in;
  wire prmtr_update_complete;
  wire [1:0]\ptr_ref_i_reg[1]_0 ;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[10] ;
  wire \reg_module_hsize_reg[11] ;
  wire \reg_module_hsize_reg[12] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[1] ;
  wire \reg_module_hsize_reg[2] ;
  wire \reg_module_hsize_reg[3] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire \reg_module_hsize_reg[7] ;
  wire \reg_module_hsize_reg[8] ;
  wire \reg_module_hsize_reg[9] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire reset_counts;
  wire [0:0]reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire soft_reset_d1;
  wire src_in;

  design_1_axi_vdma_0_1_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .SR(SR),
        .ip2axi_rddata_int_inferred_i_55(ip2axi_rddata_int_inferred_i_55),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[8:3]),
        .mm2s_prmtr_updt_complete(mm2s_prmtr_updt_complete),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_stop(mm2s_stop),
        .prmtr_updt_complete_i_reg_0(I_DMA_REGISTER_n_54),
        .\reg_module_hsize_reg[0]_0 (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[10]_0 (\reg_module_hsize_reg[10] ),
        .\reg_module_hsize_reg[11]_0 (\reg_module_hsize_reg[11] ),
        .\reg_module_hsize_reg[12]_0 (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[1]_0 (\reg_module_hsize_reg[1] ),
        .\reg_module_hsize_reg[2]_0 (\reg_module_hsize_reg[2] ),
        .\reg_module_hsize_reg[3]_0 (\reg_module_hsize_reg[3] ),
        .\reg_module_hsize_reg[4]_0 (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5]_0 (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6]_0 (\reg_module_hsize_reg[6] ),
        .\reg_module_hsize_reg[7]_0 (\reg_module_hsize_reg[7] ),
        .\reg_module_hsize_reg[8]_0 (\reg_module_hsize_reg[8] ),
        .\reg_module_hsize_reg[9]_0 (\reg_module_hsize_reg[9] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .regdir_idle_i_reg_0(introut_reg),
        .run_stop_d1_reg_0(mm2s_dmacr[0]));
  design_1_axi_vdma_0_1_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:8],D[6:4],D[1]}),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 (\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\ptr_ref_i_reg[4]_0 [1:0]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_2 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] ),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 (\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 (\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .Q(Q),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_count0(ch1_delay_count0),
        .ch1_dly_fast_cnt0(ch1_dly_fast_cnt0),
        .datamover_idle(datamover_idle),
        .dest_pulse(dest_pulse),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (I_DMA_REGISTER_n_54),
        .\dmacr_i_reg[0]_1 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[0]_2 (\dmacr_i_reg[0]_0 ),
        .\dmacr_i_reg[1]_0 (mm2s_dmacr[1]),
        .\dmacr_i_reg[2]_0 (mm2s_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_2 (\dmacr_i_reg[2]_0 ),
        .err_irq_reg_0(err_irq_reg),
        .halt_i0(halt_i0),
        .halted_reg_0(mm2s_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .initial_frame(initial_frame),
        .initial_frame_reg(initial_frame_reg),
        .introut_reg_0(introut_reg),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[3],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dly_irq_set(mm2s_dly_irq_set),
        .mm2s_dmacr({mm2s_dmacr[25:2],mm2s_dmacr[0]}),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_prmtr_updt_complete(mm2s_prmtr_updt_complete),
        .mm2s_stop(mm2s_stop),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_1_in(p_1_in),
        .prmtr_update_complete(prmtr_update_complete),
        .\ptr_ref_i_reg[1] (\ptr_ref_i_reg[1]_0 ),
        .reset_counts(reset_counts),
        .reset_counts_reg_0(reset_counts_reg),
        .reset_counts_reg_1(reset_counts_reg_0),
        .run_stop_d1(run_stop_d1),
        .soft_reset_d1(soft_reset_d1),
        .src_in(src_in));
  design_1_axi_vdma_0_1_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0(in0),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module design_1_axi_vdma_0_1_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module design_1_axi_vdma_0_1_axi_vdma_regdirect
   (mm2s_prmtr_updt_complete,
    mm2s_regdir_idle,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]_0 ,
    \reg_module_hsize_reg[0]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \reg_module_hsize_reg[1]_0 ,
    \reg_module_hsize_reg[2]_0 ,
    \reg_module_hsize_reg[3]_0 ,
    \reg_module_hsize_reg[4]_0 ,
    \reg_module_hsize_reg[5]_0 ,
    \reg_module_hsize_reg[6]_0 ,
    \reg_module_hsize_reg[7]_0 ,
    \reg_module_hsize_reg[8]_0 ,
    \reg_module_hsize_reg[9]_0 ,
    \reg_module_hsize_reg[10]_0 ,
    \reg_module_hsize_reg[11]_0 ,
    \reg_module_hsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ,
    SR,
    run_stop_d1_reg_0,
    m_axi_mm2s_aclk,
    prmtr_updt_complete_i_reg_0,
    regdir_idle_i_reg_0,
    mm2s_stop,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    ip2axi_rddata_int_inferred_i_55,
    mm2s_axi2ip_wrce,
    D);
  output mm2s_prmtr_updt_complete;
  output mm2s_regdir_idle;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]_0 ;
  output \reg_module_hsize_reg[0]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output \reg_module_hsize_reg[1]_0 ;
  output \reg_module_hsize_reg[2]_0 ;
  output \reg_module_hsize_reg[3]_0 ;
  output \reg_module_hsize_reg[4]_0 ;
  output \reg_module_hsize_reg[5]_0 ;
  output \reg_module_hsize_reg[6]_0 ;
  output \reg_module_hsize_reg[7]_0 ;
  output \reg_module_hsize_reg[8]_0 ;
  output \reg_module_hsize_reg[9]_0 ;
  output \reg_module_hsize_reg[10]_0 ;
  output \reg_module_hsize_reg[11]_0 ;
  output \reg_module_hsize_reg[12]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  input [0:0]SR;
  input run_stop_d1_reg_0;
  input m_axi_mm2s_aclk;
  input prmtr_updt_complete_i_reg_0;
  input regdir_idle_i_reg_0;
  input mm2s_stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input ip2axi_rddata_int_inferred_i_55;
  input [5:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]_0 ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  wire [0:0]SR;
  wire ip2axi_rddata_int_inferred_i_55;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire mm2s_stop;
  wire prmtr_updt_complete_i_reg_0;
  wire \reg_module_hsize_reg[0]_0 ;
  wire \reg_module_hsize_reg[10]_0 ;
  wire \reg_module_hsize_reg[11]_0 ;
  wire \reg_module_hsize_reg[12]_0 ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[1]_0 ;
  wire \reg_module_hsize_reg[2]_0 ;
  wire \reg_module_hsize_reg[3]_0 ;
  wire \reg_module_hsize_reg[4]_0 ;
  wire \reg_module_hsize_reg[5]_0 ;
  wire \reg_module_hsize_reg[6]_0 ;
  wire \reg_module_hsize_reg[7]_0 ;
  wire \reg_module_hsize_reg[8]_0 ;
  wire \reg_module_hsize_reg[9]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i_i_1_n_0;
  wire regdir_idle_i_reg_0;
  wire run_stop_d1;
  wire run_stop_d1_reg_0;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_102
       (.I0(\reg_module_hsize_reg[15]_0 [6]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [6]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .O(\reg_module_hsize_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_104
       (.I0(\reg_module_hsize_reg[15]_0 [5]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [5]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .O(\reg_module_hsize_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_106
       (.I0(\reg_module_hsize_reg[15]_0 [4]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [4]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .O(\reg_module_hsize_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_108
       (.I0(\reg_module_hsize_reg[15]_0 [0]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [0]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .O(\reg_module_hsize_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFCA00CA0)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .I1(\reg_module_hsize_reg[15]_0 [15]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(\reg_module_hsize_reg[15]_0 [11]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [11]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .O(\reg_module_hsize_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(\reg_module_hsize_reg[15]_0 [10]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [10]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .O(\reg_module_hsize_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(\reg_module_hsize_reg[15]_0 [9]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [9]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .O(\reg_module_hsize_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(\reg_module_hsize_reg[15]_0 [8]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [8]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .O(\reg_module_hsize_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(\reg_module_hsize_reg[15]_0 [7]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [7]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .O(\reg_module_hsize_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(\reg_module_hsize_reg[15]_0 [3]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [3]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .O(\reg_module_hsize_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(\reg_module_hsize_reg[15]_0 [2]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [2]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .O(\reg_module_hsize_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_76
       (.I0(\reg_module_hsize_reg[15]_0 [1]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [1]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .O(\reg_module_hsize_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000BCB08C80)) 
    ip2axi_rddata_int_inferred_i_96
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [14]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\reg_module_hsize_reg[15]_0 [14]),
        .I4(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .I5(ip2axi_rddata_int_inferred_i_55),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h00000000BCB08C80)) 
    ip2axi_rddata_int_inferred_i_97
       (.I0(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [13]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\reg_module_hsize_reg[15]_0 [13]),
        .I4(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .I5(ip2axi_rddata_int_inferred_i_55),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    ip2axi_rddata_int_inferred_i_99
       (.I0(\reg_module_hsize_reg[15]_0 [12]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I4(\reg_module_vsize_reg[12]_0 [12]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .O(\reg_module_hsize_reg[12]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_0),
        .Q(mm2s_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFF5FFD5DD)) 
    regdir_idle_i_i_1
       (.I0(regdir_idle_i_reg_0),
        .I1(mm2s_prmtr_updt_complete),
        .I2(run_stop_d1),
        .I3(run_stop_d1_reg_0),
        .I4(mm2s_regdir_idle),
        .I5(mm2s_stop),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(mm2s_regdir_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(run_stop_d1_reg_0),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module design_1_axi_vdma_0_1_axi_vdma_register
   (\dmacr_i_reg[1]_0 ,
    mm2s_dmacr,
    reset_counts,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[2]_0 ,
    halted_reg_0,
    src_in,
    halt_i0,
    \dmacr_i_reg[2]_1 ,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ,
    ch1_dly_fast_cnt0,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ,
    initial_frame_reg,
    halted_reg_1,
    halted_reg_2,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ,
    \dmacr_i_reg[0]_0 ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ,
    err_irq_reg_0,
    \ptr_ref_i_reg[1] ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ,
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ,
    reset_counts_reg_0,
    \dmacr_i_reg[0]_1 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    p_1_in,
    reset_counts_reg_1,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    \dmacr_i_reg[0]_2 ,
    \dmacr_i_reg[2]_2 ,
    halted_reg_3,
    mm2s_stop,
    soft_reset_d1,
    run_stop_d1,
    dma_err,
    ch1_delay_count0,
    Q,
    mm2s_tstvect_fsync,
    ch1_delay_cnt_en,
    dest_pulse,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    mm2s_dly_irq_set,
    mm2s_valid_video_prmtrs,
    initial_frame,
    introut_reg_0,
    mm2s_prmtr_updt_complete,
    prmtr_update_complete,
    mm2s_frame_sync,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ,
    mm2s_valid_frame_sync,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_2 ,
    E,
    mm2s_halt_cmplt,
    mm2s_halt,
    datamover_idle,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 );
  output \dmacr_i_reg[1]_0 ;
  output [24:0]mm2s_dmacr;
  output reset_counts;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output \dmacr_i_reg[2]_0 ;
  output halted_reg_0;
  output src_in;
  output halt_i0;
  output \dmacr_i_reg[2]_1 ;
  output [0:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  output ch1_dly_fast_cnt0;
  output \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ;
  output [0:0]initial_frame_reg;
  output halted_reg_1;
  output [0:0]halted_reg_2;
  output [3:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ;
  output [2:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  output \dmacr_i_reg[0]_0 ;
  output \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ;
  output err_irq_reg_0;
  output [1:0]\ptr_ref_i_reg[1] ;
  output \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  output \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ;
  output [0:0]reset_counts_reg_0;
  output \dmacr_i_reg[0]_1 ;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SR;
  input [2:0]mm2s_axi2ip_wrce;
  input [26:0]D;
  input m_axi_mm2s_aclk;
  input p_1_in;
  input reset_counts_reg_1;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input \dmacr_i_reg[0]_2 ;
  input \dmacr_i_reg[2]_2 ;
  input halted_reg_3;
  input mm2s_stop;
  input soft_reset_d1;
  input run_stop_d1;
  input dma_err;
  input ch1_delay_count0;
  input [3:0]Q;
  input mm2s_tstvect_fsync;
  input ch1_delay_cnt_en;
  input dest_pulse;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  input mm2s_dly_irq_set;
  input mm2s_valid_video_prmtrs;
  input initial_frame;
  input introut_reg_0;
  input mm2s_prmtr_updt_complete;
  input prmtr_update_complete;
  input mm2s_frame_sync;
  input [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  input mm2s_valid_frame_sync;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_2 ;
  input [0:0]E;
  input mm2s_halt_cmplt;
  input mm2s_halt;
  input datamover_idle;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;

  wire [26:0]D;
  wire \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_2 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ;
  wire [0:0]E;
  wire \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0 ;
  wire [0:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ;
  wire [3:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ;
  wire [3:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ;
  wire [2:0]\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  wire \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ;
  wire \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_dly_fast_cnt0;
  wire datamover_idle;
  wire dest_pulse;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[0]_1 ;
  wire \dmacr_i_reg[0]_2 ;
  wire \dmacr_i_reg[1]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire halt_i0;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire initial_frame;
  wire [0:0]initial_frame_reg;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire introut_reg_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [2:0]mm2s_axi2ip_wrce;
  wire mm2s_dly_irq_set;
  wire [24:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_video_prmtrs;
  wire p_1_in;
  wire prmtr_update_complete;
  wire [1:0]\ptr_ref_i_reg[1] ;
  wire reset_counts;
  wire [0:0]reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire run_stop_d1;
  wire soft_reset_d1;
  wire src_in;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(mm2s_dmacr[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hCCCCCCCC000FAAAA)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ),
        .I3(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .I4(\dmacr_i_reg[1]_0 ),
        .I5(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .O(\ptr_ref_i_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCCCCCCC000FAAAA)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] [1]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_0 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_1 ),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1]_2 ),
        .I4(\dmacr_i_reg[1]_0 ),
        .I5(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ),
        .O(\ptr_ref_i_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(initial_frame),
        .I1(\dmacr_i_reg[1]_0 ),
        .I2(mm2s_dmacr[1]),
        .I3(halted_reg_0),
        .I4(introut_reg_0),
        .O(initial_frame_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(mm2s_dmacr[1]),
        .I1(\dmacr_i_reg[1]_0 ),
        .I2(E),
        .O(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(mm2s_dmacr[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(mm2s_dmacr[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(mm2s_dmacr[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(mm2s_dmacr[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(mm2s_dmacr[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(mm2s_dmacr[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(mm2s_dmacr[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(mm2s_dmacr[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(mm2s_dmacr[9]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(mm2s_dmacr[10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(mm2s_dmacr[11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(mm2s_dmacr[12]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(mm2s_dmacr[13]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(mm2s_dmacr[14]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(mm2s_dmacr[15]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(mm2s_dmacr[16]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .I1(mm2s_dmacr[12]),
        .I2(D[14]),
        .I3(mm2s_dmacr[9]),
        .I4(D[11]),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(mm2s_dmacr[10]),
        .I1(D[12]),
        .I2(mm2s_dmacr[11]),
        .I3(D[13]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(mm2s_dmacr[13]),
        .I1(D[15]),
        .I2(mm2s_dmacr[14]),
        .I3(D[16]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(mm2s_dmacr[2]),
        .I1(mm2s_valid_video_prmtrs),
        .I2(mm2s_frame_sync),
        .O(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .I2(irqdelay_wren_i),
        .I3(ch1_delay_cnt_en),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .O(ch1_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(mm2s_valid_video_prmtrs),
        .I1(mm2s_dly_irq_set),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .I3(dly_irq_reg_0),
        .I4(halted_reg_0),
        .I5(introut_reg_0),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6 
       (.I0(mm2s_dmacr[21]),
        .I1(mm2s_dmacr[22]),
        .I2(mm2s_dmacr[23]),
        .I3(mm2s_dmacr[24]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8 
       (.I0(mm2s_dmacr[18]),
        .I1(mm2s_dmacr[17]),
        .I2(mm2s_dmacr[20]),
        .I3(mm2s_dmacr[19]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h88A8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ),
        .I1(mm2s_tstvect_fsync),
        .I2(ch1_delay_cnt_en),
        .I3(dest_pulse),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .I1(dly_irq_reg_0),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .I3(mm2s_dly_irq_set),
        .I4(mm2s_valid_video_prmtrs),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_6_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(ch1_dly_fast_cnt0),
        .I1(ch1_delay_count0),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFF6FF66FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_6 
       (.I0(mm2s_dmacr[17]),
        .I1(Q[0]),
        .I2(mm2s_dmacr[19]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(mm2s_dmacr[18]),
        .O(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h5555AAAA5555AAAE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_8 
       (.I0(Q[3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_8_n_0 ),
        .I2(mm2s_dmacr[24]),
        .I3(mm2s_dmacr[23]),
        .I4(mm2s_dmacr[22]),
        .I5(mm2s_dmacr[21]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0 ),
        .I1(mm2s_tstvect_fsync),
        .I2(introut_reg_0),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .I1(mm2s_dmacr[9]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 [0]));
  LUT5 #(
    .INIT(32'h2F22222F)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(mm2s_dmacr[10]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] [1]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF222)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2 
       (.I0(mm2s_tstvect_fsync),
        .I1(mm2s_valid_frame_sync),
        .I2(mm2s_dly_irq_set),
        .I3(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .I4(irqthresh_wren_i),
        .I5(reset_counts),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(mm2s_dmacr[13]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] [2]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 [2]));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(mm2s_dmacr[14]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5]_0 ),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] [3]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(reset_counts),
        .I1(irqthresh_wren_i),
        .I2(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .I3(mm2s_dly_irq_set),
        .I4(mm2s_tstvect_fsync),
        .O(reset_counts_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_2_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_4 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .O(\dmacr_i_reg[2]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(mm2s_dmacr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(mm2s_dmacr[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(mm2s_dmacr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(mm2s_dmacr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(mm2s_dmacr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(mm2s_dmacr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(mm2s_dmacr[6]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00404440)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(halted_reg_0),
        .I1(introut_reg_0),
        .I2(mm2s_prmtr_updt_complete),
        .I3(prmtr_update_complete),
        .I4(mm2s_frame_sync),
        .O(halted_reg_1));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_interr_reg_0),
        .O(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SR));
  LUT4 #(
    .INIT(16'hF5C0)) 
    datamover_idle_i_1
       (.I0(mm2s_dmacr[0]),
        .I1(mm2s_halt_cmplt),
        .I2(mm2s_halt),
        .I3(datamover_idle),
        .O(\dmacr_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_2 ),
        .Q(mm2s_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\dmacr_i_reg[1]_0 ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_2 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(dma_interr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(dma_decerr_reg_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(D[10]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(\MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .I3(err_d1),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    halt_i_i_2
       (.I0(mm2s_stop),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(soft_reset_d1),
        .I3(mm2s_dmacr[0]),
        .I4(run_stop_d1),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h40)) 
    introut_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(introut_reg_0),
        .I2(introut_i_2_n_0),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_2
       (.I0(dly_irq_reg_0),
        .I1(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .I2(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [2]),
        .I3(err_irq_reg_0),
        .I4(\GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [0]),
        .I5(ioc_irq_reg_0),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(src_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h80)) 
    prmtr_updt_complete_i_i_1
       (.I0(mm2s_dmacr[0]),
        .I1(introut_reg_0),
        .I2(mm2s_axi2ip_wrce[2]),
        .O(\dmacr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(halted_reg_0),
        .I1(introut_reg_0),
        .O(halted_reg_2));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module design_1_axi_vdma_0_1_axi_vdma_reset
   (dest_out,
    soft_reset_d1,
    in0,
    run_stop_d1,
    halt_i_reg_0,
    halt_reset_reg_0,
    prmry_resetn_i_reg_0,
    \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ,
    dest_rst,
    halt_i_reg_1,
    \GEN_FREE_RUN_MODE.frame_sync_i_reg ,
    sof_reset,
    \dmacr_i_reg[2] ,
    halt_i_reg_2,
    reset_counts_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    mm2s_cmdsts_idle,
    m_axis_mm2s_aclk,
    s_axi_lite_resetn,
    mm2s_soft_reset,
    s_soft_reset_i0,
    halt_i0,
    mm2s_dmacr,
    mm2s_halt_cmplt,
    mm2s_stop,
    out,
    dma_err,
    mm2s_frame_sync,
    din,
    wr_en,
    full,
    mm2s_axi2ip_wrce,
    D,
    sig_rst2all_stop_request,
    reset_counts);
  output dest_out;
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output [0:0]prmry_resetn_i_reg_0;
  output \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  output dest_rst;
  output halt_i_reg_1;
  output \GEN_FREE_RUN_MODE.frame_sync_i_reg ;
  output sof_reset;
  output \dmacr_i_reg[2] ;
  output halt_i_reg_2;
  output reset_counts_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input mm2s_cmdsts_idle;
  input m_axis_mm2s_aclk;
  input s_axi_lite_resetn;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input halt_i0;
  input [0:0]mm2s_dmacr;
  input mm2s_halt_cmplt;
  input mm2s_stop;
  input out;
  input dma_err;
  input mm2s_frame_sync;
  input [0:0]din;
  input wr_en;
  input full;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input sig_rst2all_stop_request;
  input reset_counts;

  wire [0:0]D;
  wire \GEN_FREE_RUN_MODE.frame_sync_i_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire clear_sft_rst_hold;
  wire dest_out;
  wire dest_out_0;
  wire dest_pulse;
  wire dest_rst;
  wire [0:0]din;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire full;
  wire halt_i0;
  wire halt_i_i_1_n_0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_reset_i_1_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_cmdsts_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt_cmplt;
  wire mm2s_hrd_resetn;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire [0:0]prmry_resetn_i_reg_0;
  wire reset_counts;
  wire reset_counts_reg;
  wire resetn_i;
  wire run_stop_d1;
  wire run_stop_d1_i_1_n_0;
  wire s_axi_lite_aclk;
  wire s_axi_lite_resetn;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_re;
  wire sig_rst2all_stop_request;
  wire sof_reset;
  wire soft_reset_d1;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h00004440)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(halt_i_reg_0),
        .I1(out),
        .I2(mm2s_frame_sync),
        .I3(din),
        .I4(wr_en),
        .O(halt_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_LINEBUF_NO_SOF.s_axis_fifo_ainit_nosync_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(sof_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I_i_2 
       (.I0(mm2s_hrd_resetn),
        .O(dest_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_pulse(axis_clear_sft_rst_hold),
        .dest_rst(1'b0),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(clear_sft_rst_hold),
        .src_rst(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__3 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_out(axis_all_idle),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(mm2s_cmdsts_idle));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__4 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_out(p_axis_min_assert_sftrst),
        .src_clk(m_axis_mm2s_aclk),
        .src_in(axis_min_assert_sftrst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__xdcDup__3 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_pulse(axis_soft_reset_re),
        .dest_rst(1'b0),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(s_soft_reset_i_re),
        .src_rst(1'b0));
  LUT6 #(
    .INIT(64'hCCC8FFFFCCC8CCC8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(p_axis_min_assert_sftrst),
        .I1(min_assert_sftrst),
        .I2(prmry_min_assert_sftrst),
        .I3(p_lite_min_assert_sftrst),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__xdcDup__2 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.dest_clk(s_axi_lite_aclk),
        .dest_pulse(lite_clear_sft_rst_hold),
        .dest_rst(1'b0),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(clear_sft_rst_hold),
        .src_rst(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_i_1 
       (.I0(prmry_min_assert_sftrst),
        .I1(p_lite_min_assert_sftrst),
        .I2(p_axis_min_assert_sftrst),
        .O(clear_sft_rst_hold));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__1 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.dest_clk(s_axi_lite_aclk),
        .dest_out(dest_out_0),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(mm2s_cmdsts_idle));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__2 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_out(p_lite_min_assert_sftrst),
        .src_clk(s_axi_lite_aclk),
        .src_in(lite_min_assert_sftrst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__xdcDup__1 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.dest_clk(s_axi_lite_aclk),
        .dest_pulse(dest_pulse),
        .dest_rst(1'b0),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(s_soft_reset_i_re),
        .src_rst(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .O(s_soft_reset_i_re));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1_n_0 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(dest_pulse),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1_n_0 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(dest_pulse),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(dest_out_0),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(p_axis_min_assert_sftrst),
        .I4(p_lite_min_assert_sftrst),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[2]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1_n_0 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[3]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBC3C)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hEA6A)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(s_soft_reset_i_d1),
        .I1(s_soft_reset_i),
        .I2(p_axis_min_assert_sftrst),
        .I3(p_lite_min_assert_sftrst),
        .I4(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(mm2s_cmdsts_idle),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .I4(prmry_min_count[3]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[2]),
        .I1(prmry_min_count[0]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[3]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(halt_i_reg_2));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__6 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_out(dest_out),
        .src_clk(m_axi_mm2s_aclk),
        .src_in(resetn_i));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I_i_1 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(resetn_i));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__5 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_out(mm2s_hrd_resetn),
        .src_clk(s_axi_lite_aclk),
        .src_in(s_axi_lite_resetn));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn_inferred_i_1 
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_reset_reg_0),
        .O(\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(mm2s_soft_reset),
        .I2(out),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \cmnds_queued[7]_i_1 
       (.I0(out),
        .I1(halt_i_reg_0),
        .I2(dma_err),
        .I3(mm2s_soft_reset),
        .O(prmry_resetn_i_reg_0));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(mm2s_soft_reset),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    fg_builtin_fifo_inst_i_9
       (.I0(full),
        .I1(mm2s_frame_sync),
        .I2(out),
        .I3(halt_i_reg_0),
        .O(\GEN_FREE_RUN_MODE.frame_sync_i_reg ));
  LUT5 #(
    .INIT(32'hCEEE0000)) 
    halt_i_i_1
       (.I0(halt_i_reg_0),
        .I1(halt_i0),
        .I2(halt_reset_reg_0),
        .I3(mm2s_dmacr),
        .I4(resetn_i),
        .O(halt_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_i_i_1_n_0),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00080008FFFF0008)) 
    halt_reset_i_1
       (.I0(halt_i_reg_0),
        .I1(mm2s_halt_cmplt),
        .I2(mm2s_soft_reset),
        .I3(mm2s_stop),
        .I4(halt_reset_reg_0),
        .I5(mm2s_dmacr),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    run_stop_d1_i_1
       (.I0(mm2s_dmacr),
        .I1(mm2s_soft_reset),
        .I2(mm2s_stop),
        .I3(min_assert_sftrst),
        .I4(mm2s_hrd_resetn),
        .I5(s_soft_reset_i),
        .O(run_stop_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(run_stop_d1_i_1_n_0),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_rst_module" *) 
module design_1_axi_vdma_0_1_axi_vdma_rst_module
   (s_axi_lite_resetn,
    out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \syncstages_ff_reg[3] ,
    soft_reset_d1,
    run_stop_d1,
    mm2s_halt,
    halt_reset,
    prmry_resetn_i_reg,
    dest_rst,
    SR,
    prmry_resetn_i_reg_0,
    halt_i_reg,
    \GEN_FREE_RUN_MODE.frame_sync_i_reg ,
    sof_reset,
    hrd_resetn_i_reg_0,
    \syncstages_ff_reg[3]_0 ,
    scndry_reset,
    \dmacr_i_reg[2] ,
    m_axis_mm2s_tready_0,
    halt_i_reg_0,
    reset_counts_reg,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    mm2s_cmdsts_idle,
    m_axis_mm2s_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    axi_resetn,
    halt_i0,
    mm2s_dmacr,
    mm2s_halt_cmplt,
    mm2s_stop,
    dma_err,
    mm2s_dmasr,
    mm2s_frame_sync,
    din,
    wr_en,
    full,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ,
    mm2s_axi2ip_wrce,
    D,
    m_axis_mm2s_tready,
    sig_rst2all_stop_request,
    reset_counts);
  output s_axi_lite_resetn;
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \syncstages_ff_reg[3] ;
  output soft_reset_d1;
  output run_stop_d1;
  output mm2s_halt;
  output halt_reset;
  output [0:0]prmry_resetn_i_reg;
  output dest_rst;
  output [0:0]SR;
  output prmry_resetn_i_reg_0;
  output halt_i_reg;
  output \GEN_FREE_RUN_MODE.frame_sync_i_reg ;
  output sof_reset;
  output [0:0]hrd_resetn_i_reg_0;
  output \syncstages_ff_reg[3]_0 ;
  output scndry_reset;
  output \dmacr_i_reg[2] ;
  output m_axis_mm2s_tready_0;
  output halt_i_reg_0;
  output reset_counts_reg;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input mm2s_cmdsts_idle;
  input m_axis_mm2s_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input axi_resetn;
  input halt_i0;
  input [0:0]mm2s_dmacr;
  input mm2s_halt_cmplt;
  input mm2s_stop;
  input dma_err;
  input mm2s_dmasr;
  input mm2s_frame_sync;
  input [0:0]din;
  input wr_en;
  input full;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input m_axis_mm2s_tready;
  input sig_rst2all_stop_request;
  input reset_counts;

  wire [0:0]D;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ;
  wire \GEN_FREE_RUN_MODE.frame_sync_i_reg ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ;
  wire [0:0]SR;
  wire axi_resetn;
  wire dest_rst;
  wire [0:0]din;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire full;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_reset;
  wire [0:0]hrd_resetn_i_reg_0;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_cmdsts_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire [0:0]prmry_resetn_i_reg;
  wire prmry_resetn_i_reg_0;
  wire reset_counts;
  wire reset_counts_reg;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_axi_lite_resetn;
  wire s_soft_reset_i0;
  wire scndry_reset;
  wire sig_rst2all_stop_request;
  wire sof_reset;
  wire soft_reset_d1;
  wire \syncstages_ff_reg[3]_0 ;
  wire wr_en;

  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  assign out = \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ;
  assign \syncstages_ff_reg[3]  = \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ;
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1 
       (.I0(\GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ),
        .O(scndry_reset));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(\GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ),
        .I2(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ),
        .O(m_axis_mm2s_tready_0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_3 
       (.I0(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .I1(mm2s_dmasr),
        .O(prmry_resetn_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .O(SR));
  design_1_axi_vdma_0_1_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .\GEN_FREE_RUN_MODE.frame_sync_i_reg (\GEN_FREE_RUN_MODE.frame_sync_i_reg ),
        .\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn (\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ),
        .dest_out(\GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ),
        .dest_rst(dest_rst),
        .din(din),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .full(full),
        .halt_i0(halt_i0),
        .halt_i_reg_0(mm2s_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_0),
        .halt_reset_reg_0(halt_reset),
        .in0(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_cmdsts_idle(mm2s_cmdsts_idle),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_stop(mm2s_stop),
        .out(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .run_stop_d1(run_stop_d1),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_soft_reset_i0(s_soft_reset_i0),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sof_reset(sof_reset),
        .soft_reset_d1(soft_reset_d1),
        .wr_en(wr_en));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(s_axi_lite_resetn),
        .O(hrd_resetn_i_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(s_axi_lite_resetn),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_s_ready_dup_i_2
       (.I0(\GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ),
        .I1(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg ),
        .O(\syncstages_ff_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module design_1_axi_vdma_0_1_axi_vdma_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    SR,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    rd_en,
    sig_last_reg_out_reg_0,
    sig_m_valid_out_reg_1,
    \sig_data_reg_out_reg[31]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    m_axis_mm2s_aclk,
    dout,
    E,
    empty,
    m_axis_mm2s_tready_i,
    sig_s_ready_out_reg_0,
    dest_out,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ,
    dest_pulse);
  output out;
  output sig_m_valid_out_reg_0;
  output [0:0]SR;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output rd_en;
  output sig_last_reg_out_reg_0;
  output sig_m_valid_out_reg_1;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input m_axis_mm2s_aclk;
  input [37:0]dout;
  input [0:0]E;
  input empty;
  input m_axis_mm2s_tready_i;
  input sig_s_ready_out_reg_0;
  input dest_out;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  input dest_pulse;

  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  wire [0:0]SR;
  wire dest_out;
  wire dest_pulse;
  wire [37:0]dout;
  wire empty;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire rd_en;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_0;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1 
       (.I0(m_axis_mm2s_tlast_i),
        .I1(dest_pulse),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .I3(dest_out),
        .O(sig_last_reg_out_reg_0));
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1 
       (.I0(sig_m_valid_out),
        .I1(dest_pulse),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .I3(dest_out),
        .O(sig_m_valid_out_reg_1));
  LUT2 #(
    .INIT(4'hB)) 
    areset_r_i_1
       (.I0(dest_out),
        .I1(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    fg_builtin_fifo_inst_i_7
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1
       (.I0(empty),
        .I1(sig_m_valid_dup),
        .I2(m_axis_mm2s_tready_i),
        .I3(sig_s_ready_dup),
        .I4(sig_s_ready_out_reg_0),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAA8A8A8AAA8)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_out_reg_0),
        .I1(m_axis_mm2s_tready_i),
        .I2(sig_reset_reg),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(empty),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_mm2s_tuser_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_user_skid_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module design_1_axi_vdma_0_1_axi_vdma_sm
   (tstvect_fsync_d2,
    tstvect_fsync_d1,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_hsize_err,
    zero_vsize_err,
    s_soft_reset_i0,
    \cmnds_queued_reg[7]_0 ,
    Q,
    load_new_addr,
    DI,
    D,
    S,
    \cmnds_queued_reg[6]_0 ,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    SR,
    m_axi_mm2s_aclk,
    zero_hsize_err0,
    zero_vsize_err0,
    mm2s_frame_sync,
    mm2s_dmacr,
    out,
    mm2s_soft_reset,
    halt_reset,
    mm2s_halt_cmplt,
    \FSM_sequential_dmacntrl_cs_reg[0]_0 ,
    mm2s_halt,
    src_ff_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ,
    \vert_count_reg[12]_0 ,
    \cmnds_queued_reg[0]_0 ,
    m_axis_mm2s_sts_tready,
    CO,
    crnt_start_address,
    dma_interr_reg,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_interr_reg_1,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[0]_1 ,
    \cmnds_queued_reg[7]_1 );
  output tstvect_fsync_d2;
  output tstvect_fsync_d1;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_hsize_err;
  output zero_vsize_err;
  output s_soft_reset_i0;
  output \cmnds_queued_reg[7]_0 ;
  output [5:0]Q;
  output load_new_addr;
  output [0:0]DI;
  output [48:0]D;
  output [3:0]S;
  output [2:0]\cmnds_queued_reg[6]_0 ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input zero_hsize_err0;
  input zero_vsize_err0;
  input mm2s_frame_sync;
  input [0:0]mm2s_dmacr;
  input out;
  input mm2s_soft_reset;
  input halt_reset;
  input mm2s_halt_cmplt;
  input \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  input mm2s_halt;
  input src_ff_reg;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ;
  input [12:0]\vert_count_reg[12]_0 ;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input m_axis_mm2s_sts_tready;
  input [0:0]CO;
  input [15:0]crnt_start_address;
  input [0:0]dma_interr_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_interr_reg_1;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[0]_1 ;
  input [6:0]\cmnds_queued_reg[7]_1 ;

  wire [0:0]CO;
  wire [48:0]D;
  wire [0:0]DI;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_3_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ;
  wire \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire axis_data_available;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire [7:6]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire [0:0]\cmnds_queued_reg[0]_1 ;
  wire [2:0]\cmnds_queued_reg[6]_0 ;
  wire \cmnds_queued_reg[7]_0 ;
  wire [6:0]\cmnds_queued_reg[7]_1 ;
  wire [15:0]crnt_start_address;
  wire [31:16]dm_address;
  wire [0:0]dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire [2:0]dmacntrl_cs;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire halt_reset;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [12:1]minusOp;
  wire minusOp_carry__0_i_1_n_0;
  wire minusOp_carry__0_i_2_n_0;
  wire minusOp_carry__0_i_3_n_0;
  wire minusOp_carry__0_i_4_n_0;
  wire minusOp_carry__0_n_0;
  wire minusOp_carry__0_n_1;
  wire minusOp_carry__0_n_2;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__1_i_1_n_0;
  wire minusOp_carry__1_i_2_n_0;
  wire minusOp_carry__1_i_3_n_0;
  wire minusOp_carry__1_i_4_n_0;
  wire minusOp_carry__1_n_1;
  wire minusOp_carry__1_n_2;
  wire minusOp_carry__1_n_3;
  wire minusOp_carry_i_1_n_0;
  wire minusOp_carry_i_2_n_0;
  wire minusOp_carry_i_3_n_0;
  wire minusOp_carry_i_4_n_0;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire out;
  wire [12:0]p_2_in;
  wire s_soft_reset_i0;
  wire src_ff_reg;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]vert_count;
  wire \vert_count[12]_i_1_n_0 ;
  wire \vert_count[12]_i_4_n_0 ;
  wire [12:0]\vert_count_reg[12]_0 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]NLW_minusOp_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(frame_sync_reg),
        .I1(mm2s_halt),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ),
        .I3(mm2s_soft_reset),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF88FFFFFFA80000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(mm2s_dmacr),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(dmacntrl_cs[0]),
        .I1(mm2s_soft_reset),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ),
        .I3(mm2s_halt),
        .I4(frame_sync_reg),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20002020)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I4(axis_data_available),
        .I5(load_new_addr),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(write_cmnd_cmb),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I3(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(frame_sync_reg),
        .I1(mm2s_halt),
        .I2(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h70)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ),
        .I1(vert_count[6]),
        .I2(vert_count[4]),
        .I3(vert_count[9]),
        .I4(vert_count[5]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(vert_count[12]),
        .I1(vert_count[7]),
        .I2(vert_count[8]),
        .I3(vert_count[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count[3]),
        .I1(vert_count[10]),
        .I2(vert_count[11]),
        .I3(vert_count[1]),
        .I4(vert_count[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_1 
       (.I0(\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_2_n_0 ),
        .I1(cmnds_queued_reg[7]),
        .I2(cmnds_queued_reg[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_3_n_0 ),
        .O(\cmnds_queued_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h20000000FFFFFFFF)) 
    \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_3 
       (.I0(\FSM_sequential_dmacntrl_cs_reg[0]_0 ),
        .I1(mm2s_halt),
        .I2(frame_sync_reg),
        .I3(mm2s_dmacr),
        .I4(src_ff_reg),
        .I5(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .O(\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(out),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I1(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I2(axis_data_available),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[1]),
        .I5(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(axis_data_available),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I4(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(mm2s_dmacr),
        .I4(out),
        .O(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NO_STORE_AND_FORWARD.axis_data_available_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NO_STORE_AND_FORWARD.axis_data_available_i_1_n_0 ),
        .Q(axis_data_available),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(dma_interr_reg),
        .I1(mm2s_axi2ip_wrce),
        .I2(zero_hsize_err),
        .I3(zero_vsize_err),
        .I4(dma_interr_reg_0),
        .I5(dma_interr_reg_1),
        .O(\GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(crnt_start_address[3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(crnt_start_address[2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(crnt_start_address[1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(crnt_start_address[0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(crnt_start_address[7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(crnt_start_address[6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(crnt_start_address[5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(crnt_start_address[4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(crnt_start_address[11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(crnt_start_address[10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(crnt_start_address[9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(crnt_start_address[8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(dmacntrl_cs[1]),
        .I1(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I2(dmacntrl_cs[2]),
        .I3(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(crnt_start_address[15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(crnt_start_address[14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(crnt_start_address[13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(crnt_start_address[12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(SR));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(SR));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(SR));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(SR));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(Q[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\cmnds_queued_reg[0]_0 ),
        .I2(m_axis_mm2s_sts_tready),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [0]),
        .Q(Q[1]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [1]),
        .Q(Q[2]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [2]),
        .Q(Q[3]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [3]),
        .Q(Q[4]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [4]),
        .Q(Q[5]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [5]),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_1 [6]),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_sync),
        .Q(tstvect_fsync_d1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d1),
        .Q(tstvect_fsync_d2),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(vert_count[0]),
        .DI(vert_count[4:1]),
        .O(minusOp[4:1]),
        .S({minusOp_carry_i_1_n_0,minusOp_carry_i_2_n_0,minusOp_carry_i_3_n_0,minusOp_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({minusOp_carry__0_n_0,minusOp_carry__0_n_1,minusOp_carry__0_n_2,minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(vert_count[8:5]),
        .O(minusOp[8:5]),
        .S({minusOp_carry__0_i_1_n_0,minusOp_carry__0_i_2_n_0,minusOp_carry__0_i_3_n_0,minusOp_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(vert_count[8]),
        .O(minusOp_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_2
       (.I0(vert_count[7]),
        .O(minusOp_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_3
       (.I0(vert_count[6]),
        .O(minusOp_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_4
       (.I0(vert_count[5]),
        .O(minusOp_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 minusOp_carry__1
       (.CI(minusOp_carry__0_n_0),
        .CO({NLW_minusOp_carry__1_CO_UNCONNECTED[3],minusOp_carry__1_n_1,minusOp_carry__1_n_2,minusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,vert_count[11:9]}),
        .O(minusOp[12:9]),
        .S({minusOp_carry__1_i_1_n_0,minusOp_carry__1_i_2_n_0,minusOp_carry__1_i_3_n_0,minusOp_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_1
       (.I0(vert_count[12]),
        .O(minusOp_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_2
       (.I0(vert_count[11]),
        .O(minusOp_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_3
       (.I0(vert_count[10]),
        .O(minusOp_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__1_i_4
       (.I0(vert_count[9]),
        .O(minusOp_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(vert_count[4]),
        .O(minusOp_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(vert_count[3]),
        .O(minusOp_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(vert_count[2]),
        .O(minusOp_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(vert_count[1]),
        .O(minusOp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\cmnds_queued_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hA655)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\cmnds_queued_reg[7]_0 ),
        .I1(mm2s_soft_reset),
        .I2(halt_reset),
        .I3(mm2s_halt_cmplt),
        .O(s_soft_reset_i0));
  LUT3 #(
    .INIT(8'h8B)) 
    \vert_count[0]_i_1 
       (.I0(\vert_count_reg[12]_0 [0]),
        .I1(load_new_addr),
        .I2(vert_count[0]),
        .O(p_2_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[10]_i_1 
       (.I0(\vert_count_reg[12]_0 [10]),
        .I1(load_new_addr),
        .I2(minusOp[10]),
        .O(p_2_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[11]_i_1 
       (.I0(\vert_count_reg[12]_0 [11]),
        .I1(load_new_addr),
        .I2(minusOp[11]),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
    \vert_count[12]_i_1 
       (.I0(\FSM_sequential_dmacntrl_cs[1]_i_2_n_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I2(axis_data_available),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[1]),
        .I5(load_new_addr),
        .O(\vert_count[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[12]_i_2 
       (.I0(\vert_count_reg[12]_0 [12]),
        .I1(load_new_addr),
        .I2(minusOp[12]),
        .O(p_2_in[12]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \vert_count[12]_i_3 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\vert_count[12]_i_4_n_0 ),
        .I3(dmacntrl_cs[0]),
        .I4(mm2s_dmacr),
        .O(load_new_addr));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vert_count[12]_i_4 
       (.I0(frame_sync_reg),
        .I1(mm2s_halt),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_2 ),
        .I3(mm2s_soft_reset),
        .O(\vert_count[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[1]_i_1 
       (.I0(\vert_count_reg[12]_0 [1]),
        .I1(load_new_addr),
        .I2(minusOp[1]),
        .O(p_2_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[2]_i_1 
       (.I0(\vert_count_reg[12]_0 [2]),
        .I1(load_new_addr),
        .I2(minusOp[2]),
        .O(p_2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[3]_i_1 
       (.I0(\vert_count_reg[12]_0 [3]),
        .I1(load_new_addr),
        .I2(minusOp[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_1 
       (.I0(\vert_count_reg[12]_0 [4]),
        .I1(load_new_addr),
        .I2(minusOp[4]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[5]_i_1 
       (.I0(\vert_count_reg[12]_0 [5]),
        .I1(load_new_addr),
        .I2(minusOp[5]),
        .O(p_2_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[6]_i_1 
       (.I0(\vert_count_reg[12]_0 [6]),
        .I1(load_new_addr),
        .I2(minusOp[6]),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[7]_i_1 
       (.I0(\vert_count_reg[12]_0 [7]),
        .I1(load_new_addr),
        .I2(minusOp[7]),
        .O(p_2_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_1 
       (.I0(\vert_count_reg[12]_0 [8]),
        .I1(load_new_addr),
        .I2(minusOp[8]),
        .O(p_2_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[9]_i_1 
       (.I0(\vert_count_reg[12]_0 [9]),
        .I1(load_new_addr),
        .I2(minusOp[9]),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(vert_count[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(vert_count[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(vert_count[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(vert_count[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(vert_count[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(vert_count[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(vert_count[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(vert_count[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(vert_count[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(vert_count[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(vert_count[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(vert_count[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[12]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(vert_count[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module design_1_axi_vdma_0_1_axi_vdma_sof_gen
   (src_pulse,
    scndry_reset,
    s_valid0,
    m_axis_mm2s_aclk,
    out,
    dest_pulse);
  output src_pulse;
  input scndry_reset;
  input s_valid0;
  input m_axis_mm2s_aclk;
  input out;
  input dest_pulse;

  wire dest_pulse;
  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire m_axis_mm2s_aclk;
  wire out;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire scndry_reset;
  wire src_pulse;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(dest_pulse),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(src_pulse));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(scndry_reset));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(scndry_reset));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module design_1_axi_vdma_0_1_axi_vdma_sts_mngr
   (mm2s_all_idle,
    datamover_idle,
    prmry_resetn_i_reg,
    SR,
    all_idle_reg_0,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    datamover_idle_reg_0,
    mm2s_cmdsts_idle,
    dest_out,
    out,
    mm2s_dmasr);
  output mm2s_all_idle;
  output datamover_idle;
  output prmry_resetn_i_reg;
  input [0:0]SR;
  input all_idle_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dmacr;
  input datamover_idle_reg_0;
  input mm2s_cmdsts_idle;
  input dest_out;
  input out;
  input mm2s_dmasr;

  wire [0:0]SR;
  wire all_idle_reg_0;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire dest_out;
  wire halted_set_i0;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire mm2s_cmdsts_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire out;
  wire prmry_resetn_i_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_reg_0),
        .Q(mm2s_all_idle),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(SR));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(SR));
  LUT4 #(
    .INIT(16'hFF5D)) 
    halted_i_1
       (.I0(out),
        .I1(mm2s_dmasr),
        .I2(mm2s_halted_clr),
        .I3(mm2s_halted_set),
        .O(prmry_resetn_i_reg));
  LUT4 #(
    .INIT(16'h4000)) 
    halted_set_i_i_1
       (.I0(mm2s_dmacr),
        .I1(datamover_idle),
        .I2(mm2s_cmdsts_idle),
        .I3(dest_out),
        .O(halted_set_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(mm2s_halted_set),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module design_1_axi_vdma_0_1_axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    \state_reg[1] ,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    s_valid0,
    \state_reg[0] ,
    src_in,
    m_axis_mm2s_tuser,
    r0_last_reg,
    \state_reg[1]_0 ,
    \state_reg[0]_0 ,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    SR,
    m_axis_mm2s_tuser_i,
    Q,
    m_axis_mm2s_tready,
    out,
    \sig_user_reg_out_reg[0] ,
    dest_out,
    mm2s_all_lines_xfred_s_dwidth,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    dest_pulse,
    \r0_data_reg[31] );
  output [0:0]E;
  output \state_reg[1] ;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output s_valid0;
  output [0:0]\state_reg[0] ;
  output src_in;
  output [0:0]m_axis_mm2s_tuser;
  output r0_last_reg;
  output \state_reg[1]_0 ;
  output \state_reg[0]_0 ;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input m_axis_mm2s_tuser_i;
  input [3:0]Q;
  input m_axis_mm2s_tready;
  input out;
  input \sig_user_reg_out_reg[0] ;
  input dest_out;
  input mm2s_all_lines_xfred_s_dwidth;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  input dest_pulse;
  input [31:0]\r0_data_reg[31] ;

  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [31:0]acc_data_reg;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire dest_out;
  wire dest_pulse;
  wire [31:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire \gen_downsizer_conversion.axisc_downsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_11 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_12 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_13 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_2 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_41 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_42 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_43 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_44 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_45 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_46 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_47 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_48 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_49 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_50 ;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_all_lines_xfred_s_dwidth;
  wire out;
  wire [31:0]\r0_data_reg[31] ;
  wire r0_last_reg;
  wire s_valid0;
  wire \sig_user_reg_out_reg[0] ;
  wire src_in;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(SR),
        .Q(areset_r),
        .R(1'b0));
  design_1_axi_vdma_0_1_axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_upsizer_conversion.axisc_upsizer_0_n_49 ,\gen_upsizer_conversion.axisc_upsizer_0_n_50 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\FSM_onehot_state_reg[0]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_18 ),
        .\FSM_onehot_state_reg[4]_0 (\gen_downsizer_conversion.axisc_downsizer_0_n_31 ),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .SR(SR),
        .acc_keep_reg(acc_keep_reg),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .dest_out(dest_out),
        .\gen_data_accumulator[1].acc_keep_reg (\gen_data_accumulator[1].acc_keep_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .mm2s_all_lines_xfred_s_dwidth(mm2s_all_lines_xfred_s_dwidth),
        .\r0_keep_reg[10]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_11 ),
        .\r0_keep_reg[11]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_12 ),
        .\r0_keep_reg[8]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_13 ),
        .\r0_keep_reg[9]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_2 ),
        .r0_last_reg_0(r0_last_reg),
        .s_valid0(s_valid0),
        .src_in(src_in),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (\state_reg[1]_0 ));
  design_1_axi_vdma_0_1_axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_upsizer_conversion.axisc_upsizer_0_n_49 ,\gen_upsizer_conversion.axisc_upsizer_0_n_50 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\FSM_onehot_state_reg[0]_0 (\gen_downsizer_conversion.axisc_downsizer_0_n_31 ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .Q(Q),
        .acc_keep_reg(acc_keep_reg),
        .\acc_keep_reg[10]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_11 ),
        .\acc_keep_reg[11]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_12 ),
        .\acc_keep_reg[8]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_13 ),
        .\acc_keep_reg[9]_0 (\gen_upsizer_conversion.axisc_upsizer_0_n_2 ),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .dest_out(dest_out),
        .dest_pulse(dest_pulse),
        .\gen_data_accumulator[1].acc_keep_reg (\gen_data_accumulator[1].acc_keep_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .out(out),
        .\r0_data_reg[31]_0 (\r0_data_reg[31] ),
        .sig_m_valid_out_reg(\gen_upsizer_conversion.axisc_upsizer_0_n_18 ),
        .\sig_user_reg_out_reg[0] (\sig_user_reg_out_reg[0] ),
        .\state_reg[0]_0 (E),
        .\state_reg[0]_1 (\state_reg[0] ),
        .\state_reg[0]_2 (\state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module design_1_axi_vdma_0_1_axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axisc_downsizer
   (d2_ready,
    \state_reg[1]_0 ,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tlast,
    s_valid0,
    \FSM_onehot_state_reg[4]_0 ,
    src_in,
    m_axis_mm2s_tuser,
    r0_last_reg_0,
    \state_reg[1]_1 ,
    acc_last,
    m_axis_mm2s_aclk,
    acc_user_reg,
    \r0_keep_reg[9]_0 ,
    \gen_data_accumulator[1].acc_keep_reg ,
    acc_keep_reg,
    \r0_keep_reg[10]_0 ,
    \r0_keep_reg[11]_0 ,
    \r0_keep_reg[8]_0 ,
    areset_r,
    d2_valid,
    m_axis_mm2s_tready,
    \FSM_onehot_state_reg[0]_0 ,
    dest_out,
    mm2s_all_lines_xfred_s_dwidth,
    SR,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ,
    D);
  output d2_ready;
  output \state_reg[1]_0 ;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output m_axis_mm2s_tlast;
  output s_valid0;
  output \FSM_onehot_state_reg[4]_0 ;
  output src_in;
  output [0:0]m_axis_mm2s_tuser;
  output r0_last_reg_0;
  output \state_reg[1]_1 ;
  input acc_last;
  input m_axis_mm2s_aclk;
  input [0:0]acc_user_reg;
  input \r0_keep_reg[9]_0 ;
  input [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  input [3:0]acc_keep_reg;
  input \r0_keep_reg[10]_0 ;
  input \r0_keep_reg[11]_0 ;
  input \r0_keep_reg[8]_0 ;
  input areset_r;
  input d2_valid;
  input m_axis_mm2s_tready;
  input \FSM_onehot_state_reg[0]_0 ;
  input dest_out;
  input mm2s_all_lines_xfred_s_dwidth;
  input [0:0]SR;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  input [95:0]D;

  wire [1:0]A;
  wire [95:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ;
  wire [0:0]SR;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire dest_out;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[12]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[17]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[22]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[23]_INST_0_i_2_n_0 ;
  wire \m_axis_mm2s_tdata[2]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[4]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ;
  wire [2:0]m_axis_mm2s_tkeep;
  wire \m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ;
  wire \m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire mm2s_all_lines_xfred_s_dwidth;
  wire [23:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire p_0_in_1;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [2:2]r0_is_end;
  wire [2:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_1_n_0 ;
  wire r0_is_null_r_0;
  wire \r0_keep_reg[10]_0 ;
  wire \r0_keep_reg[11]_0 ;
  wire \r0_keep_reg[8]_0 ;
  wire \r0_keep_reg[9]_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_0;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_2_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire r0_out_sel_r0;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_user_reg_n_0_[0] ;
  wire \r1_data[10]_i_2_n_0 ;
  wire \r1_data[10]_i_3_n_0 ;
  wire \r1_data[11]_i_2_n_0 ;
  wire \r1_data[12]_i_2_n_0 ;
  wire \r1_data[12]_i_3_n_0 ;
  wire \r1_data[13]_i_2_n_0 ;
  wire \r1_data[14]_i_2_n_0 ;
  wire \r1_data[14]_i_3_n_0 ;
  wire \r1_data[15]_i_2_n_0 ;
  wire \r1_data[16]_i_2_n_0 ;
  wire \r1_data[17]_i_2_n_0 ;
  wire \r1_data[18]_i_2_n_0 ;
  wire \r1_data[19]_i_2_n_0 ;
  wire \r1_data[20]_i_2_n_0 ;
  wire \r1_data[22]_i_2_n_0 ;
  wire \r1_data[8]_i_2_n_0 ;
  wire \r1_data[8]_i_3_n_0 ;
  wire \r1_data[9]_i_2_n_0 ;
  wire [2:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[1]_i_2_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire \r1_keep[2]_i_2_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire s_valid0;
  wire src_in;
  wire [1:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(r0_is_null_r[1]),
        .I4(r1_load),
        .I5(\FSM_onehot_state[0]_i_2_n_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hF0FFF0F8)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[4] ),
        .I3(d2_valid),
        .I4(p_0_in_1),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(m_axis_mm2s_tready),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(d2_valid),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(r0_out_sel_r0),
        .I1(r1_load),
        .I2(m_axis_mm2s_tready),
        .I3(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I4(d2_valid),
        .I5(p_0_in_1),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_onehot_state[2]_i_2__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_valid),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040FF4040)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\state[1]_i_2_n_0 ),
        .I1(r1_load),
        .I2(r0_out_sel_r0),
        .I3(d2_valid),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(m_axis_mm2s_tready),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A000A8A0A000)) 
    \FSM_onehot_state[3]_i_2__0 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_null_r[2]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(r0_is_end),
        .I5(r0_is_null_r[1]),
        .O(r0_out_sel_r0));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_IDLE:00001,SM_END:01000,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(p_0_in_1),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_IDLE:00001,SM_END:01000,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_IDLE:00001,SM_END:01000,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(r1_load),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_IDLE:00001,SM_END:01000,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_IDLE:00001,SM_END:01000,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  LUT6 #(
    .INIT(64'h00000000FFF40004)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1 
       (.I0(\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_2_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(r1_last_reg_n_0),
        .I5(SR),
        .O(r0_last_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_2 
       (.I0(r0_is_null_r[1]),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_end),
        .O(\GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1 
       (.I0(\state_reg[1]_0 ),
        .I1(\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg ),
        .I2(dest_out),
        .O(\state_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I_i_1 
       (.I0(dest_out),
        .I1(\state_reg[1]_0 ),
        .I2(mm2s_all_lines_xfred_s_dwidth),
        .O(src_in));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[48]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[0]),
        .O(m_axis_mm2s_tdata[0]));
  MUXF7 \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(\m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ),
        .I1(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[10]),
        .S(\r0_out_sel_r_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hCFFACF0AC0FAC00A)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_1 
       (.I0(p_0_in1_in[10]),
        .I1(p_0_in1_in[74]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[58]),
        .I5(p_0_in1_in[26]),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    \m_axis_mm2s_tdata[10]_INST_0_i_2 
       (.I0(p_0_in1_in[18]),
        .I1(p_0_in1_in[82]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[34]),
        .O(\m_axis_mm2s_tdata[10]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(\m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[11]),
        .O(m_axis_mm2s_tdata[11]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \m_axis_mm2s_tdata[11]_INST_0_i_1 
       (.I0(p_0_in1_in[27]),
        .I1(p_0_in1_in[75]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[59]),
        .O(\m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ));
  MUXF7 \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ),
        .I1(\m_axis_mm2s_tdata[12]_INST_0_i_2_n_0 ),
        .O(m_axis_mm2s_tdata[12]),
        .S(\r0_out_sel_r_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \m_axis_mm2s_tdata[12]_INST_0_i_1 
       (.I0(p_0_in1_in[12]),
        .I1(p_0_in1_in[60]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[76]),
        .I5(p_0_in1_in[28]),
        .O(\m_axis_mm2s_tdata[12]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCF0AC00A)) 
    \m_axis_mm2s_tdata[12]_INST_0_i_2 
       (.I0(p_0_in1_in[20]),
        .I1(p_0_in1_in[84]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[36]),
        .O(\m_axis_mm2s_tdata[12]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEFEC2320)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(p_0_in1_in[61]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(p_0_in1_in[13]),
        .I4(\m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[14]));
  LUT6 #(
    .INIT(64'hFBD9EAC873516240)) 
    \m_axis_mm2s_tdata[14]_INST_0_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[30]),
        .I3(p_0_in1_in[62]),
        .I4(p_0_in1_in[14]),
        .I5(p_0_in1_in[78]),
        .O(\m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[15]));
  LUT6 #(
    .INIT(64'hFCBBFC8830BB3088)) 
    \m_axis_mm2s_tdata[15]_INST_0_i_1 
       (.I0(p_0_in1_in[31]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[63]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[15]),
        .I5(p_0_in1_in[79]),
        .O(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(p_0_in1_in[16]),
        .I1(p_0_in1_in[64]),
        .I2(p_0_in1_in[40]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[88]),
        .O(m_axis_mm2s_tdata[16]));
  LUT5 #(
    .INIT(32'hAFCFA0C0)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(p_0_in1_in[89]),
        .I1(p_0_in1_in[41]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[17]));
  LUT5 #(
    .INIT(32'hFACF0AC0)) 
    \m_axis_mm2s_tdata[17]_INST_0_i_1 
       (.I0(p_0_in1_in[65]),
        .I1(p_0_in1_in[33]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[17]_INST_0_i_2_n_0 ),
        .O(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \m_axis_mm2s_tdata[17]_INST_0_i_2 
       (.I0(p_0_in1_in[17]),
        .I1(p_0_in1_in[81]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[49]),
        .O(\m_axis_mm2s_tdata[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(p_0_in1_in[18]),
        .I1(p_0_in1_in[66]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[90]),
        .I5(p_0_in1_in[42]),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'hFEFA0EFAFE0A0E0A)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(\m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[67]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[91]),
        .I5(p_0_in1_in[43]),
        .O(m_axis_mm2s_tdata[19]));
  LUT5 #(
    .INIT(32'hCC00AAF0)) 
    \m_axis_mm2s_tdata[19]_INST_0_i_1 
       (.I0(p_0_in1_in[35]),
        .I1(p_0_in1_in[83]),
        .I2(p_0_in1_in[19]),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\m_axis_mm2s_tdata[19]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(\m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[1]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[49]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'hFCFA0CFAFC0A0C0A)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(p_0_in1_in[20]),
        .I1(p_0_in1_in[68]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[92]),
        .I5(p_0_in1_in[44]),
        .O(m_axis_mm2s_tdata[20]));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(\m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[93]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[45]),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \m_axis_mm2s_tdata[21]_INST_0_i_1 
       (.I0(p_0_in1_in[69]),
        .I1(p_0_in1_in[37]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[85]),
        .I5(p_0_in1_in[21]),
        .O(\m_axis_mm2s_tdata[21]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[46]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[94]),
        .O(m_axis_mm2s_tdata[22]));
  LUT5 #(
    .INIT(32'hFCAF0CA0)) 
    \m_axis_mm2s_tdata[22]_INST_0_i_1 
       (.I0(p_0_in1_in[38]),
        .I1(p_0_in1_in[70]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[22]_INST_0_i_2_n_0 ),
        .O(\m_axis_mm2s_tdata[22]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF044F0)) 
    \m_axis_mm2s_tdata[22]_INST_0_i_2 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(p_0_in1_in[54]),
        .I2(p_0_in1_in[22]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[86]),
        .O(\m_axis_mm2s_tdata[22]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFACA0ACA)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[47]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[95]),
        .O(m_axis_mm2s_tdata[23]));
  LUT5 #(
    .INIT(32'hFCAF0CA0)) 
    \m_axis_mm2s_tdata[23]_INST_0_i_1 
       (.I0(p_0_in1_in[39]),
        .I1(p_0_in1_in[71]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\m_axis_mm2s_tdata[23]_INST_0_i_2_n_0 ),
        .O(\m_axis_mm2s_tdata[23]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2FF00)) 
    \m_axis_mm2s_tdata[23]_INST_0_i_2 
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[87]),
        .I3(p_0_in1_in[23]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\m_axis_mm2s_tdata[23]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(\m_axis_mm2s_tdata[2]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[50]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[2]),
        .O(m_axis_mm2s_tdata[2]));
  LUT5 #(
    .INIT(32'hFCA00CA0)) 
    \m_axis_mm2s_tdata[2]_INST_0_i_1 
       (.I0(p_0_in1_in[26]),
        .I1(p_0_in1_in[58]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[74]),
        .O(\m_axis_mm2s_tdata[2]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(\m_axis_mm2s_tdata[11]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[3]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[51]),
        .O(m_axis_mm2s_tdata[3]));
  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(\m_axis_mm2s_tdata[4]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[52]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[4]),
        .O(m_axis_mm2s_tdata[4]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \m_axis_mm2s_tdata[4]_INST_0_i_1 
       (.I0(p_0_in1_in[28]),
        .I1(p_0_in1_in[76]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[60]),
        .O(\m_axis_mm2s_tdata[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7D5E6C4B391A280)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(p_0_in1_in[77]),
        .I3(p_0_in1_in[29]),
        .I4(p_0_in1_in[5]),
        .I5(p_0_in1_in[53]),
        .O(m_axis_mm2s_tdata[5]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(\m_axis_mm2s_tdata[14]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[6]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[54]),
        .O(m_axis_mm2s_tdata[6]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(\m_axis_mm2s_tdata[15]_INST_0_i_1_n_0 ),
        .I1(p_0_in1_in[7]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[55]),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'hCFAFCFAFC0AFC0A0)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(p_0_in1_in[32]),
        .I1(p_0_in1_in[80]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[8]),
        .I5(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ),
        .O(m_axis_mm2s_tdata[8]));
  LUT5 #(
    .INIT(32'hACF0AC00)) 
    \m_axis_mm2s_tdata[8]_INST_0_i_1 
       (.I0(p_0_in1_in[72]),
        .I1(p_0_in1_in[24]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(p_0_in1_in[56]),
        .O(\m_axis_mm2s_tdata[8]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(\m_axis_mm2s_tdata[17]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .O(m_axis_mm2s_tdata[9]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \m_axis_mm2s_tdata[9]_INST_0_i_1 
       (.I0(p_0_in1_in[57]),
        .I1(p_0_in1_in[25]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[73]),
        .O(\m_axis_mm2s_tdata[9]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(\m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ),
        .I1(\r0_keep_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_keep_reg_n_0_[6] ),
        .O(m_axis_mm2s_tkeep[0]));
  LUT5 #(
    .INIT(32'hB8BBB8B8)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(m_axis_mm2s_tkeep[1]));
  LUT5 #(
    .INIT(32'hCAF0CA00)) 
    \m_axis_mm2s_tkeep[1]_INST_0_i_1 
       (.I0(\r0_keep_reg_n_0_[3] ),
        .I1(r1_keep[0]),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .I4(\r0_keep_reg_n_0_[7] ),
        .O(\m_axis_mm2s_tkeep[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFA0EFAFE0A0E0A)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ),
        .I1(\r0_keep_reg_n_0_[8] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(r1_keep[2]),
        .I5(\r0_keep_reg_n_0_[5] ),
        .O(m_axis_mm2s_tkeep[2]));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    \m_axis_mm2s_tkeep[2]_INST_0_i_1 
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(\r0_keep_reg_n_0_[2] ),
        .I2(r1_keep[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\m_axis_mm2s_tkeep[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABA8A8A8A8A8A8A8)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(r1_last_reg_n_0),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(r0_last_reg_n_0),
        .I4(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I5(r0_is_null_r[1]),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(r0_is_end),
        .I1(r0_is_null_r[2]),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'hC202)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(\r0_user_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_out_sel_r_reg_n_0_[1] ),
        .I3(r1_user),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'hE)) 
    \r0_data[95]_i_1 
       (.I0(p_0_in_1),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \r0_is_null_r[1]_i_1 
       (.I0(acc_keep_reg[3]),
        .I1(\gen_data_accumulator[1].acc_keep_reg [1]),
        .I2(\gen_data_accumulator[1].acc_keep_reg [0]),
        .I3(r0_is_null_r_0),
        .I4(r0_is_null_r[1]),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \r0_is_null_r[2]_i_1 
       (.I0(\gen_data_accumulator[1].acc_keep_reg [2]),
        .I1(\r0_keep_reg[8]_0 ),
        .I2(\gen_data_accumulator[1].acc_keep_reg [3]),
        .I3(r0_is_null_r_0),
        .I4(r0_is_null_r[2]),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0100)) 
    \r0_is_null_r[3]_i_1 
       (.I0(\r0_keep_reg[9]_0 ),
        .I1(\r0_keep_reg[11]_0 ),
        .I2(\r0_keep_reg[10]_0 ),
        .I3(r0_is_null_r_0),
        .I4(r0_is_end),
        .O(\r0_is_null_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \r0_is_null_r[3]_i_2 
       (.I0(d2_valid),
        .I1(p_0_in_1),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .O(r0_is_null_r_0));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[3]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[10]_0 ),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[11]_0 ),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_keep_reg[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [0]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [1]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [2]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\gen_data_accumulator[1].acc_keep_reg [3]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[8]_0 ),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_keep_reg[9]_0 ),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF5FF550A2A0AAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_null_r[1]),
        .I2(r0_is_end),
        .I3(A[1]),
        .I4(r0_is_null_r[2]),
        .I5(A[0]),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .I1(p_0_in_1),
        .I2(areset_r),
        .O(r0_out_sel_next_r));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hDCFCCCCC)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(r0_is_null_r[2]),
        .I1(A[1]),
        .I2(A[0]),
        .I3(r0_is_end),
        .I4(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0A000F0008000)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(r0_is_null_r[2]),
        .I1(r0_is_null_r[1]),
        .I2(m_axis_mm2s_tready),
        .I3(r0_is_end),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_2_n_0 ),
        .Q(A[1]),
        .R(r0_out_sel_next_r));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(A[0]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(A[1]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_user_reg),
        .Q(\r0_user_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[0]_i_1 
       (.I0(\r1_data[8]_i_3_n_0 ),
        .I1(p_0_in1_in[0]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[48]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \r1_data[10]_i_1 
       (.I0(\r1_data[10]_i_2_n_0 ),
        .I1(A[1]),
        .I2(p_0_in1_in[34]),
        .I3(A[0]),
        .I4(\r1_data[10]_i_3_n_0 ),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hFC0CACAC)) 
    \r1_data[10]_i_2 
       (.I0(p_0_in1_in[50]),
        .I1(p_0_in1_in[18]),
        .I2(A[1]),
        .I3(\r0_data_reg_n_0_[82] ),
        .I4(A[0]),
        .O(\r1_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[10]_i_3 
       (.I0(p_0_in1_in[10]),
        .I1(\r0_data_reg_n_0_[74] ),
        .I2(p_0_in1_in[58]),
        .I3(A[0]),
        .I4(A[1]),
        .I5(p_0_in1_in[26]),
        .O(\r1_data[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r1_data[11]_i_1 
       (.I0(\r1_data[19]_i_2_n_0 ),
        .I1(A[0]),
        .I2(\r1_data[11]_i_2_n_0 ),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[11]_i_2 
       (.I0(p_0_in1_in[11]),
        .I1(\r0_data_reg_n_0_[75] ),
        .I2(p_0_in1_in[59]),
        .I3(A[0]),
        .I4(A[1]),
        .I5(p_0_in1_in[27]),
        .O(\r1_data[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h747400FF)) 
    \r1_data[12]_i_1 
       (.I0(\r1_data[12]_i_2_n_0 ),
        .I1(A[1]),
        .I2(p_0_in1_in[36]),
        .I3(\r1_data[12]_i_3_n_0 ),
        .I4(A[0]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h0535F535)) 
    \r1_data[12]_i_2 
       (.I0(p_0_in1_in[20]),
        .I1(p_0_in1_in[52]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(\r0_data_reg_n_0_[84] ),
        .O(\r1_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[12]_i_3 
       (.I0(p_0_in1_in[60]),
        .I1(p_0_in1_in[28]),
        .I2(p_0_in1_in[12]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(\r0_data_reg_n_0_[76] ),
        .O(\r1_data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[13]_i_1 
       (.I0(\r0_data_reg_n_0_[85] ),
        .I1(A[1]),
        .I2(p_0_in1_in[37]),
        .I3(\r1_data[13]_i_2_n_0 ),
        .I4(A[0]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[13]_i_2 
       (.I0(p_0_in1_in[61]),
        .I1(p_0_in1_in[29]),
        .I2(p_0_in1_in[13]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(\r0_data_reg_n_0_[77] ),
        .O(\r1_data[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \r1_data[14]_i_1 
       (.I0(\r1_data[14]_i_2_n_0 ),
        .I1(A[1]),
        .I2(p_0_in1_in[38]),
        .I3(A[0]),
        .I4(\r1_data[14]_i_3_n_0 ),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'hCAFACA0A)) 
    \r1_data[14]_i_2 
       (.I0(p_0_in1_in[22]),
        .I1(\r0_data_reg_n_0_[86] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[54]),
        .O(\r1_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[14]_i_3 
       (.I0(p_0_in1_in[14]),
        .I1(\r0_data_reg_n_0_[78] ),
        .I2(p_0_in1_in[62]),
        .I3(A[0]),
        .I4(A[1]),
        .I5(p_0_in1_in[30]),
        .O(\r1_data[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8B800FF)) 
    \r1_data[15]_i_1 
       (.I0(\r0_data_reg_n_0_[87] ),
        .I1(A[1]),
        .I2(p_0_in1_in[39]),
        .I3(\r1_data[15]_i_2_n_0 ),
        .I4(A[0]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0033550FFF33550F)) 
    \r1_data[15]_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(p_0_in1_in[31]),
        .I2(p_0_in1_in[15]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(\r0_data_reg_n_0_[79] ),
        .O(\r1_data[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r1_data[16]_i_1 
       (.I0(\r0_data_reg_n_0_[88] ),
        .I1(\r1_data[16]_i_2_n_0 ),
        .I2(A[0]),
        .I3(p_0_in1_in[40]),
        .I4(A[1]),
        .O(p_0_in[16]));
  LUT5 #(
    .INIT(32'hBEB28E82)) 
    \r1_data[16]_i_2 
       (.I0(\r1_data[8]_i_2_n_0 ),
        .I1(A[0]),
        .I2(A[1]),
        .I3(p_0_in1_in[32]),
        .I4(p_0_in1_in[64]),
        .O(\r1_data[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_data[17]_i_1 
       (.I0(\r1_data[17]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[89] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[41]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \r1_data[17]_i_2 
       (.I0(\r0_data_reg_n_0_[81] ),
        .I1(p_0_in1_in[65]),
        .I2(p_0_in1_in[17]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(p_0_in1_in[33]),
        .O(\r1_data[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_data[18]_i_1 
       (.I0(\r1_data[18]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[90] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[42]),
        .O(p_0_in[18]));
  LUT5 #(
    .INIT(32'hBEB28E82)) 
    \r1_data[18]_i_2 
       (.I0(\r1_data[10]_i_2_n_0 ),
        .I1(A[0]),
        .I2(A[1]),
        .I3(p_0_in1_in[34]),
        .I4(p_0_in1_in[66]),
        .O(\r1_data[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_data[19]_i_1 
       (.I0(\r1_data[19]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[91] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[43]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \r1_data[19]_i_2 
       (.I0(\r0_data_reg_n_0_[83] ),
        .I1(p_0_in1_in[67]),
        .I2(p_0_in1_in[19]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(p_0_in1_in[35]),
        .O(\r1_data[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[1]_i_1 
       (.I0(\r1_data[9]_i_2_n_0 ),
        .I1(p_0_in1_in[1]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[49]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hCF55C055)) 
    \r1_data[20]_i_1 
       (.I0(\r1_data[20]_i_2_n_0 ),
        .I1(\r0_data_reg_n_0_[92] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[44]),
        .O(p_0_in[20]));
  LUT5 #(
    .INIT(32'h828EB2BE)) 
    \r1_data[20]_i_2 
       (.I0(\r1_data[12]_i_2_n_0 ),
        .I1(A[0]),
        .I2(A[1]),
        .I3(p_0_in1_in[36]),
        .I4(p_0_in1_in[68]),
        .O(\r1_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_data[21]_i_1 
       (.I0(p_0_in1_in[21]),
        .I1(p_0_in1_in[69]),
        .I2(\r0_data_reg_n_0_[93] ),
        .I3(A[1]),
        .I4(A[0]),
        .I5(p_0_in1_in[45]),
        .O(p_0_in[21]));
  LUT5 #(
    .INIT(32'hACACFC0C)) 
    \r1_data[22]_i_1 
       (.I0(\r0_data_reg_n_0_[94] ),
        .I1(\r1_data[22]_i_2_n_0 ),
        .I2(A[0]),
        .I3(p_0_in1_in[46]),
        .I4(A[1]),
        .O(p_0_in[22]));
  LUT5 #(
    .INIT(32'hBEB28E82)) 
    \r1_data[22]_i_2 
       (.I0(\r1_data[14]_i_2_n_0 ),
        .I1(A[0]),
        .I2(A[1]),
        .I3(p_0_in1_in[38]),
        .I4(p_0_in1_in[70]),
        .O(\r1_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \r1_data[23]_i_1 
       (.I0(p_0_in1_in[23]),
        .I1(p_0_in1_in[71]),
        .I2(\r0_data_reg_n_0_[95] ),
        .I3(A[1]),
        .I4(A[0]),
        .I5(p_0_in1_in[47]),
        .O(p_0_in[23]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[2]_i_1 
       (.I0(\r1_data[10]_i_3_n_0 ),
        .I1(p_0_in1_in[2]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[50]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[3]_i_1 
       (.I0(\r1_data[11]_i_2_n_0 ),
        .I1(p_0_in1_in[3]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[51]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[4]_i_1 
       (.I0(\r1_data[12]_i_3_n_0 ),
        .I1(p_0_in1_in[4]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[52]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[5]_i_1 
       (.I0(\r1_data[13]_i_2_n_0 ),
        .I1(p_0_in1_in[5]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[53]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_data[6]_i_1 
       (.I0(\r1_data[14]_i_3_n_0 ),
        .I1(p_0_in1_in[6]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[54]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h55FC550C)) 
    \r1_data[7]_i_1 
       (.I0(\r1_data[15]_i_2_n_0 ),
        .I1(p_0_in1_in[7]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[55]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \r1_data[8]_i_1 
       (.I0(\r1_data[8]_i_2_n_0 ),
        .I1(A[1]),
        .I2(p_0_in1_in[32]),
        .I3(A[0]),
        .I4(\r1_data[8]_i_3_n_0 ),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hCAFACA0A)) 
    \r1_data[8]_i_2 
       (.I0(p_0_in1_in[16]),
        .I1(\r0_data_reg_n_0_[80] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(p_0_in1_in[48]),
        .O(\r1_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[8]_i_3 
       (.I0(p_0_in1_in[8]),
        .I1(\r0_data_reg_n_0_[72] ),
        .I2(p_0_in1_in[56]),
        .I3(A[0]),
        .I4(A[1]),
        .I5(p_0_in1_in[24]),
        .O(\r1_data[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r1_data[9]_i_1 
       (.I0(\r1_data[17]_i_2_n_0 ),
        .I1(A[0]),
        .I2(\r1_data[9]_i_2_n_0 ),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_data[9]_i_2 
       (.I0(p_0_in1_in[9]),
        .I1(\r0_data_reg_n_0_[73] ),
        .I2(p_0_in1_in[57]),
        .I3(A[0]),
        .I4(A[1]),
        .I5(p_0_in1_in[25]),
        .O(\r1_data[9]_i_2_n_0 ));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAFCAA0C)) 
    \r1_keep[0]_i_1 
       (.I0(\r1_keep[1]_i_2_n_0 ),
        .I1(\r0_keep_reg_n_0_[0] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(\r0_keep_reg_n_0_[6] ),
        .O(\r1_keep[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \r1_keep[1]_i_1 
       (.I0(\r1_keep[2]_i_2_n_0 ),
        .I1(A[0]),
        .I2(\r1_keep[1]_i_2_n_0 ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \r1_keep[1]_i_2 
       (.I0(\r0_keep_reg_n_0_[1] ),
        .I1(\r0_keep_reg_n_0_[9] ),
        .I2(\r0_keep_reg_n_0_[7] ),
        .I3(A[0]),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[3] ),
        .O(\r1_keep[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hCFAAC0AA)) 
    \r1_keep[2]_i_1 
       (.I0(\r1_keep[2]_i_2_n_0 ),
        .I1(\r0_keep_reg_n_0_[11] ),
        .I2(A[1]),
        .I3(A[0]),
        .I4(\r0_keep_reg_n_0_[5] ),
        .O(\r1_keep[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFCCF0AA00CCF0)) 
    \r1_keep[2]_i_2 
       (.I0(\r0_keep_reg_n_0_[10] ),
        .I1(\r0_keep_reg_n_0_[8] ),
        .I2(\r0_keep_reg_n_0_[2] ),
        .I3(A[1]),
        .I4(A[0]),
        .I5(\r0_keep_reg_n_0_[4] ),
        .O(\r1_keep[2]_i_2_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \r1_user[0]_i_1 
       (.I0(\r0_user_reg_n_0_[0] ),
        .I1(A[1]),
        .I2(A[0]),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_i_1
       (.I0(\state_reg[1]_0 ),
        .I1(m_axis_mm2s_tready),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hAAAAFFFF5F4F5F4F)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(\state[1]_i_2_n_0 ),
        .I2(\state_reg[1]_0 ),
        .I3(r0_out_sel_r0),
        .I4(d2_valid),
        .I5(d2_ready),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h6240734066407740)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(d2_ready),
        .I2(d2_valid),
        .I3(\state_reg[1]_0 ),
        .I4(\state[1]_i_2_n_0 ),
        .I5(m_axis_mm2s_tready),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[1]_i_2 
       (.I0(m_axis_mm2s_tready),
        .I1(r0_is_end),
        .I2(r0_is_null_r[2]),
        .I3(r0_is_null_r[1]),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h10400040)) 
    \state[2]_i_1__0 
       (.I0(m_axis_mm2s_tready),
        .I1(\state_reg_n_0_[2] ),
        .I2(\state_reg[1]_0 ),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\state[2]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_0 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module design_1_axi_vdma_0_1_axi_vdma_v6_3_23_axis_dwidth_converter_v1_0_axisc_upsizer
   (\state_reg[0]_0 ,
    acc_user_reg,
    \acc_keep_reg[9]_0 ,
    \gen_data_accumulator[1].acc_keep_reg ,
    acc_keep_reg,
    \acc_keep_reg[10]_0 ,
    \acc_keep_reg[11]_0 ,
    \acc_keep_reg[8]_0 ,
    acc_last,
    d2_valid,
    \state_reg[0]_1 ,
    \state_reg[0]_2 ,
    sig_m_valid_out_reg,
    D,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_mm2s_tuser_i,
    Q,
    d2_ready,
    out,
    \sig_user_reg_out_reg[0] ,
    dest_pulse,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ,
    dest_out,
    areset_r,
    \FSM_onehot_state_reg[0]_0 ,
    \r0_data_reg[31]_0 );
  output \state_reg[0]_0 ;
  output [0:0]acc_user_reg;
  output \acc_keep_reg[9]_0 ;
  output [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  output [3:0]acc_keep_reg;
  output \acc_keep_reg[10]_0 ;
  output \acc_keep_reg[11]_0 ;
  output \acc_keep_reg[8]_0 ;
  output acc_last;
  output d2_valid;
  output [0:0]\state_reg[0]_1 ;
  output \state_reg[0]_2 ;
  output sig_m_valid_out_reg;
  output [95:0]D;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_mm2s_tuser_i;
  input [3:0]Q;
  input d2_ready;
  input out;
  input \sig_user_reg_out_reg[0] ;
  input dest_pulse;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  input dest_out;
  input areset_r;
  input \FSM_onehot_state_reg[0]_0 ;
  input [31:0]\r0_data_reg[31]_0 ;

  wire [95:0]D;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ;
  wire [3:0]Q;
  wire acc_data0;
  wire \acc_keep[9]_i_1_n_0 ;
  wire [3:0]acc_keep_reg;
  wire \acc_keep_reg[10]_0 ;
  wire \acc_keep_reg[11]_0 ;
  wire \acc_keep_reg[8]_0 ;
  wire \acc_keep_reg[9]_0 ;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire dest_out;
  wire dest_pulse;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tuser_i;
  wire out;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [31:0]r0_data;
  wire [31:0]\r0_data_reg[31]_0 ;
  wire [3:0]r0_keep;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel[1]_i_1_n_0 ;
  wire \r0_reg_sel[2]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire [0:0]r0_user;
  wire sig_m_valid_out_reg;
  wire \sig_user_reg_out_reg[0] ;
  wire [2:0]state;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire \state_reg[0]_2 ;
  wire \state_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'h5555454445444544)) 
    \FSM_onehot_state[0]_i_2__0 
       (.I0(out),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(r0_last_reg_n_0),
        .I3(p_0_in1_in),
        .I4(d2_ready),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(sig_m_valid_out_reg));
  LUT6 #(
    .INIT(64'h88008800FFFFF800)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAAAAA)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state[2]_i_2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(out),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(d2_ready),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1515000000100000)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(out),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500A800)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(out),
        .I1(p_1_in2_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state[3]_i_2_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0222200002222)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(acc_reg_en[1]),
        .I3(p_1_in2_in),
        .I4(out),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state_reg[0]_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(dest_pulse),
        .I2(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg ),
        .I3(dest_out),
        .O(\state_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_data[31]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(D[16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(D[17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(D[18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(D[19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(D[20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(D[21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(D[22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(D[23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(D[24]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(D[25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(D[26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(D[27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(D[28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(D[29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(D[30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(D[31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(D[64]),
        .R(1'b0));
  FDRE \acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(D[68]),
        .R(1'b0));
  FDRE \acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(D[69]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(D[70]),
        .R(1'b0));
  FDRE \acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(D[71]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(D[72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(D[73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(D[74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(D[75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(D[76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(D[77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(D[78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(D[79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(D[80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(D[81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(D[82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(D[83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(D[84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(D[85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(D[86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(D[87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(D[88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(D[89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(D[90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(D[91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(D[92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(D[93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(D[94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(D[95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(D[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE0)) 
    \acc_keep[9]_i_1 
       (.I0(r0_last_reg_n_0),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .I2(p_0_in1_in),
        .O(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(acc_keep_reg[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[2]),
        .Q(\acc_keep_reg[10]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[3]),
        .Q(\acc_keep_reg[11]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(acc_keep_reg[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(acc_keep_reg[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(acc_keep_reg[3]),
        .R(1'b0));
  FDRE \acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[0]),
        .Q(\acc_keep_reg[8]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(Q[1]),
        .Q(\acc_keep_reg[9]_0 ),
        .R(\acc_keep[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAFAAACAAACAAAC)) 
    acc_last_i_1
       (.I0(acc_last),
        .I1(m_axis_mm2s_tlast_i),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(acc_user_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[63]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(D[32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(D[36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(D[39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(D[40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(D[44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(D[48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(D[49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(D[52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(D[56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(D[59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(D[60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [0]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [1]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [2]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(\gen_data_accumulator[1].acc_keep_reg [3]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(Q[3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tlast_i),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \r0_reg_sel[0]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(areset_r),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    \r0_reg_sel[1]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .I5(areset_r),
        .O(\r0_reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    \r0_reg_sel[2]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .I5(areset_r),
        .O(\r0_reg_sel[2]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[1]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(1'b0));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tuser_i),
        .Q(r0_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(\sig_user_reg_out_reg[0] ),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hF3AFFFEFFFAFFFEF)) 
    \state[0]_i_1__0 
       (.I0(d2_ready),
        .I1(\state_reg[0]_0 ),
        .I2(d2_valid),
        .I3(\state_reg_n_0_[2] ),
        .I4(out),
        .I5(r0_last_reg_n_0),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h3044004430743074)) 
    \state[1]_i_1__0 
       (.I0(d2_ready),
        .I1(d2_valid),
        .I2(\state_reg[0]_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(r0_last_reg_n_0),
        .I5(\state[1]_i_2__0_n_0 ),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    \state[1]_i_2__0 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .I2(p_1_in2_in),
        .I3(out),
        .O(\state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A3F0A0A0A0A0A0A)) 
    \state[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_valid),
        .I4(\state_reg[0]_0 ),
        .I5(\state[2]_i_3_n_0 ),
        .O(state[2]));
  LUT4 #(
    .INIT(16'h8088)) 
    \state[2]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(out),
        .I3(\state_reg[0]_0 ),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    \state[2]_i_3 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .I2(p_1_in2_in),
        .I3(out),
        .O(\state[2]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module design_1_axi_vdma_0_1_axi_vdma_vid_cdc
   (dest_pulse,
    dest_event_ff_reg,
    \syncstages_ff_reg[3] ,
    dest_event_ff_reg_0,
    mm2s_frame_ptr_out,
    Q,
    m_axi_mm2s_aclk,
    src_pulse,
    m_axis_mm2s_aclk,
    SR,
    scndry_reset,
    m_axi_s2mm_aclk,
    src_in_ff_reg,
    src_in_ff_reg_0,
    src_in_ff_reg_1,
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ,
    mm2s_frame_ptr_in,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ,
    out,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ,
    mm2s_fsync_d2,
    mm2s_fsync_d1);
  output dest_pulse;
  output dest_event_ff_reg;
  output [0:0]\syncstages_ff_reg[3] ;
  output [0:0]dest_event_ff_reg_0;
  output [5:0]mm2s_frame_ptr_out;
  output [2:0]Q;
  input m_axi_mm2s_aclk;
  input src_pulse;
  input m_axis_mm2s_aclk;
  input [0:0]SR;
  input scndry_reset;
  input m_axi_s2mm_aclk;
  input src_in_ff_reg;
  input src_in_ff_reg_0;
  input src_in_ff_reg_1;
  input [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ;
  input [5:0]mm2s_frame_ptr_in;
  input \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ;
  input out;
  input \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  input mm2s_fsync_d2;
  input mm2s_fsync_d1;

  wire \GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I_n_0 ;
  wire \GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I_n_0 ;
  wire \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I_n_0 ;
  wire [2:0]\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire dest_event_ff_reg;
  wire [0:0]dest_event_ff_reg_0;
  wire dest_pulse;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire m_axis_mm2s_aclk;
  wire mm2s_cdc2dmac_fsync;
  wire [5:0]mm2s_frame_ptr_in;
  wire [5:0]mm2s_frame_ptr_out;
  wire mm2s_fsync_d1;
  wire mm2s_fsync_d2;
  wire mm2s_fsync_fe;
  wire n_0_0;
  wire n_0_1;
  wire n_0_2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire out;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_fsync_fe;
  wire scndry_reset;
  wire src_in_ff_reg;
  wire src_in_ff_reg_0;
  wire src_in_ff_reg_1;
  wire src_pulse;
  wire [0:0]\syncstages_ff_reg[3] ;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__5 \GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_pulse(mm2s_cdc2dmac_fsync),
        .dest_rst(SR),
        .src_clk(m_axis_mm2s_aclk),
        .src_pulse(s_fsync_fe),
        .src_rst(scndry_reset));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__6 \GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_pulse(dest_event_ff_reg),
        .dest_rst(scndry_reset),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(src_in_ff_reg_0),
        .src_rst(SR));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__2 \GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_pulse(\GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I_n_0 ),
        .dest_rst(scndry_reset),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(src_pulse),
        .src_rst(SR));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__3 \GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I 
       (.dest_clk(m_axi_s2mm_aclk),
        .dest_pulse(\GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I_n_0 ),
        .dest_rst(1'b0),
        .src_clk(m_axis_mm2s_aclk),
        .src_pulse(s_fsync_fe),
        .src_rst(scndry_reset));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I_i_1 
       (.I0(s_fsync_d2),
        .I1(s_fsync_d1),
        .O(s_fsync_fe));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2 \GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I 
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_pulse(\GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I_n_0 ),
        .dest_rst(scndry_reset),
        .src_clk(m_axi_mm2s_aclk),
        .src_pulse(src_in_ff_reg_1),
        .src_rst(SR));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "0" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__4 \GEN_CDC_FOR_ASYNC.SOF_CDC_I 
       (.dest_clk(m_axi_mm2s_aclk),
        .dest_pulse(dest_pulse),
        .dest_rst(SR),
        .src_clk(m_axis_mm2s_aclk),
        .src_pulse(src_in_ff_reg),
        .src_rst(scndry_reset));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2dmac_frame_ptr_in_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d2[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2dmac_frame_ptr_in_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d2[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2dmac_frame_ptr_in_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d2[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(scndry_reset));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(scndry_reset));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[2]),
        .Q(mm2s_frame_ptr_out[2]),
        .R(scndry_reset));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[3]),
        .Q(mm2s_frame_ptr_out[3]),
        .R(scndry_reset));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[4]),
        .Q(mm2s_frame_ptr_out[4]),
        .R(scndry_reset));
  FDRE \GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d2[5]),
        .Q(mm2s_frame_ptr_out[5]),
        .R(scndry_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[0]),
        .Q(frame_ptr_in_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[1]),
        .Q(frame_ptr_in_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[2]),
        .Q(frame_ptr_in_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[3]),
        .Q(frame_ptr_in_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[4]),
        .Q(frame_ptr_in_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_in[5]),
        .Q(frame_ptr_in_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[0]),
        .Q(frame_ptr_in_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[1]),
        .Q(frame_ptr_in_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[2]),
        .Q(frame_ptr_in_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[3]),
        .Q(frame_ptr_in_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[4]),
        .Q(frame_ptr_in_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_in_d1_cdc_tig[5]),
        .Q(frame_ptr_in_d2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [0]),
        .Q(frame_ptr_out_d1_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [1]),
        .Q(frame_ptr_out_d1_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]_0 [2]),
        .Q(frame_ptr_out_d1_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_2),
        .Q(frame_ptr_out_d1_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_1),
        .Q(frame_ptr_out_d1_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(n_0_0),
        .Q(frame_ptr_out_d1_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[0]),
        .Q(frame_ptr_out_d2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[1]),
        .Q(frame_ptr_out_d2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[2]),
        .Q(frame_ptr_out_d2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[3]),
        .Q(frame_ptr_out_d2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[4]),
        .Q(frame_ptr_out_d2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(frame_ptr_out_d1_cdc_tig[5]),
        .Q(frame_ptr_out_d2[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(dest_event_ff_reg),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] ),
        .I2(out),
        .O(\syncstages_ff_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1 
       (.I0(dest_event_ff_reg),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ),
        .O(dest_event_ff_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT2 #(
    .INIT(4'h2)) 
    s_fsync_d1_i_1
       (.I0(mm2s_fsync_d2),
        .I1(mm2s_fsync_d1),
        .O(mm2s_fsync_fe));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_fsync_fe),
        .Q(s_fsync_d1),
        .R(scndry_reset));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(scndry_reset));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module design_1_axi_vdma_0_1_axi_vdma_vidreg_module
   (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    regdir_idle_i_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    zero_vsize_err0,
    Q,
    zero_hsize_err0,
    mm2s_valid_frame_sync_cmb,
    tstvect_fsync0,
    prmtr_update0,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    frame_sync_out0,
    \stride_vid_reg[15] ,
    CO,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ,
    m_axi_mm2s_aclk,
    mm2s_regdir_idle,
    dest_out,
    mm2s_cmdsts_idle,
    load_new_addr,
    mm2s_frame_sync,
    tstvect_fsync_d2,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    \VFLIP_DISABLE.dm_address[31]_i_3 ,
    tstvect_fsync_d1,
    out,
    mm2s_dmasr,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    SR,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] );
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  output regdir_idle_i_reg;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output mm2s_valid_frame_sync_cmb;
  output tstvect_fsync0;
  output prmtr_update0;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  output frame_sync_out0;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  input m_axi_mm2s_aclk;
  input mm2s_regdir_idle;
  input dest_out;
  input mm2s_cmdsts_idle;
  input load_new_addr;
  input mm2s_frame_sync;
  input tstvect_fsync_d2;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  input tstvect_fsync_d1;
  input out;
  input mm2s_dmasr;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input [0:0]SR;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;

  wire [0:0]CO;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.parameter_update_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [15:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire dest_out;
  wire frame_sync_out0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_cmdsts_idle;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_parameter_update;
  wire mm2s_regdir_idle;
  wire mm2s_valid_frame_sync_cmb;
  wire out;
  wire prmtr_update0;
  wire regdir_idle_i_reg;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d1;
  wire tstvect_fsync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err0;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(tstvect_fsync_d2),
        .O(tstvect_fsync0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_frame_sync),
        .O(mm2s_valid_frame_sync_cmb));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I2(tstvect_fsync_d1),
        .O(frame_sync_out0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_FREE_RUN_MODE.prmtr_update_i_1 
       (.I0(mm2s_parameter_update),
        .I1(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .O(prmtr_update0));
  design_1_axi_vdma_0_1_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .SR(SR),
        .\VFLIP_DISABLE.dm_address[31]_i_3 (\VFLIP_DISABLE.dm_address[31]_i_3 ),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err0(zero_vsize_err0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.parameter_update_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I1(mm2s_frame_sync),
        .I2(out),
        .I3(mm2s_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.parameter_update_i_1_n_0 ));
  FDRE \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.parameter_update_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.parameter_update_i_1_n_0 ),
        .Q(mm2s_parameter_update),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(out),
        .I4(mm2s_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8000000)) 
    all_idle_i_1
       (.I0(mm2s_regdir_idle),
        .I1(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I3(dest_out),
        .I4(mm2s_cmdsts_idle),
        .O(regdir_idle_i_reg));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module design_1_axi_vdma_0_1_axi_vdma_vregister
   (zero_vsize_err0,
    Q,
    zero_hsize_err0,
    \hsize_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    load_new_addr,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    mm2s_frame_sync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ,
    \VFLIP_DISABLE.dm_address[31]_i_3 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    SR,
    \vsize_vid_reg[12]_0 ,
    m_axi_mm2s_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output zero_vsize_err0;
  output [12:0]Q;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  input load_new_addr;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input mm2s_frame_sync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input [0:0]SR;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_mm2s_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [15:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [12:0]Q;
  wire [0:0]SR;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_frame_sync;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_2_n_0;
  wire zero_vsize_err_i_3_n_0;

  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_1 [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(SR));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[11]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .O(crnt_start_address[11]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[11]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .O(crnt_start_address[10]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[11]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .O(crnt_start_address[9]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[11]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .O(crnt_start_address[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[15]_i_10 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .O(crnt_start_address[15]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[15]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .O(crnt_start_address[14]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[15]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .O(crnt_start_address[13]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[15]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .O(crnt_start_address[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[19]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [3]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[19]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [2]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[19]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[19]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [0]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[23]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [7]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[23]_i_7 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [6]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[23]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [5]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[23]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [4]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_6 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [11]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [10]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [9]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[27]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [8]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[31]_i_10 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [12]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[31]_i_7 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [15]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[31]_i_8 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [14]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[31]_i_9 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .O(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [13]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[3]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .O(crnt_start_address[3]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[3]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .O(crnt_start_address[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[3]_i_12 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .O(crnt_start_address[1]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[3]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .O(crnt_start_address[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[7]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .O(crnt_start_address[7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[7]_i_11 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .O(crnt_start_address[6]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[7]_i_12 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .O(crnt_start_address[5]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[7]_i_13 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .O(crnt_start_address[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(SR));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(SR));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(SR));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(SR));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(SR));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(SR));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(SR));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(SR));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(SR));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(SR));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(SR));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(SR));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(SR));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(SR));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(SR));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(SR));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(SR));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(SR));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(SR));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(SR));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(SR));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(SR));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(SR));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(SR));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(SR));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(SR));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(SR));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(SR));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(SR));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(SR));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(SR));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hD0)) 
    \vsize_vid[12]_i_1 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    zero_hsize_err_i_1
       (.I0(zero_hsize_err_i_2_n_0),
        .I1(zero_hsize_err_i_3_n_0),
        .I2(load_new_addr),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_2
       (.I0(\hsize_vid_reg[15]_0 [12]),
        .I1(\hsize_vid_reg[15]_0 [13]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [15]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [11]),
        .I1(\hsize_vid_reg[15]_0 [10]),
        .I2(\hsize_vid_reg[15]_0 [9]),
        .I3(\hsize_vid_reg[15]_0 [8]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [7]),
        .I1(\hsize_vid_reg[15]_0 [6]),
        .I2(\hsize_vid_reg[15]_0 [5]),
        .I3(\hsize_vid_reg[15]_0 [4]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    zero_vsize_err_i_1
       (.I0(zero_vsize_err_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(zero_vsize_err_i_3_n_0),
        .I5(load_new_addr),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(zero_vsize_err_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    zero_vsize_err_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(zero_vsize_err_i_3_n_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo" *) 
module design_1_axi_vdma_0_1_srl_fifo
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    \addr_i_reg[2]_0 ,
    FIFO_Full_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_1,
    s_axis_mm2s_cmd_tvalid,
    in,
    D);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [1:0]\addr_i_reg[2]_0 ;
  output FIFO_Full_reg_0;
  output [49:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_1;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;
  input [0:0]D;

  wire [0:0]D;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]SS;
  wire [1:1]addr_i;
  wire [2:1]addr_i_p1;
  wire [1:0]\addr_i_reg[2]_0 ;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [49:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_inhibit_rdy_n;

  LUT5 #(
    .INIT(32'h40000440)) 
    FIFO_Full_i_1__1
       (.I0(\addr_i_reg[2]_0 [1]),
        .I1(addr_i),
        .I2(\addr_i_reg[2]_0 [0]),
        .I3(FIFO_Full_reg_0),
        .I4(FIFO_Full_reg_1),
        .O(fifo_full_p1));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h9A999999A6AAAAAA)) 
    \addr_i[1]_i_1__1 
       (.I0(addr_i),
        .I1(\addr_i_reg[2]_0 [0]),
        .I2(FIFO_Full_reg_n_0),
        .I3(s_axis_mm2s_cmd_tvalid),
        .I4(sig_inhibit_rdy_n),
        .I5(FIFO_Full_reg_1),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h9AAAAAAE)) 
    \addr_i[2]_i_1__1 
       (.I0(\addr_i_reg[2]_0 [1]),
        .I1(FIFO_Full_reg_1),
        .I2(FIFO_Full_reg_0),
        .I3(\addr_i_reg[2]_0 [0]),
        .I4(addr_i),
        .O(addr_i_p1[2]));
  FDSE \addr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(D),
        .Q(\addr_i_reg[2]_0 [0]),
        .S(SS));
  FDSE \addr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(addr_i),
        .S(SS));
  FDSE \addr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\addr_i_reg[2]_0 [1]),
        .S(SS));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][10]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][11]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][12]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][13]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][14]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][15]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][16]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][17]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][18]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][19]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][20]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][21]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][22]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][23]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][24]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][25]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][26]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][27]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][28]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][29]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][30]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][31]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][32]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][33]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][34]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][35]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][37]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][44]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][4]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][52]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][53]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][54]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][55]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][56]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][57]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][58]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][59]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][5]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][60]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][61]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][62]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][63]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][64]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][65]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][66]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][67]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \data_reg[3][67]_srl4_i_1 
       (.I0(FIFO_Full_reg_n_0),
        .I1(s_axis_mm2s_cmd_tvalid),
        .I2(sig_inhibit_rdy_n),
        .O(FIFO_Full_reg_0));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][6]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][7]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][8]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][9]_srl4 
       (.A0(\addr_i_reg[2]_0 [0]),
        .A1(addr_i),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg_0),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[44]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(cmnd_wr),
        .I1(mm2s_halt),
        .I2(FIFO_Full_reg_n_0),
        .I3(sig_inhibit_rdy_n),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ));
endmodule

(* ORIG_REF_NAME = "srl_fifo" *) 
module design_1_axi_vdma_0_1_srl_fifo__parameterized0
   (FIFO_Full_reg_0,
    Q,
    decerr_i,
    slverr_i,
    interr_i,
    sig_rd_sts_tag_reg0,
    SS,
    m_axi_mm2s_aclk,
    m_axis_mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    \addr_i_reg[0]_0 ,
    sig_mmap_rst_reg_n,
    slverr_i_reg);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output decerr_i;
  output slverr_i;
  output interr_i;
  output sig_rd_sts_tag_reg0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input \addr_i_reg[0]_0 ;
  input sig_mmap_rst_reg_n;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg_0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [1:0]addr_i;
  wire [2:0]addr_i_p1;
  wire \addr_i_reg[0]_0 ;
  wire decerr_i;
  wire fifo_full_p1;
  wire interr_i;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire m_axis_mm2s_sts_tready;
  wire sig_mmap_rst_reg_n;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2stat_status_valid;
  wire slverr_i;
  wire [2:0]slverr_i_reg;

  LUT5 #(
    .INIT(32'h08020200)) 
    FIFO_Full_i_1
       (.I0(addr_i[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(Q),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(addr_i[0]),
        .O(fifo_full_p1));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hDD2DDDDD22D22222)) 
    \addr_i[0]_i_1 
       (.I0(m_axis_mm2s_sts_tready),
        .I1(Q),
        .I2(sig_rsc2stat_status_valid),
        .I3(FIFO_Full_reg_0),
        .I4(\addr_i_reg[0]_0 ),
        .I5(addr_i[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7E778188)) 
    \addr_i[1]_i_1 
       (.I0(addr_i[0]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q),
        .I3(m_axis_mm2s_sts_tready),
        .I4(addr_i[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \addr_i[2]_i_1 
       (.I0(addr_i[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(Q),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(addr_i[0]),
        .O(addr_i_p1[2]));
  FDSE \addr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(addr_i[0]),
        .S(SS));
  FDSE \addr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(addr_i[1]),
        .S(SS));
  FDSE \addr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q),
        .S(SS));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][1]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][2]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][3]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \data_reg[3][3]_srl4_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg_0),
        .I2(\addr_i_reg[0]_0 ),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q),
        .O(decerr_i));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q),
        .O(interr_i));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(\addr_i_reg[0]_0 ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_mmap_rst_reg_n),
        .O(sig_rd_sts_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q),
        .O(slverr_i));
endmodule

(* ORIG_REF_NAME = "srl_fifo" *) 
module design_1_axi_vdma_0_1_srl_fifo__parameterized1
   (FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    FIFO_Full_reg_1,
    sig_addr_reg_empty_reg,
    sig_calc_error_reg_reg,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_data2addr_stop_req,
    FIFO_Full_reg_2,
    sig_mstr2addr_cmd_valid,
    \addr_i_reg[0]_0 ,
    sig_mmap_rst_reg_n,
    in);
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  output FIFO_Full_reg_1;
  output sig_addr_reg_empty_reg;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_data2addr_stop_req;
  input FIFO_Full_reg_2;
  input sig_mstr2addr_cmd_valid;
  input \addr_i_reg[0]_0 ;
  input sig_mmap_rst_reg_n;
  input [37:0]in;

  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_2;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [1:0]addr_i;
  wire [2:0]addr_i_p1;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg_n_0_[2] ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty_reg;
  wire sig_calc_error_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;

  LUT6 #(
    .INIT(64'h0028002200800088)) 
    FIFO_Full_i_1__2
       (.I0(addr_i[1]),
        .I1(addr_i[0]),
        .I2(sig_data2addr_stop_req),
        .I3(\addr_i_reg_n_0_[2] ),
        .I4(FIFO_Full_reg_2),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(fifo_full_p1));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_mmap_rst));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\addr_i_reg[0]_0 ),
        .O(FIFO_Full_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h08F7F708)) 
    \addr_i[0]_i_1__2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(\addr_i_reg[0]_0 ),
        .I2(FIFO_Full_reg_0),
        .I3(sig_push_addr_reg1_out),
        .I4(addr_i[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hEFFF755510008AAA)) 
    \addr_i[1]_i_1__2 
       (.I0(sig_push_addr_reg1_out),
        .I1(FIFO_Full_reg_0),
        .I2(\addr_i_reg[0]_0 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(addr_i[0]),
        .I5(addr_i[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77807788FF01FF00)) 
    \addr_i[2]_i_1__2 
       (.I0(addr_i[1]),
        .I1(addr_i[0]),
        .I2(sig_data2addr_stop_req),
        .I3(\addr_i_reg_n_0_[2] ),
        .I4(FIFO_Full_reg_2),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(addr_i_p1[2]));
  FDSE \addr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(addr_i[0]),
        .S(sig_mmap_rst));
  FDSE \addr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(addr_i[1]),
        .S(sig_mmap_rst));
  FDSE \addr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\addr_i_reg_n_0_[2] ),
        .S(sig_mmap_rst));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][11]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][13]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][19]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][20]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][21]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][22]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][23]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][24]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][25]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][26]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][27]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][28]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][29]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][30]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][31]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][32]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][33]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][34]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][35]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][36]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][37]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][38]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][39]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][40]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][41]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][42]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][43]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][44]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][45]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][46]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][47]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][48]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][49]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][50]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][51]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][52]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][53]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][54]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(\addr_i_reg[0]_0 ),
        .I2(FIFO_Full_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][8]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(\addr_i_reg_n_0_[2] ),
        .I2(FIFO_Full_reg_2),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    sig_posted_to_axi_2_i_1
       (.I0(FIFO_Full_reg_2),
        .I1(\addr_i_reg_n_0_[2] ),
        .I2(sig_data2addr_stop_req),
        .I3(sig_mmap_rst_reg_n),
        .O(sig_addr_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo" *) 
module design_1_axi_vdma_0_1_srl_fifo__parameterized2
   (FIFO_Full_reg_0,
    sig_mmap_rst_reg_n_reg,
    sig_dqual_reg_empty_reg,
    SR,
    m_axi_mm2s_rvalid_0,
    E,
    D,
    sig_mmap_rst_reg_n_reg_0,
    sig_dqual_reg_full_reg,
    sig_mmap_rst_reg_n_reg_1,
    out,
    sig_mmap_rst,
    m_axi_mm2s_aclk,
    sig_mmap_rst_reg_n,
    sig_first_dbeat_reg,
    \sig_dbeat_cntr_reg[0] ,
    m_axi_mm2s_rlast,
    sig_next_sequential_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty,
    Q,
    sig_mstr2data_cmd_valid,
    \addr_i_reg[1]_0 ,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_empty_reg_1,
    full,
    mm2s_frame_sync,
    sof_reset,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_2,
    sig_inhibit_rdy_n_0,
    sig_last_dbeat_reg,
    in);
  output FIFO_Full_reg_0;
  output sig_mmap_rst_reg_n_reg;
  output sig_dqual_reg_empty_reg;
  output [0:0]SR;
  output m_axi_mm2s_rvalid_0;
  output [0:0]E;
  output [7:0]D;
  output sig_mmap_rst_reg_n_reg_0;
  output sig_dqual_reg_full_reg;
  output sig_mmap_rst_reg_n_reg_1;
  output [11:0]out;
  input sig_mmap_rst;
  input m_axi_mm2s_aclk;
  input sig_mmap_rst_reg_n;
  input sig_first_dbeat_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input m_axi_mm2s_rlast;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty;
  input [7:0]Q;
  input sig_mstr2data_cmd_valid;
  input \addr_i_reg[1]_0 ;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_empty_reg_1;
  input full;
  input mm2s_frame_sync;
  input sof_reset;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_2;
  input sig_inhibit_rdy_n_0;
  input sig_last_dbeat_reg;
  input [15:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [1:0]addr_i;
  wire [2:0]addr_i_p1;
  wire \addr_i_reg[1]_0 ;
  wire \addr_i_reg_n_0_[2] ;
  wire fifo_full_p1;
  wire full;
  wire [15:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire m_axi_mm2s_rvalid_0;
  wire mm2s_frame_sync;
  wire [11:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire [9:6]sig_cmd_fifo_data_out;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg;
  wire sig_first_dbeat_reg;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_rst;
  wire sig_mmap_rst_reg_n;
  wire sig_mmap_rst_reg_n_reg;
  wire sig_mmap_rst_reg_n_reg_0;
  wire sig_mmap_rst_reg_n_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;
  wire sof_reset;

  LUT5 #(
    .INIT(32'h40140200)) 
    FIFO_Full_i_1__0
       (.I0(\addr_i_reg_n_0_[2] ),
        .I1(addr_i[0]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(sig_dqual_reg_empty_reg),
        .I4(addr_i[1]),
        .O(fifo_full_p1));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_mmap_rst));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \addr_i[0]_i_1__0 
       (.I0(FIFO_Full_reg_0),
        .I1(\addr_i_reg[1]_0 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_dqual_reg_empty_reg),
        .I4(addr_i[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \addr_i[1]_i_1__0 
       (.I0(addr_i[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\addr_i_reg[1]_0 ),
        .I3(FIFO_Full_reg_0),
        .I4(sig_dqual_reg_empty_reg),
        .I5(addr_i[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hF7EF0810)) 
    \addr_i[2]_i_1__0 
       (.I0(addr_i[1]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(sig_dqual_reg_empty_reg),
        .I3(addr_i[0]),
        .I4(\addr_i_reg_n_0_[2] ),
        .O(addr_i_p1[2]));
  FDSE \addr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(addr_i[0]),
        .S(sig_mmap_rst));
  FDSE \addr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(addr_i[1]),
        .S(sig_mmap_rst));
  FDSE \addr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\addr_i_reg_n_0_[2] ),
        .S(sig_mmap_rst));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][10]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][11]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][12]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][13]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][14]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][19]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][20]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][21]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][22]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \data_reg[3][22]_srl4_i_1 
       (.I0(FIFO_Full_reg_0),
        .I1(\addr_i_reg[1]_0 ),
        .I2(sig_mstr2data_cmd_valid),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][2]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][3]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][4]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][5]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][7]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][8]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3] " *) 
  (* srl_name = "U0/\\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \data_reg[3][9]_srl4 
       (.A0(addr_i[0]),
        .A1(addr_i[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[5]));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFDFDFF)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_data2rsc_valid),
        .I2(sig_next_calc_error_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_addr_posted_cntr[0]),
        .O(sig_dqual_reg_full_reg));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[6]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(sig_cmd_fifo_data_out[7]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(sig_cmd_fifo_data_out[8]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFE010000FE01)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(sig_dqual_reg_empty_reg),
        .I5(sig_cmd_fifo_data_out[9]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h4444444444444441)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\sig_dbeat_cntr_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h14)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[6]),
        .I2(\sig_dbeat_cntr_reg[6] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554000)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_next_cmd_cmplt_reg_i_4_n_0),
        .I1(m_axi_mm2s_rvalid_0),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_empty),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4144)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sig_dbeat_cntr_reg[6] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h222200A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_mmap_rst_reg_n),
        .I1(sig_last_dbeat_i_3_n_0),
        .I2(sig_first_dbeat_reg),
        .I3(\sig_dbeat_cntr_reg[0] ),
        .I4(sig_dqual_reg_empty_reg),
        .O(sig_mmap_rst_reg_n_reg));
  LUT6 #(
    .INIT(64'hE2FF0000E2000000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_last_dbeat_i_3_n_0),
        .I3(E),
        .I4(sig_mmap_rst_reg_n),
        .I5(sig_dqual_reg_empty_reg_0),
        .O(sig_mmap_rst_reg_n_reg_1));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(sig_cmd_fifo_data_out[6]),
        .I2(sig_cmd_fifo_data_out[9]),
        .I3(sig_cmd_fifo_data_out[8]),
        .O(sig_last_dbeat_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_mmap_rst_reg_n),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_dqual_reg_empty_reg),
        .O(sig_mmap_rst_reg_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(m_axi_mm2s_rvalid_0),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_mmap_rst_reg_n),
        .O(SR));
  LUT5 #(
    .INIT(32'h0000EAAA)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_dqual_reg_empty),
        .I1(sig_dqual_reg_empty_reg_0),
        .I2(sig_next_sequential_reg),
        .I3(m_axi_mm2s_rvalid_0),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'h4040404040404044)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_dqual_reg_full_reg),
        .I1(m_axi_mm2s_rvalid),
        .I2(sig_dqual_reg_empty_reg_1),
        .I3(full),
        .I4(mm2s_frame_sync),
        .I5(sof_reset),
        .O(m_axi_mm2s_rvalid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAEE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_dqual_reg_empty_reg_2),
        .I3(sig_inhibit_rdy_n_0),
        .I4(\addr_i_reg_n_0_[2] ),
        .I5(sig_next_calc_error_reg),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_pulse;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;

  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_sync_out),
        .Q(dest_event_ff),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__13 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__1
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__14 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__2
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__15 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__3
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__16 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__4
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__17 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__5
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__18 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__parameterized2__xdcDup__6
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_event_ff_i_1_n_0;
  wire dest_pulse;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;
  wire src_rst;

  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dest_event_ff_i_1
       (.I0(dest_sync_out),
        .I1(dest_rst),
        .O(dest_event_ff_i_1_n_0));
  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_event_ff_i_1_n_0),
        .Q(dest_event_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_rst),
        .I2(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(src_rst));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(src_rst));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__19 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__xdcDup__1
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_pulse;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;

  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_sync_out),
        .Q(dest_event_ff),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__10 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__xdcDup__2
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_pulse;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;

  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_sync_out),
        .Q(dest_event_ff),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__11 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "0" *) (* RST_USED = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_pulse__xdcDup__3
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_pulse;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_level_ff;
  wire src_level_nxt;
  wire src_pulse;

  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_sync_out),
        .Q(dest_event_ff),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    dest_pulse_INST_0
       (.I0(dest_event_ff),
        .I1(dest_sync_out),
        .O(dest_pulse));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_pulse),
        .Q(src_in_ff),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB4)) 
    src_level_ff_i_1
       (.I0(src_in_ff),
        .I1(src_pulse),
        .I2(src_level_ff),
        .O(src_level_nxt));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_nxt),
        .Q(src_level_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_axi_vdma_0_1_xpm_cdc_single__12 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__11
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__12
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__13
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__14
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__15
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__16
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__17
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__18
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__19
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized1__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_axi_vdma_0_1_xpm_cdc_single__parameterized3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2025.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
DkrAesSLBeDxhaXI0asb+puroLvZBWosIXruDqTgmPTfjI3i0ebKCZLqSBTKg5KUexTiKWVl+9Ug
OYhkMJXkn0n/j8/6GJO1z/4tReZHG89WtZnUKH7DqjJ9cbYER+xiMOLSptE29AOOLGbQ4MjVzy18
/GymLeiAgR0qzkp9N7Q=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
yr55bXOTA5/Rx+gX4TeeJXN0K2cBO3bWYWFnZFCMoAD3+p3RscsDqPrCcQoQK89bE+j5quTJPCqN
12//qWlZoWwZn76VLtgZ6uR08n49XeFz74xjL/TLVxYGXt6h6xX4vQmlg4FObv4H7DjasBX3ZKbJ
ok2aUJCoVpTf1qKo+JcowFn3wCJuym0DTf+pKogOmnP+lFMp5UqrHjukbVdejhRT74VR1/DemaE8
T5gZjbZ3QR/HcWThFnFovoQYfDe6/w6F45CxJCG+PeP9h3J9NvtHuoTROp/4Pm3PwHsb42eiSpxr
pnyaDp+17FZLap9oxsD4do1RXjk5D34ULkJVIA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
O7CLKF7GDUoxVy+wsDp+MYsQrWrtsRT6vUjYFyhzMh6Ub+aCHVi4kv7qJlcKC/lqgz7jtEMHuwnT
UOnYZwGZhoYQGiyYgQ49hiQ3ZRRKZhFERi0ZIsCQqnt9KL/lctiP1qftlXs9jExoeBOOF7u/WVi3
pyQy0g7Wba9UIUGIm6s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
GNpCV29nEkhsU3/WearppJw/bF+jpNkJZ/R95n3ICdpGLWfuUStwlUy8HF9jlXwQBHOlyBOP7M8y
5/3deJ7dP9wf0/ktca2pbkd2baod2G4UyNgD7Kw6HEUvRRpyTJZ/L3VmfGT+tIbWo6HIxzLTs/m5
5iqKTaDaI4Q3qK4JULeTAAdRL/RfQmSpb3LUmOqKahCwxslnzUfjlDrQ1yr6O4UDsXY4hdfrGK9D
/I7KoTKVvEhrueaX2jRmY3TQrBUt4jyGRe3PZ6bG503/ai2p2yjlgo+WpvN4/p05/WKtMyZOkIZl
UJBltJG+KSXZ7ZMQP6CiBt0LOX7irCbHz0Jc8g==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DywZ/kNdKOmRTL7XhjPG/GfMoClg4ctHdFzXJa3aew7oWOtgVWlq099QePdVKIIjIu5l23MJcdIO
oqynvDtsO7VQVhHYIpsQFOj2gSnqXKfBL8B5bT2FcKG3ooFRv+3lkOFeU5Nw8WL0q47fLhyAMLNd
/9HoUonhRo19wn0Me1Do9aWic/JVt3e9Nd7ru1ix5nBBPNQOlYU7SVx+2X1T2XaJWYvLixlk0Mhc
jMhvX3YFZPzZ0+CM93ob1QR9ScG+y4XfYgNogHRVVefGFoLz2+xnJN+Bu/U0KTX6CQMDDd3buBwQ
T6pBRJKKEDybcMbPkbOJLE5f5LO6qExT7Tg1VA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2025.1-2029.x", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Xk76vYY5+Mi9SikZxGvoXU0nDA0NsPtFqoFTdNelYrbJJjzYNc3fKoKmeAPJEHAK68DYNC1hfZ+h
wET+8JT5Y0DFS6q4lseScDHDk1aw1B8bX+BjAZGKZ0aHGVLPVIBWoebVqqt6jq4ixwO9FqIZHsBM
+MvVrCQvX1DCzUaRFYo14SpAvNJqUYqu6GG3yylKDKwbG8MXyf+cxyC3SADqw9GIWVeUU6K6qVhw
xPAS+X8RLs2umC5guWQim6qB6i7UvICDc0XHSGBJTshyHB7pJ2HTmwrJM0u4VdB6VWY7d3+mSXiS
DD460Qt+vAgSG+7W6NzEmdFsY1oS7d9BmIM8TQ==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
lnn2zznD4woSpcQ8qX9T+xHBP0X7XM2/xXLBM/d+4CrXYKZQlI5YUEvGjRGGV7RB+4F2JgUow8cF
xFJeqARfTzUNSbwmUP/DFMtqlGEpM1nl55xR/wX4ilkSqJcznCGf58hVz/IgOrc5d0OVvOQ/RNYL
rQXtkBsY4w2O8c7EGphPL24fy/JJg5k7ryF7nyHr6SJRrqNDPv/NiKuP5m/kV27HfpteXE06q4M0
JWC5QAIiv5LTpXAb+DVggJmRRAjxMvV2S84NjffxHFMCaMTvtc+jxlYh9aF+cQNAKPRiHAx85SiJ
PEFLBbwPCT5vvJDdLpasydWmMxkjZHzK2xrqeQ==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
DUNozA2bEHamc0iNCnZvk8LepBeINdhN5GX+6IX34qnspEKMKv7BjtLqXgwW/V/JCnWf8Y7OIbw4
f22QHEpI1y43+nOTrbDPPtprE6ltlBCtccryEPYttIQJF/Tiu49G9uWMIYmXUXgklMNLgBGIeDiK
MdigVvsFpWQ6/uEjPAFsj2WD2pLIKxqEXb3OZ0Nem9xlsoptO6Uf3qgYsXspsW/L4zVBsQNlETzy
cGcBkm40vHTRqemA2HpoPknluLKSuOwehOGvmKh55bvIJRxVFCrPdV4bF50Nq2S4uePYJ2wCeLJb
1sDpBCI5cUI6kGfJN0e+OIQ/DwN9iIoPWSdiKj6BN3I0bmh8maYAcAmtDaAzTaXC3jXkFQB+ik7h
V11sxx0a+8ZYnH66nJrJftgrmqQZU1leLEGxxaKkkPXytKyATXEpCz9MbzyjKwvliQljZcszf7lH
WWRPP6R6bKU8hpjrVAMsuRm+R8j4iHc4nTPqt7cZhlyhAViBvlB2C40D

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
EHaUQmQmLufYzNZ5QppuzuiisgA7fFX3fAiRBFmfJqYPZjTG0XgsTNCRYHWXcuY3m9BX/s9Er2Gd
/L/4+bT/RXW5ZkETw2SBQHO7qe1CJqtNqDahDuB0zADrCR/cKwPDQtFItqIOeGeJoLEA9s/HUvSD
th2uPFi0+hFXeDicj+1plX4ApmUWJska8TlRwC0oi/m+lIBBbRrdYO5XY38+qhOgnKC2wPmdMbkc
EFGNFdyzlp/ZUen6C7tswoDOjsDSmlB3wOq10stSLY7Bo90k8f9xLzuwI5q+H7plQuinSdWPRTYu
x9hcgLtu9zFvPwNz/KNLHShBAtzUCp4bx3dwGw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
sOYoFu61UC8Y00qCHUNN26P31U5AWJ63SSgVOs2Gp7CWPJ+P3OCRLePUP3+bAteUgBN7AVfI4R/z
Yw2S8JiIqaRcTitNUHv2Diet7aTJZ4Pnf0fbOaK8TOtu0MU72ttMTQPYuX472KGwdJiqBAxB4FzH
KuXCK8Q+rXGxbV5Sub0rOi5KOyQYei7zMxxhQsQHIl4iRkiNGJ5OLhaX6w1YJw60TzJq3XLnqBbu
hbrtcwSQccW8il9D3IlW+Uk+JKVURvFU0ULOXoBLyfWnFH57yQp5QhIrCf8jqGqVd4po+EbPJz6B
sWESgEhaJa8ccl9THIShRCNPAVXkyfN7wTTFmA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
fz3nBHklRG4aYQk8bMLrCmmQlzihvhNQmRJkDjMqAVQp3WfT3s29tMACoxDJDWmUKcN48pRpjTcS
XQtCGGmwDaUP9aAsJBVtDs3tIakQoXZ/Q+b6bJy16xRLtVX3DbYsT5harhUkmBWCTRn3H1XrmQyv
sxbL1P6awsZjt9hO4Mdv3YOqh9IsIKEnsRIHQNdH6IFLnpz/3Zi3LzPQNq06nEuGqIvBuo3484HA
Oqj7FoYVOOEHSLUEZOW8wOSmhniWeAOKTQGQRonLiMMuS8yDcXSIQh1zEg+e0cBH8+1DW5cFMzeD
wCbuSTLTBwW2672ks/1kB5Hp7UKgj/KoG2ySZA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 71120)
`pragma protect data_block
chG/Ba9sHDOu3BdfKrFN7mSUXsgV4rrKeZiMGkZcJV7N3fWjeoGgTgAx0ZCy0koN2YTbh3Vwt/go
ZGe3wfZP2DiDPQks6LB0KxghtHm1KCGf1Ux/ndTroS8L+cQlBfH76b39np68eQqTjAqE69CEk/Vz
0t/d9YpK6Pr3paBqWvq4OLin+tPwwfLvXEtrgiCuZ+tlrF+JLQrKluMheC6Ih6jjUVkEXPo4iQPs
SvnpFbd+eC0CUNMzhUmWLKdOb0AIz4q0CU8pmQMi+0IAvK+IGW5GpVpbbKO/Ee5wsbAa44ipW5xz
bQKtIGC2gW+8JZe0o7VUOG4GFEIijW7RwvPB6R8h4OoRNoGNqVx4KFYdYhNJTQTUVxeoFxNB00ek
x/BHvncVBT+6H9ErpTjYtX9dIflA5sa0NXsIB5upBNtkcEd9HB3keDc6yI2ork5flpPteMtNV63O
6ZIHTjnAc1PunivtXxSNaeQWfuyDDmDzkRoeQn99Aq7oRI5NAUGQ8TaEWS7a6siyW3IICDS2rEDZ
9u8UyHDOWR1zUOcLuRvYCSjWPklLv2ME1LgUqNwyqo+FOD1Otd9zjeY0Qtk4p6zxhr1ZbGaITtS8
duCtt5du/jBzm6tzfORwJEB0VaTdNmH/cEU2aaOpu+WfKbPYP2op/vS8qI2n3P778iWxjUgDL+sX
nq6d8Qdowl7ESB/JnSTDxIR31RHYVhbSRhYHd/omR9YDAEqE5bL5R5aw++ALM0fTK9o1RFwnQoTs
TnbhFIhN6LRxXCwCJqDVbE3+CQjaUleKTCPTWMQRqp7/vlgrRVjxaNJ4z0BqvqCHKzmp4dEF7PgN
zURM27pc47id32Wlc+Aa6Qgyp9pJoDiZXlQXodi/SzNjzRtD4QxlD1StuamUialrv+X8i61g3vCm
MHTDlsjTOWxzqotYAfw2yZGJcZZCuuFebAKehDwFXKd3Yg6zmvmMiGjOrbmndOKQXxjS+iY99lMq
qySEP1mR0t0mCCJuYA4WfTif10ww0gU2W6kD8tVuUjZzXgp0f3FJCHiCmTsO+zZ9VxIu6T3ROgXk
O3S34SD8JdFFsjCl64RwwDhvZzsekJqR+pEcG5paJU2EaUZCoIu+At0wS+Yyy7ZjkZLpnHnPIP96
2A87+GNuyb2nLv7J2ZrHfMW9mrLKO7PR1tFxeUT7NHXLJhl4nGlKo0O0JPdc4WJ6XpXjJabhRkaz
UVt5py8jSVuRe7VyDRmvhdfwvYqPuNXvc96Bz/fW83Zx31KZRVf0Jy6KEBfWPvV7LHQeBiFfUOYc
EoXHpTYsQ0S8Whu4d+IKL5f74H0NRwDeuno5Pmg9pm3N8PFFqbwO3c8CWBVgmF5ykwTbKAbWqUDT
SYSttOyWqdkWvT0SwcbfPCQ5dZe5Ux6Tm8MAvBKsIqqSer8YZUjvPCveynA3l+myLpn5eiqILpJ1
YbRgAV5wtfdxjj2yrugzxFFO9JKeiR84h5cXhVs37dzf70lmGLpC65pa7hRmsKbb14zdKCjuBIEM
1r4wzqDEa8ZAczvJ5hJ0MliLpK5OhKrRYAPIbHW2YKTwGer0nCxDSJhS4sZaHRri37eNPn/7UXJc
LxHiZPLf/NCuyHS0ntC85/2qiYJ1p8oAYdsXofoVPyRYLnobcepKormM22cLJdExGlX6+L3XjUdQ
Jxd3rFtZk1CjMZzVb3kAGwV9LE+yoHzBIaS4Lt49Nks9FsTn5iUeiztRwLX+PZQwg0QlGc02pv7b
satGe7MG34YOXmGneHZ9IRrLuHk6Q1GNBFlqJ7Qp3c+1+/LYqezX5HxaYs/EyDDkaWD4thNvOtgU
ohqeW4MrrXCdIvK1VF9g3MvX24mxCgYcOqSCapVw/8IG9KItbWHF6NSemzTI5+0sGWB6h8LX1iho
hAAeQonVKs/sNXOcnRyKsFapfEnWn2aPIsJLWBK8BksrUsca0aLmFnHs0fF98RyrD4nucsOHZks4
xNPO/PvB7YsyHnZPMiwL3Zenfzhg28Z4YSPLAfL5L9adGdEfK95Sr3s2gLqC92nxp+lj4h5Efgbg
TuC5CK/qP7rru1M+ukW9SQmD6RPEXzfpBVR+HNHa2PyJC55ItYXNWk2oeYA6NY2IlvbQA2QREqmc
5rx2SphpmSgMwfj0SKnNUBSlKxMv+AyK+N8vFPbecA8phty8v7lceNm1wWnqaljH3xUiwJxoobja
lLEaKONyXKq96EhUQRe9H4CBpbUk4YPOnLk9qSBkWEjsKFVj4ZgVMMbUbN2aWoNQ9lRYjgO+goS0
q+t4oFjciRBNPtS0dyz9Mrgfj8BJAAcBjDLJky4R4xPzHxJdDsmYxWhhcW3BdVx8eNvO8oPtLyyz
ZU2ltu9i/7ZLZ/twBNYe7wbDbaq8HfwFqLkWrMJZtwBs3Vfhf/p9s8/w8fNuoIbJ9dMekDXA4Pzk
chsWJdm+d2UKxk7zN96y8USzOKjy+eAgU82I6GBH2vouXRwbZN3wX4Fw7OYK3Nyv4WfBcSvMjnDm
BDzXNFExxHV9Zq4xNMPIDKSX5RNanBgHPDxRXlPClHetZyZIch+GVEaw3dDtferd8ExnZMDetTxt
MiuLEwMhhDgQRcfxBgSvigYQf8zJ+n6c2A/nOihPaBjsfqZELsXdJKlZ+P354Jg5gG4RSUPef9XR
IovsEEoqWmyQaYsMqziwxjiyh2loY7HI6EhzYmHDNzB1N1l436XT69qAq8QTAdr0KfRpLBFls3zk
VmRaWRglBoceyIlMjCjqoY2fcvu8dzqlCMNXts5gUCu7xal3LE8Hsk1dQsKIvpj6d/UqJEOVWW8x
vTlUEW9Chh2Bi2/zdaxpg6BjmGhJtDknA2jUPaTJHmuHcOtCjk1MhPW9oSjmWE9MgMMDfZ0sS4K/
rImGM58iEfmelKHf4ugVqc/s+iBIWok3j/XZjAkbz2My3Db80/cZJ7cppnQHYMcNaT40oCWYci4l
IL4s2VTvZqE7Yo/U8d2CZlLn8KITi7QGG0CmL4KYVNmgOywIRCMtxtmAZhvVEIuTleU4/6843Ot8
2ZzWPOfJNgnu/JE+upr/fBnsY379dVEz3xaKCv/6+j5JznKQ8BA0Qer4zt6Q5xJCdrJECrIjmxwZ
8Nj4+qgBMly0yuwNyGYbLotgsH5UQYjfufmYun4xKg5XBRHj1SmOThWRXgPrtnUe0taeoYI4pJxB
4ueShj6yTjyXnUkS3EyqXe7EFN3hS43iBVSxwI0K3JZpuKdqHQ7TUK+pM0anXchGccL8SUWuKMJY
XnxQIkPntBYJ/nC8mILwojgMoDlslJqa4ODWtC156jHZU8tToyDj1cuz60KsqTqXfuVLsCbIs0DG
KwJBflwQOTEncdutEp4WRGfCpM4HCdk/K9BDfahj5jld6rN17DkAWXyk2HmLG9FxvlZM6zhaHwki
42pkAmLgKWGMECP9BVHpsJh/8K4b6pWTkAPS3n4ItKQdByGSioU2hnEsotNdJPpsQ5to3ZooCKdt
fWWXdyjeDfsvWHUUGGf5DUankxPtlsF8yTlF9SQDVlrAaVOCh9OXCYXwzFsIXES4BKpzZvRU7t6p
KXV+GDioJBDjinpEsj2uBd2ognGs9haOyaeu6FidSGiTNBiM8gfYk//LTlVStjuWUXurpqrAAixe
v6EosqVlFGSqxjYQl7UElkBBXX0xE67hVW/MXqn/bOOhum7ZqwmrIKoBqSz9hh5b5aFi72mCBMRe
A8xJwrJT0ZByxfFbf2kGHfOiyTKXIlAUXkxjUQUU/OMgb81VKC9oU7wmEtcJQFOjXmJbyg/4N09j
qCla1xGe3/n/zotjpDKWd4Ns65LymgI7Bjmsej0EKsUevTK01/nRfdDED4K9CJB/kzCT3M/E5P7p
iUI/NWav1ZMG9VjjgTe3icMVD7YufmcadPyjxLRQQ9dCTq6tQ2g/WTDyqfBfA0B4vf96DRlUrDiJ
J/PbAj9ZkeeT3ltidPb6fH4kDRYM1AWjvGK5+E1c77uz89XJfz540aXFAdEM+QMaSUV8uyRvBlix
BGyT8QUoyuMXQiHoInviWrOv4OVwB5s5cLPM0QoiJ7TJa4ycGTZsmRt+vX974t2CvGq7vrtONzzf
WEkiHoO/Ik5Hrn6E44YD6CmcfSDNLdPvw+ibkKC9Qcx4nLdTL8KfDTfPtcEeHpuAMwfnDQoG84j8
nbqMVgusgcM0/5LWVdYSb9aTXHGBfZV7yQvPKL0+cop/xogm0I4qdFhRFkCXpPLJIev2kS3AXK87
I4PCXtoksRqr06/WvjnwHbdgOb8Ncgd/PlzksXLb1bJWWPnupaBrIjL8eN+GsfFSz5OJvTE7XS/8
fRqNAcQCbTrio5EDkjyl2d+r24M94vEvFpjVbeBxg6TgzZVqm07sRcXqQb8HBgaHvfT4nikgSqPt
g39GvCSgkUo6lmFRFQO/LHThlMAfBJd8Tvoly5QYy9I6rTcfDKY1CyEjlak8iOV89Ym7OtVofW1G
RL7lIIiFqOKF4d3VZGgQ4cXftVer7xCV2qa42tnH7vTtl2Vzn/fZHtOgyUbGnVWmujg08SgAxT1A
atJOf4obtv8MnhaYsu4VOv4EoVlS9rTl5Fu6IZnkmh3doPqfGt0cBZ8wuYulVZCdMF+SvwB1MyUu
V2VtyIDoJjR7GWTswdPUsHeqLltINPjwm2zQrFD5FmsnkBKeypqap1dsw1K17WQiyeKkeSocLgkY
SD6jvptNF7sRV8pO6J6FsZIBdWATyRGd9gLl95WxrMTni75p40P+1jGistBN3D2gh/KTjEca4T2+
LKx5O17NhQbnQdRfRwyPsdQuZCiSJcPoYkVr6N+mbt09UScQZ55HEJxbfm8Zv/MB8GdLlwHzqK3Z
hUpqi6FKvoNjKZjdJbKd270beEgo1He7wjJ0x0cV3K/dd5i/qar0FxBvitrJi1NxhOr9jD/vcPYD
wV9+pPSvPWc7NFKSqrcYgDTBCpIna3faAq49MzSAqxxvZJpB7EyBhN+JMMRRRzMY7q29WR9zTnOM
TQ5C9gGBXZIhTbKrwErqOs041eWVCS3NEg7GLmnxRfPfhp2NHqV0Ek9jOzJrRVcFInBIsIJe3H7u
2pogVxDyPoUGTGCa/qX31y6lWoBBvNmjiWxRiVIf+1dUUM2F/Vbcti+yYvMi33xHjMDbQknl7Tqn
MqZq5a7djt+xtU2TRV361jye7eLDqTDJebQQsi2OGCGfo8XYyBBBQQMQGvBKja7y5gH9XiPYMGF2
xdfYGu+R88U+26OvIf4Yk+dL8EFPSkgBw1PDhHQg1aFETi7TmFsOo9JFqkRyEZx8EbOWGsE04tKJ
XicnWk4rUl0lHaRUUtIXK5aY0VogFaGn2UVGaEY8mJoXrQAvL7CCPv8VoB+N6rgeWnPvkg1Fa21c
krKTGWg+bIsaJnfKLivNjJA5hdmvhXnuVou+eVMJjHQYmrG8xE8rLRhl5jv2c8ugtsVLuq1hBpfY
q/9jDOtJw7h4rXFoJEwheJ5e1iM2Ai5IXNwPVfUNU9BbN0jtWnX7iyriaUPuOnsoVkOHr6HNbgt4
yjkaItITfCaau4dPL+vpMYaayZjPV+NpnaBMvwGyb9cs2nA7xV7vhN3s5aDGebLm2PhEB1uq+xuS
JYrqCKHphc/jB90TexXkvPP/E1w7Mrg93gbCHU/jEBhkPCtyDbP9ahdicPHBt/ZRtja7i2yKzXMY
qAHbYFsJkHrbS0hUNKKtViIll8uMf1wjTlh4vKbvrhG+GkP/oIATFwlagJn1liPOZmPpuoeq5Riw
JbVqq8/dLNL3H+VYoLTNVZxz1/GvwL3XHB/5jZnGy7I2xIh71amT4PkfrJ00fnuw3Fp4EwZ0mOVI
1A8j7wX1niA/1L+UyiMeshJByzZwBrtRCyy/1gLvHZfAgWSRiai1asN4QvzG8gqFgMSc6Mvv5AWp
S8rGoFe/HYJP7KgCsj0dEZNnv4/oKmMm2KJG7Q+i+Pp0WUFaXEZumICNZTV3GuaTqhk86UTlGWTk
R8DqusCCWNKahSQEe9msivv85SFCdTZdy1OayWuJLeYYqcM9MKKpyygHezbAt81BGvPnCnSsy+hh
HjDcZVvQUq3i4GUp65LAy6owRnD7lOiP1QANNMTUolOVrvhdP/8e6VsdGjizOKRBVnLHWla38VWT
c7MlJCVs0CRDKKKd+1QW02Amim2N7IqQ7IQq6QOxxoBr9lWyWbkehkIZ2Ihlva9Xsp3s7HgNyNsL
8ChmoDsNc8ui7QLnE6cKCiTRwQLeXHX+ETVk12hBiWx/1MoMSDhfUb040l9IIoLEIDBlRi2sg6S9
S2XaJ6leAKTnYtW60ByRPnaN45+p8VNzU+URseR8zPp3LCdhAbcXIn/tyACi43hLUs9RIAbqijmp
kAV1FjX7IXBDDp5uxhbT55ffpjHNBv/5QurCkdB4sBa6rVbVaUy2bYc1GbKK6ZsSBLpObw5DUJCQ
ibYNZjM9DZqhaStTTRPG4Htgx4II1bcJPGWdcS36PBLMl1dBYNVMlDw+6to2nY4YU9vtgt6dpd21
0vmyfAdJqSVbZRKPkl1AdCDosjm6HNjlJqjf/jZlWZHDa0//pvHMSEyTrp+iP5Bi+dUbFF1Qe7BO
d+DcKopvy8/5V42cywSqj3SKkBIDyg0QMjc/Jl1mKzXwg1Kk1To4LB7qJaccs9KPV7A+MWIVihyz
EDOHW5rv1f6u6of3eppd3zypcOyutt4zuJS73INuSoxkQ7/jg42PYaMwH8PeNsdJsPX1YeeLeaLT
CHpNN4cQHnnBiTY9rR3TcfhNOmWEHHw+KNHB/q1pGalj5hgkOaq/gztjJbszyPmUKmNhi038CFqM
m1KkRvmE9DuJZfyIl1Xlz9fWFsAVCn31fSATAPYuWyVnxr9ChzIWLU0YALdoxvsePKhut3sDjqt1
nASkcWyU4R9p/2j/SO4nyptV4Wo1zZN4E68E8RCfaI+phCCQVu/t/GLeS09cG0SwtFJe6z6uVykU
MkDsPU1JBEFcG2SIExL/7pti0qqZEZOIT1PhRqylfiFLaOhr3nkA+Eq4KaMw1wdmDcLi+g47SO5/
sPlbN2qqlzLH69uUmn+MI3Gn5QMceIJnAXZvaYgF11j/k/gKOwA4GLDoV+M97OdvxFPPuPdm8EGq
ahGGbR1r33VKB1weYq4Z3BK1dxaZhCt1irujf2gcyRexNRI9C/8/oP1Mv/Kr6AEV1/6gb0VxdL5+
Lq1OL+368mVrf3+2SE1+1LoWf07V26BgpvEt7tJ2l3hWvNVZUHwHov5GN43MMdqOEx6DnEZsR3uj
QPkhwf4zHvvrmx5wLQMSUo3LpnR6VC0tOeKTNR96fAwD9JeIXRaDi7XtnjZd6bSi+dGxuvRca8ga
wh4pccGQA7yyPM+pannjT21H7l3RtEJzSnfPBftqvCoLjkpHe+wUs8j8GXzqguzKUGFfN+B8aQwM
Fds5XYSp4P65u1Tqv0H8BsRaJA/2y+KuN/Mpw9laHQAI5nR8sy7Deus9sedYpsv3RZdmWao3h37O
ungummD+NpNfmsWfRNvEAtfTgpS+fhUslDFZ5whq1daOEfQ9pVe0Ep/AhbdsFwW4Q2zFQtwSp9Ia
vhU+HBp3pXwkqFG0TFS3JWz4/mo84VXEm/nhsWuWGIt5h0F9fNmuDTrx7qxyul8Q99m9hoITtFrM
B/WEUbKxMXI+CCl84hMOJJV7W8az3beueMl7Urd28a3SWuc8KdBjW6ZePA1KwbCWAFswg6sn63Zt
HruOa0t7X6/kx0ACi2HsSeqIkEMqDmV7w138Nh7SfEKnmIUWctlgmsRJg8r0L4039iGFKUCnCSFo
kvT7Q2f0n9nmETfNDETJMWEa/i9gMbdGj6MiheLuc66GAQOApqS3weHNKYDB76OaM/kJL6xjG3A3
6IPdZg8176v5bPbehYAB6XPAZqaQ8vLxQxPjkAQ3PcgVfpwynthNfq0hn60n+2hMj/eS6HRH9Pwe
+V5dhEGLeIv8phYJlvr7jVRQdRIZaTplBxl8UYfycecTKkG7hEWCqD/YYXRUPWbKdb1+3bbMC4ox
DK0IU0z+fHpP4QpMINvCYWk0BPaKsQVw82T2aJcsC2z5Ge22qbYxYh3DnwWX8jTGlr/WFi3Rtapw
mBrGSqKM5/2ZBNc4mbqVc+/3N/URWM1LyZLHQ54B8TbUNGysXtIyFgUI0O5u7vuFMLgKpnrl51Rq
xDF0waPkjFQxzJzdVXueJrvfwflan0iZAa6ZhfKzBNA8MaHj5Kk4SkWdYr4xdwkMudWs62DppMgv
jNRRCBbldRqV3O67eiY95S2EPKN0Vm37L32zlP6ey23jwe5u1B7dJhbV8s8ALDZEEIt2HLW3x5hw
C/dni/W+pYxC1+47FD39yw5d92qa4sP1NUv64LSVjFlD8PwlKjK8+LdZMm0O1J2jVuadJ0fM8Y/5
QQ7W0EiDOAhZN7wMTNHiMFeOU4cDTq3rh6SsRsHhhe8EAasCsJ6YAsNWmXNXHTJ7WTxOnO+9P0n/
ODd3iloZgaSgY4QAly+nF9p77F03zBrFNq5hho/YP2dZfQjdzHE68pvrABeMOo8LDyx4nGhF5rRc
MzNhDMQRc0BrNvd0lAKG7xDOsgD+JOkxB/iX+P2jG3dQTb1DteVaObhCOntDENQv8IbLOSoOKLY3
+CERS3C6hV+1mSoA+eFfbNP3HtM4HCRCWsk6Cnn288QW1qSTAg3z2pL7LULEa/WlToop9lI9zFtT
c3ZylneOQ2V0QcNAhrcCHBXWhF1qCdCq0cX0ARg+NObEYIlHMcsKzsCjy/OTH73PN2eBcKkA9VBw
N4aqza8Z/uMPOYQqxslJ9JhdM7JKwDWa1MKZFNpMQHaH/3NQGSHObVZ1Tf2wzlMjDjqa0FKqk6oX
AXQPMIy+t4SAMy+FGavw1AiO8gjWK5KsHG84f11LgpeqeyAgVep7nNOJkQGu6tqnB02Mh/8dXWjv
BOTfmXqTubvlycAQxO/+LXTKdRKKoml2WXuUlfqkOnD6DZTGwRJmDt1EvRANW9MlBV554+1xMeZW
cqiKg5G0Gz7WjhtP6wOGuuQ+wDJu3I0n5ujq7+Akd7lSwtTVe8svN/7EjD5CpK5cIETqGDOIY/+p
fkDIe2sR8/5iYu0gGX5bc4BFc8jBoNLMOf1J2bdPV5CL9QWhxfO5jdua1QSiaX4brDjUamJaU2MJ
l0a/RbDpIn7syJqFWafH9urCWocDJ//GgW7CUhsgTrlHr6uK1XiI49l6wgiz+JoMZ3e7LoLONW2l
g+WdJakq0q03bVxGdecC0/GmXHcfAACUdbEj7OIPwUc5bPySKHWJ7OTX/e8FRyZLDsZOJAEJGKEp
A0MSdhOriEO9K09QonO3AZLDiJowzO+PI0Ara8DyvriuK+PgHdG97Fm6e8cKLWRQiCyJ3sOAY8Hn
nTrgqZytcpxyVR7gt6NkSTmVg1Q/boloBi/ZGnPeq2vhvT79XkLDOYb4rv0m3fYiQ5WOkg2A13AV
kl3lv0m0phnNWrH3uh9UG0KAOOG17TauoQnk35LgP3ZXshoRQ9Ax/A6aL9qo7QWnA4VHkODO1+ZL
BIx1TEpBWBwmjUvW29DSP3FtXY//XFAr8upjmwJOb9TPaeDH4NSY8PNMAwKssOYoE/vzUGv2Bwcf
cSw1VpPaeKPSs2OKVgaT0YUa1J9VyhHo2iNPR5ZHQ94GiYeaJ5rru799C7PLk0qk6jxd4XrqU1Cf
4uj607SGhZ+vFuR25bNPa8N/PMQLM8n0L6XddeFEh6hDMJMWDCFkpv39KP33K1L/BoQ0EQwHph6t
d+/L49xl7upZpaoBQxhk4r7icfMdzcGoESW5Lfuo6JTDEV4SvZxRH4uVRmNzhy9kNp9OKoxPCQgN
nmitoCoK6Xju1WBM0UBK+1ZBkE5TtVAVY0nlJ9f2yZIBTn1ngcsraGtjeaSLYjiJQ8IOwQ8fxwYc
1WOdLAN7l5TV+CkPBSixOw/cneVkzzzdHMoTx3SIgQFMGimzg9+RQaVDpWAoyGDZ3Inj6JFkEFMx
eSqunULaUTmj1bQxWGlnIpSqL79jXA2at0FSN9BzJ6URTpXqeyQABqd6VQesxJUvIHXHuIOYnbf8
bUb5tpjqIna93FMLwlhEpUg3TGuiWhvonIEoENm+pdiihrywYOMZtdilnE96xmzhqN3bv2MWTx34
WoTCjfBewiFwpxbS1oTGi6Ur68oEfxNdK7NDbqw/u4naga9vQZtX3UiWg5KtDVhwDkwSrbB0MItP
IO+si3SFJlFl5SlaaBatI8ZWam0MTDCmBMxBN6AfrDamKSYL7Z3CsMzsp7WbtOC8pdx/U7qaGwow
A9A8T2ANuuEKFNFXvlznRWfsXrDz7rn50CLAWfl6BEaNAlutwm+UhVANhXlpIQMPeNNFgopIZqxM
uR7a+gLMAZmaruncOytmoCQHggrsvbTiiKlvwXHxs7cgDDW+NXdUvkIoflVt9lIonXFtBehPqAKI
bXGxTF1vR7God2Ki5Gg7x1c977PApfA74GmFBenJ2rGCoJkyssYTqF3piDz4oeB+Vg/BBot/066P
ZfGZ6FQRbZlZIwfpCF7J6rEjhNYjcNClVIUum5a6NaSB+BeW4bHyxJXywMJzvKvhgFprh6ytZ395
rWShCCWYXTSp1xegUipyXNfmhOvxuXCzIRTNwy8qH2Btn8F5eXYLCYA/YOF9r4C4dYOQFu3+TJAh
2CVyA8RI7GnlXuGr/+VP6ysp09U9CsxPw5wlrCeJ1x9QRmSKOeuNOGoKbFqGgZs1EwrLl9QdkxBd
dhpoKtV6vfSsfu8NDEHufpzQS0iqxTjyO1IJJxHQrhpfWanDH29myLgY+cxeVL3j2ygR4uXSdPGZ
aieGGegWuGagK60Ijt5l9Ve3hz7t3rn6ukl0PwFPlPhfAAHR9b+81OaVtBDjBzNiQzWayqMAlr39
xcm7/OAqEKJdm5sjQLfgVlD4fTkjc05r7Zepk8Ds7nPfKLt42rJ2GA5SCu1aROobM6MLFxtU3amN
c/Q5MbBDzOWe7FIEE4MgYxfU3cxxzl72yVHkBkfzD5vpjFFEHmn7Ygpv1qP8Qmn0mIPGQJZeF2x3
DQvaErhP66EYAtMpeq/LWfkRr25tIS0hmvxH9CVazeOLvATqkJuBX/6fijCImIBg3zFRYxaqvM1Z
LVS8tjhnfvhNRTVbCzInfmahfiKzWj82RY6bW1v/w9iqdgjUPDSLiGUEaBVm+Q6WpJ0/DBihct+o
FzHDrEpKdU5B2HCzV66AAnS1w2YdxQd58Pnexd6a9TH6baVT/om7O6SsC9nbVLgu0/KxuVlmz4rq
V8KvxOO72zxvOJLAUSlxVBo9V8oXnw/RTblPOHfWstqdXSRbgQ/gNDMvizK3eiIubkdUKqrs03VM
X4a2ehdmT5dJ/cghbE3HKgffyIWOIem/mnk38fqQcpt/Zcu6qo9n2TEPdxfeuITBPOaz//QGYbp+
J3cWp6letwcjRR1xFJumHldxo4HII+Vok16gewpXqtNKg/m4JfBmIH15pnl3nNVv5l7d/CpiRLaO
SqvC4+ufj9tlMfdryOIv+aI5zhpZn1F5sleH8E73iIW/XmGTxzNxEzPO++PJDkpQUXTJ5YYiro3o
EhE+BbNRCXhhQRAfEiZAhUzK+EW2VCh7K94Q6aZjaS3OtQOI2rJjMJuEwJBHjrftRsVKwORxcKTQ
DRFC244opYIj4D9WFCoZ6smDmAQptTnmnbvSlNOMbAGkQnJ2FVYX6mjytZrhbKdOKBnRPokrddPQ
wYLLp16qLhLUhJK1uKrFix9+HlCBDF4FwTWGMWIVJkmSL8EKpQu9pX/EK018Ug74nj5t+awsaqbv
I8augZP4LxNcf4aHgkxS4GC9PQrvf4TA/9bFJjztcIAlThLUgm3KLuKZXOeDRxMJENd1C9Uj11+M
0sMeufAKeTqTOmO6T+yuJBCdGmYBle+yDIhiaiS/+knjjVpDevfVcoEpdObZUaoTscm3K4hZdgJc
rP0rxxI0uq4d2pdkyxc3w47I/3KeVKrx7dEZGpYVwnB41bfCcTwexU3b1jsmr9jyuDEz9TOWq2x1
AyXQR8sWyIIE0Q2k4Mp/NXL+LSHLJIn0ovA/BQ3vMzGqr37Ion9h+nRd8Rmlq0MCdAsJbVGdiMSu
DUhmacqJV2XluRv3UyR9TF5vFo068oFkoEbvGp7Rt3+IYO2WIaTENqsqi+n82/5eMNdnXuMfqaol
F/hB018T4EpKMT8dqqfV8xfPMyzgyw5VW+HVV1/qNSV1suwPvN2OFtopFovPnkODhTPrvl3XsFG3
QBfHAslAMsxF8u8G5i82SQxD3+Hf4wUOhTIiyHp4HW6xQmRz3Bjv34U4eBRCeBUkDbqp9yMLBjUP
uyYOUVs10aeZTnAfhycBtiknPR7boblCSwBBP+PlUCVYQUHNKI01QEn4dFRmsjSzjIwHIQgpSY+/
/mtaOVZKhRSr5Mdv6P4yQcy7BhTMJAcL9Ofq4hy4Ij8KqvoK/U2GIN0SEDY1z1QkEJavCM/rDYky
f07SR8FdqOH6ursK+urmTXqwlx7lavwJ1En8x7XzNjh3Xj4JTIXRSU+mXtnT4OmVnCc3CnDxj5DL
bae70Qwo3DbU0p5m6HG31TkQHjdMkJDUorlEv+6gQlmQruYBNEXcOsWdzTjGCP9vbU8/N5vFgpX7
0fTYlXvhUJsqiUI6keuDqyZXxaT2kBCTM1d60il3+igX3jlFE73jPRWRogdpkJ9Hros0gEZV10wM
nd4YVnZ0UrcK+2rkpFDyJTXsSlVWd8Lr1u7mlWzcOp+wuTXL3SAe9bgBA94oi9mH8kwRuZlj58dS
hCnR3XJwxSYtBYqSe8hNdZps684SJwJyqeOflxuyPp8lJG4yJfdOeTXJAHHIaYdAslBqjFMtq2G9
GN3OpsKLe6ku0Pc4ETZAqWWUa9EOcoH99Dk+YqbQUZDSyKVhTo/CEsYvkNZ3TbqFeiYry6UAnK2Z
y9sFkf3/pf/s13E7OgFaMcYEXo2tk2DryS5ExP+sllLo+SLPu1Z/gCw0nZLdVHWNZxHMuS6hyS6G
6SBlQto0bWZApK6fHN8iBrAI1wdXtkAOwZdLFQBhpIJ6rlqg4+7mdlNHc4W3OfwJbenyvHI/sz6L
s3OXHPkZ/ynjTKSZKwEPTZYkG4/glxY09krv7z69I5gUydTkaDY/fs2+yMa8qEmC307tOWoDan+N
9MeR3f7D+Ueqv2AsSEPI1iRr+qTtpdh9U4WliRFPsS+tgrbJwthaytFPELa4Agt7zXBleWSNngU6
RPi0/GqQIUk7g7QGXwjyYUC2lKdy/De31WwGRklOlkeOBwKweqhzz7WK/ya6CTXTJYK7vxBcAZwQ
E9Cip6Q+vuevT71q4DKVmiDp9j3ErBg5XhBkw3fmqzrmj7tZ9D5NXiaS/X9zFoes6nnEPd2CSK3d
wBT8F3MxD+mjVpleaDDFFFJsrlFdd27U8DXWA29ScjbeBhUuW07oVE9se/mwcUgXj4qapXT5rmf8
mdb2r5s2wxtQRFC5uzEekKjrpmxAfT6WqDEmdKsS4tLe0Fdc3QtgI5IxmjesusakoO27Z7til1/W
Y/LGws57HBaKPhs8tS9fK+S8qm2kdzKVf4y1tkHLynkpEWwvrZ+APjNWxaVNMQlGBMdkSQ/WLcEj
fVFxW1HA9ljdZuFDi+cnaLVNf1KCklR5CfRlokSorAe7UmuVL4jCMMeCyAozAUiQQuC+N8M96beH
iMmTY7rzc6U3HVCR8+H1G2QzuDu37Jr9pupnn7RVbAM3+7XR8FXjqIEEnCxbprOGf5B7osFG8Inr
/rLCDTohqrRpF5rUYbaB6pgF6zGqFqOaXeKRBbAi/dGiFi1bb0klmCCJE/4MaMvOfovArI46BYSm
1HuBo9BKChDHfxpvWZwISvH3FR8XE6I86lzExb0EOIHapu3ew4+Kgk4jmFlN++hhfi4qKPlCj5DD
ELef2dvvE0Xb6mfOd+4kRv/lQDVto6Db44c84aKxsq+Bx/eSzJ1BStr5Fqw2zjLaHoI2LwMNKqd8
AmpKanTvOw0xGAzhRFOe20DDnUqS8nCs6YtGoS/LoPQp7KJI8wRSdPo6HT2iDn9zq9p4955Ln6zv
uKrKJWDauyOJ8c6ROKJ2RDqYJzF7Joo2lTnsd1SFIwnYs9s3mjFgy9vA9zTPXuE2beAZ7E4lhak5
r2UI1of+aga+qN0PU7vak6JFESTg1Hmg9UrTv4Beo7peBZn64UXSR6VupbJ6WCTDgXcbgH6vX/37
1cGi2trUg68JrQYj1qeIK/E9fJSC31h8omLF5UeIEW+bJA198qkPu9AqBVppEiguKDSpWNNDUOo2
9wDvpQEpYmXqT8mQi+pBmhuGD3oifTeHk9CUEIeJQ1qZE3t2Xfb4uOsAgtH/MlUAazE96s1Tr1gi
8ZJsXKgIs0Z8AgfkvKu5E4Hnph5Gug4IooATfLcbj0KuFJpZEzfoYh8rvPgR/vHKQyDtmq8nSg9n
GNoycl7RR9JnIKo5WYmxkkP9lN+iJXfOSScOCpIQjB5YVymMJNlknbTun/QqMlTNkO8r2YjdKmpt
UpJzGu0RL+WLe786boTM53ss43SFPep8c2yvtfvb3BKWL4yQMig/MlYCyadDJ5e2fMc9UhXaV3PP
2jOqNUK84m1gjFsDtMQGkjMltnEt9wEUCujU9SiYhmmeOJOz1FRWONKgA2GqrsC+08Ei5mnTPaec
wPK2jOpAFKPqCUtrvVfNLOU3QQGzPvExqQgCnC9TEwR5eamR+3bp8aylT2Obl3cDe22tzXLrGLfr
mdvyeAVp0HDBVknqclBpuWmTGajeHbj4j+jRRqbgTj7iDonJnO2w2OkRIEgTQm8O/Htpz4FvwH/H
eINgqiZ42PusmxqUgWAPPj5QDweeTw5PQOy94zeFJluRQiWkFvL9ULxhhC/jr2Ck7GI2xGSzcJz+
XXnrzXNZIlUVUmWV8GWPVeJt+s4ct7EPRBcw3LEN4iujLDunGNfgUZC6+/2p1j2sQhQ+gqEq4N7V
CsgmMhy3HVRlPc6LoFBvWHBAdNORZJrCFvTQ+zFRpj1gG/5T2HXyAYY6/Y92+Y44M4miFiyJTTbD
77NC35WjY25bjJaj0NklwCUdKO6aZbpp2OSEOtWdq19Oss+T/S3dXf0fv20taXMjSeYmlkdBlvdx
p3T8ZRyIQVDpMQvjmkKsx/MuJu4Q9XxvPOkR5/cudx1BFOFtfCik8fSZTD7AshwkbgWzF7wX+E1O
eg2m9uWujJxHlvKjfQIM8yV1XhtDUA/lghYcgIeD4N46mPz5rptkX4qZ40jlSPxkSMrzTnh/c2Kt
eh4Q/Z4UsEArXW5/fWLGIVloPih3YKctJHwPOGJXa4i14Tqxeng+jRwRTuamXvmZAYAfmXSPt8qs
lBX8a2BGWnLIGzEtxR6MCIiXoRJi729Jdw5i96q12zNPq3MYaW6wml8247n+1bGdzXknknnhVAw9
yCO8mYbKwmmY0wCIkBwMDIF3Ej5w/9vaeu3DnHPkGnbcRuF+o5X9PpFyaChkKJb4pOfzAtg93SYX
N6WcgUJoPMswKziLZglPvKsiP7H+qvv/clVyaxi1A6xlbURa6WYHA9tRNd+pmD8/9s9mJOwbJpYA
LT1jqayMhrhqmA/hoVfn+hxUXt5cinUMVUCyvbrKjubwXWYdczvkvSc8MPUlKmHgzNCgNbvzaC7Y
UdfUpDTV6XdmsoQ3HULZoH5DfUcTRRAGS+mYj3orBJgT9fZ0tk+C4C0PWL75celnX2T0MBogu4mS
1Bf8qJGxVGXXAlpVvlH1PkNdKs0DAjOevblOquFK5XSzur/6b9/97o01lrVYVBcbxx1mPGUqbFfg
e5ijwZkpXfVVrwSDzM0NJpE0/a7hL/vPe2dAbZTfLJAmxXHdrQ1+erQklw2ccSH9KO8IKSlkg7KB
V+HrkvGXVdO3yHDa50jE1OMtY7mJt6rwOA1/vjhQjJCmCVbo/VJJUkiPHk3iLhFMuv+wxUkhnIG3
Q83Iqw+CkheQZw0oMHxQJp7jmat6NRqBZP05miVohvdQMVLAXPYPZy3m++5pcH982llLIIfmrVpj
YDT+NtdS1qGYO5tsHzOePf/qeE8RDSJpF3pGQ4/xG4MNFHefMqsFT1xai293djqd5bNAqONzQooV
PNabQxEkZ34G3E3ax8MvSVy4S00TomJU73/JxtOh4jOrNYB7VZkNv8Z6euSd+bKI9IU4vsMd9fvV
b4KfwJhEj04ksrHFdOJCxbXuZmiGS17p4ynuBZ9m3WVdM7qc/bkyyALkNT9L4Do7nr+rKUIz+2TZ
8eO2J4s1GLNuLb4exh9JTkY2YLmhK7Yam9g5XeJsBbwuV+MVjW/ut76qYpfIwgCTpHGr7bXCy8vL
8LQH/l2rKdvmBa1w9EiqrFKUelQyd5x/0AmKiQPq18tmO8uxye3MOrgFHG7iTiIWJbisK5RD3Gkr
gky/tsUeBVIt0LSZMkW3G6t7jcInRwoqUnw7Hiz/kpprYn27lh0ohTa0EuTKBJHYJw/fUhodhUYG
1NT4kelskz7srBp+52N+woiL6o4O6XG9QglnmSOWWIlLD4bX8nSS5IikfMZ+UT1Kg7Yn/EXZOxOA
zQK+GIrrwbc4T/mUVb5kVRWXTmvOyek9I3gX1jwJRguf4XjLSzFl1qpSImjiFP9h8K3UdKY3Eh5t
mXy7BC70/h/ZSBHyzHixTraBZ/PMH1vFGE2XoqVT8ZowpX6uVKJ/ysjpd2UhwN/I0V5an+yy3pvP
Pw+3fw+BF/SuGi7HNma/7dYdY5aMVmN53X1deyZjX/Pafw7JR3xXLxiNOj7pjLLylEovtD0uZ+BX
gJyUtrSqV4tfXfbEDBORAECZMcjrLEeojUM1SevHFrVtMCrQ5iWYJ+7spA34QZAF8HgrkN1qAJ4a
PIEC1HiiM++YhKdoo0RxuDMyTpasKjAoU/NmH3uLon1MBuRVM5fPHlZwkcKcRi64hYivTem4qrBl
fyM0/9uYcQWuehv7flH9k2fWRxvNxiccI2x0w+YA+JigiiWz/BjOFIwomsF3nBJkDHPB/rgagw/t
cLKFdvQAVyqMWhI2rj7MG4ytkqyMwSbfT7tI4cX2b2gZxBZdxX2Ra4m0pn+r5qbiUq7bb0cRM+nf
FAlGA68W+6+xzLSf0oAYjmjlgvghwQWC1q03T48iVXiWhDVYGbokNiTcb73hWrl6Kq+2jrtCbyY4
FTdvFWukqEWyW9PrLy3KEfwBcZ3M83+OcFRRJ9RxcXW5xpPyxJkaLxfLSdwIhUGM0inzGmp2EmFw
LXfqiHX5sL04sI6wYDV70mmhPHI6Hn4ifJpZR0XcMGJ84qZSKjfQsm48w/+vxckkXVplyphC5M+w
LsMKZuYQQbWkZI3Q+SxPkBJUH5f2S8pZI6nitJc05mbV6nwFGClHwFjhbwcYHv5wE52LgEK5sQUd
N/dtGwR8x97ADN1tHFcRg4NDB2P1qQ2D7p+fqJmWk5PCgqgVLthJLOPugbGyCLT5PMX/WDQ5LvdD
6IBnW9+VTkwweIznoXpgbw5Bjri9Hdll7hGoyVQYxUYPQaJkGgltEYIyEG/LsvNSuEVD4/S7q6gf
dgW7AG917Pe74aOtN4NwbRNp+QIRaISjCpq3pRzX3dTcZpnhBCn7mfaM9lB9h3BgS6csT17iL4I9
ektdQcQw9MvUzycXL2lvLsv1qcQ2bBd6xQ5FOsVGA4VhgoDGFhpXKUqIhjwvEOHSprvNDbSr9qSn
NK0G1quvYDbufsOQEx1ScD0LvauVz+abxIBwysP0u+aGaqRwCcrPrtpN00280VnP0yWec2Yg+Ebb
jsXfAPPcDdl9Dex9n0z1rMKTl29n/cr2u4pgCsm2wCIm9ud66RmrRNi6UIE5KLONtRNKGlFIj0/l
ZUWeh6ZrKQ3wq5a23N2Fys2TNvjOj9XtlHKbWNpWzfXnniZQtcxlauwD4YvngfFR9algezERF/4o
Rj5582hRzY5d5S8gYUqV4f1y/KgdxHO3/ZuXEmfH/gVmgoDgGF2t8nlR5MazEUHcRlSnscC5ICIr
d/+335wewGU4tu3AqNc+oDc8T0Ib+qwQLSbk62G9mYTznqG3I/SNogDjfzSThvADo8rARwEFtJ9n
CrOw/6RlM1VbJBjdTNOOlz8oER8vkOcSf3Xv4eGZbgcZEBQm56MeK9q+XxObvo2dE0C1zVpyBjt3
keGNIUfmSj7EeNRuXE0/U8TeFyoUTkAlDO48dZDP6FT/x/JXSavc2XubAGamIy9RWJKHwPpmLTE3
dK8FEGD09nuQV+w3zvrvSTwRfnQ7fMkLLD/v4wegoIMugOIhkQguEd2cXubw+DlkTAoNzUij+H5p
BW1dBj/sgdPAoqMc52Eshbpf6YX0NbpSrf22DkeVxk2f/Yw7YNovmmCytC0cYsiOhjQZWAJP6aAz
sXj0MQ44Zs4PCZlf1xSemZbZCGWFQuuGgD1MDVnmKUCpxqEi/Cdq7JwHsAtKersL4msK5kbHH8Pr
Fc8fkHmofg7lSUkRSzS4iqKreOEBENnW3ASKrAcxhglN2uaon7TFbDi8ElayoCj+5lkFPeAlud4D
vdbrk68YfUO45gUEP3a9ExKyTh9ggwWU/vibX4SJdOFso4AquR1e4y65Dezjzn+qaVpBQ84id5r5
AZ4YvUGiuiyKPFrJSDeUwpihGGXrpUr2x05PFXC0k13gvtYEihbfuffrHAM8k0DOHny4ZCRTMhDq
vtXoZjBLRUwdC//uQ1K/9Cu9iUPz/SOAyqYBbrN5Nude24ivAOXPOF4nsfw8Kp6qoF0PczDYenYc
hTZFQqz7eATbNQe5UMOfVPlS77nU0DPojSrF85D0VMEX+XwWtCf+mKvT6nQSNNX+Bt78mxWQxScV
yT5Y2Q6qCP7UEXBx/IST+0/QCwRb3GNG1r3V6jmQwb7UTZyUr3oj9JxrQ233eFHfXVAy+3i+dCSV
uPEycttHGZKgCF4v8Ze9+aikdFy/NUJl6cz+dTBKRjNQ8JphYmYJsSKnNrCoh0140w4hYRch/U13
dXBCHv3i+bnxNhcoM2bEal5n5f5jebQ9WvfbR9HqM4G+AXq0MeLscuAzX5oXO1PqY4st/TA9t+1v
MWgJBIQ3GOBMB8wfzg1/pytrpscM8KtgYAJGRuY8R3QCt7palgupdB7JZvyq+NKudZcAX/cHx0Qq
BWWT0BeYNJfiWrLiklxsN0tmWXIdHgBtYlvTNtT+224OQISWCo3uhVe+ezYHbhNlEhkZu5K7A+Vs
hDHnZ+qY824ys2iaD9wg37pVO6nbs1KufbSwARg6wChmqc2+QI7S9tlHjAhO31CSS0Hc2//uP3Q3
OYLw55hN/jRiPeoy9RM4MVvoKdX4NfIDRgJBvUDnVpH+1RPVeXcMdqooA3FIliHu9sZqVsHlcL6C
wL5vRWi4eaquhFQZaxWEEXrdhd7geTp1A8hUSPYJ9TSMR6iK45CEzFLRxy2O83wLYjsjzEIM/OCQ
UTQdsQ/rtlmy6+ZE6N2hUBeRWgOBKTy1974Y+p/58ONxaWdxGphNjp/bpOa8Ekti9GZE2UX8byPd
apewkxSP3P8c5NtgNpOKat+4xH6feNHNBi8EoZNcMcQLhOR0HY9FH2pOSeTYf4cGuvFi7viJen6m
pSpCFtqfAn//ay2ISTdSVNWT6qef/emj33fCGo5AdfcV9EvxtIXXHqGzQCZinG1n/iz8kgmSiiPc
QIt26j5Tp+HWPPuKsPE7cFsfz5XVbfgt1zlbTp3WZaWqeXH6pGM/rqT0RNdqONHltiP6AXcpHUt6
w0mGToEopYw4vxVU4P4zzo0ffMWdAxti665DmIekwi2rLejpbPzW+Vkn2qL+aD1PiJPzYW/vwVXD
hdHAEVrt1CthpZJ7WRQX7T83q9QwoUmMKm9tcnRm69Ri3XA/PUFKjbjt3f4p7nQd2zFBbqRVxuXP
I/PToMywkB6/CuwNrlE0wFye8zX8v/dk+AxR8g5qYdzJ4ycOHxUWd5Q1Eb+sjR+X5zF3A86hauZd
pHqmSbvIRRiCD6vRkhJu0RjnsI4blBN8Yx1JzQ7YjjheBsKEf4r6YLnGZ70zCYkp3cUK7BO6x3Tg
gxQrlikjRrWE9iPd7ITl3ay0VBctdIXyVUnVadhZuFCyJEO6aafCiZYSSSQig0Jh88r4JK+SdxWm
PoyAkQwTmhH29ZjCQ7tpnv4cES9VArgXrRa6qkIFLluUXCvjr6/ZyRueF7dZEykEOjuYH4d6pbE+
+1gI9r5tAS2g/i5YgxBMcwuJBRZ8K5ZK+2iyu176g6E+5NAzkb/7Q+c+DhyTmNYKFxmHuMLF6qms
FfEwIro6GErbg7GJRIsUSkl1waDtg22PWqFJQvAx8yf/G2/OwrF1CzqLEs3y76s8FVw/GBqVXz1t
F3QaeqnR0E5iI8JdiiIOdE7rKLDTKVJVibpZEzhXE0BR1Ba8UWVLW+1NGAvdW/48mzIUhcbsmmZB
ktGmavY0hCioOYuNMv7aNhtOh6FGB9Nc2hMCspfj8fiu5PicFUF/edYvlmP3TloFF0zGfI531wUa
L2uXsa8CulWH2sewxfByQFL3YD6dvS4jfQE6Q66Wt8jC2kNnaf2qK8jFz8zt2wyCbItjHzPv6ni4
HKYA7zAmyM3bzFdJDZJduUCxfkg+L3f2GlzL3n0nxNFwb0LtGo9RqGuCK/0d5mQLjxOSafO5WDBm
7/GH1MtyZajFaMkylGq/w50cjVMJeBUn6/KWZtCHdCbYMpF6Vxn/G3giQq/x6SLmQmaemrohMPxY
/gy1Jz8Fss/7hkfvoIE9itzhezh8ONGICv+Bmi6uKZImAOllR/sky6rL49R5aWYQOnPa9wYzt0/M
/7T/6pXwQ+c2EPhevBcIKIRzP0vEioeF0MOu+A3Zr03yemiJZ9VWMMqDVSkH3qdaFAOmA/NbUK5Z
SH+b7mCLUIue6n/RWc19hVMziGFODNBF0ZPNgsdhYLOC1xthe8E5h/qZQxfQ2J36M/LovqMpKeRa
gjaCvXWtiZ9HvlcGa+ctctC72KxcmQhQY7FPYH9FYB7EzEfxobH38gAVhRW0zdbdk4wXD0iMCCiP
VFrMSxJw20NTaNCZvEegvco7+uGeBAcdC5tD4n/6NPH07p2eN424AKtXrnyoW/pt7gMNAaI/WhyD
VG+IMgYUtXe/1W68fHOGriFtTkpHT+dJDCf1YSvhSoJMCgM0dZW7h9YM4+oahqh1fxs6AU24+X4t
xcjyaieGffX1XDNwNmoTNYQULHeUpPwBoURs3kBFrj2YB+i2DCiin2xO9nM8zKr9tSz1nw2UaLNy
+yexDxhWthrfb12kxF7VcNpEUGv8eCZ4sC1H1d1+7OcaLqNT0LFfVSKBNH5p2BUvF02CEIGs3scc
z8Z5m3oHTUiKut6ssu4sp3QOBlSOZwaOTWAdDPcHrzTEjfpRXVhWSLRt+sm4FqvMJUqnEVvAld/T
OhroQmyr15hrq70rkRocq0sVSUwtckbov5rdfm4hMKL6Ort5qg0zpYYtRjQKuMZkrHSvmKUDFIsJ
3Yq1cujYwmna1dk7yfKshegchnXler9EI6sTmgsL8VWbZlUS7B95Uhw7pVgJy6qzbDNXHIM5NfMb
OIrE9by+xWFnB9XnWdDRGwEX9vfJaUsZHUCiCdfdXDXcfd1A6AtOIWOCFgHsT6JXlV879k45zJBL
JdhXulcoy8cviv1BqIm2jI/GrdYJcB8Ia0n2dKNoHpDGAWMJZt+7C4iKmpb6UwuhrTDfsTftu8nU
86TGG5FO2cGYO/u5newlGDO+AXk2lPbad1fqhaqzBIVY3Wchx0M7PlF4QGnKsufoK6Bh3bXiaQF+
8uxpyQAe2t+QKem0fQWZy2xu9x538YMuKxh0/AEQlv1jwZKHSnBSzgTey5oMYyrcbvrtrKiPMbkJ
jcu3D6xrlt5tOkYA8eJUEREIKfw4lF2MOMJbTG9Ux4Wq8uuk/Zd0Z9uFhT4n3E/4howkPUtXz8sf
j7lVwHDEXSxUbBdAwaiCSEFbLRDwOOATr2xdWSsZ7TPYhduQPCylPT04lqbWOUqjaE9IiZwm9533
xTYYs/l43aA6gOmZvVZRyHS9o6owuLJ3rN4Y83FbFhLxAYr2Jlwy/wb3KQgNCllpcgA9w0jtKzdH
xTJ1pltdRztzN9+Og2ctb8iEGkIFKPMD4nvcZaYnp7JwAdl/B0R4wJDh24/rTZWr7i6521QhietT
uhnAOMcwemvh+Bltvmn8b/imxK9PxtXfqQRZLdQ19K+hMpKe2Ymy1iQnZRsgi8gvvMuCAAt4Mxbk
aOUDbBq8m6w1MK8hSCV7NbivGOFO56i+PZggjejRi8PjHO4tKcDVS04aJt3APzwOfbVorVAdIhOr
BxwYjlk2O5Su0iepYIhUHgvcV629mkcquyn1OsA1eHi8IX+j0X9TeseV+ihngH5OJwxwltYL2EYB
xus1tvtugPasjwcWmjW4k97b1NBAJ4Qzb3ZB1zvdRJ3IKsftJzE5d5GwEQTGHgZp67y4F+sKSGJI
uLYZOpg8THepItm6OIL9aqNR+jmrIxJlAfS/50z6knEmQov9+hR27SXmU36w9LsCkbsgKfAZglhj
DnSCxjpfhqZMmwNEiXq3zjXOuT/e0z+fs/uE0PEgIC5wrhE2drwlNf5qrrswiucldBuW6XwctYyU
VLjjaIXUiBvN1nxvD+hAyeJ7WBtbyL56w5JkUHHPpfQA+qA2UgMLhhuz3t3e5TRdrpEuEAD9ka4t
+OgSy3kdcFJbA6dZzMh1maAeNfAZxyh3nDGIhT2K0CQ7pnp5MCtRUQN1gTG36rSKBvlOnK53gqJz
wImBJuYAzIIeM57gc2bzUByPn0ATaDchX4idr3xrbigZ6/YwbP53WO4hcFfJtKA7yKKGs+GXSjPQ
PIVp/mYyDzM1rKiLZltLcjqimiXX+7NtT3uftmIs8sOtD5r8h+UNLOp17GrwB7rLAFCXTb0pxcnt
kNr1/ENPGxFxOwhQxjH+4Is37gbWYJlfU/guLV94CrBvliEwkzMZaTAWYvpoOi1xurO4orKUdgY5
WEGDM3hq4hgaYllI5iDFu8kvKtx/AjWkUgBcTcTemnt0cfwHhWUWRU04HJSbBhFUxg1k6Y+BpwL1
02vwtK2HyinfN/xyKrFZcocToLqR+IgkyauNcgdsiKuitl/HdwndxxUyXgqYysULJ7vrS6k1yn6O
+9GDrTri0FXgqLDkhWZPpeNOSKSx0AYwA0/HYQ/+5IeRCaNhdNBoUw0g6PatTGIXxFfYulOdICco
x+6SxS0AjrckvAMaGmR7uyWjdnaYRv/io3BsgDd7G4VvBu7SDa1+GhSLKY1MctetPJLZTBon27fa
oONviuahCZPvTszNiwspN8EHJcDR9jOUwQsNqzKRZzdButRIpXv4plYigCnPRT4cJ6JbDr5cRyrM
wq2gEdNW6O4hSrcEPzWZ8bPp6RUyFwfHB/gdQS1q7z9P70fplJWy6kgwLOyqgZLgR6fbRZTp1+jE
CJcD9JI05zezrmhSXbU6fSiVTBKscdXV24yF7k/0tCDubJf5OWaI1R/HrlmKxZv34w2UnG24wzKs
Jkr45NW8MtG+G31DRjnptMk1isQWUKcfFnTMLYqaaR4I8q6qQSpmeEcr7V05JZ7aBKm/3LPe/V0O
w2IrVWiQ5MsW7VnbGSM1D3H5I11+eslTeO6QX7N/UBnj0Kcv5Pawti6uzV/ENDsnKmoXlAI41h+q
SWDHBdiZ5E9Mr68/XdOiOCE0/0QJGu4URuSHQcwwry3m0O/MUnJidI7E/bCS6SAkiz0I4veHV7EG
vIhFVUFELTxWVdPyF3iXlJ8UfHNebp1LVyoDh89AOe9WBw0HBVuX92JmM6bJWAXpAdi1x6k9EUXW
YQqt/oOptn+YhBUBFY3mXBuDu72qcjXhMjDgkqWGEDrdtrwQCXI4gcrkbaQ7Cyyz+CpMbaXTO+Pq
uPN/sMB7LO5pHh8t0F6H7ePZTmnj7uIZ6lW9EWyUmUAZT9Fqp8sXqNkwpfGa1C2dQnfQ4sHJ3OT2
XN27kSNg75uE8tlL8X60/JJmcwTyxZc5rbuawJtxXlftIEMb5LFybcghHtE6U8qs4SUwp7k4TGZ1
9jIxgNHWvBIMmWCrWP+2LHY3I+nQ0sRkYRBB0qKXVL1cQiavJpgi8pB1GD6l0dbVKzF1LcMxfWQG
W4yxK0jjrL7ftddhARcHnpdXfspGUhkmBwnDwKvHltMjX/vhxs2ORLlLgjXGkGbw5lL5pemL10Cl
Sweu/ZHpUbutbDf23xCP0vL7utolwjqPkhCp1sJPoJ2Zltp5ntG5MWjrc/zW8taEUTROHf2XDmLC
wO8Sctajr39bRpcp4FbA97Qvgq8bHo4/QAhaI84/BIYWPAh4IKezA6g+9v5/9Df90bCh6FZBpxwd
LkbqSOycTKF377Mj9QQDOT3QRFeBNRCiHDvSb3ZyhSjWkX2NJg/u38Nzhailh6A1NYIkg06vMrNb
ALC+Ed1/JjmF1rpqzwWmICbHKgSiNejnW4hJeL+ffDFjOv0//UJqrRv4Q8TTeRS7Lr2DOnL3x0HV
poONWkcLH5hF/uajvt//7am/wr1FmKhQIDAgtA1IddOVmt1cCnizvTEYNZ7qDKvtSKSx4a+F3WHx
myD5+Kmyju8ZSpzHi0FaN2lzhz3u9n8cbP/M6RxY3BHN8+pkYlPdwFKH7T+6g82AHqWM38EjsSmM
yhpoPMhWD/wSyas1jurR07cov21/eOmSNjSXJl8O3jLPPTRcECXQ6n0OaManXKwbiK2+RoVWKs7R
G2szY8M0gNfDuQOkCLy6FSmc5DKK6Qxb+oCKrX/pCFLQW9p6egnVk4a339slhae1OjB+CooOv+tq
n1mZwmmGpLkf3q58tkwzI5ShgBSLJh+v0YKt1G8CkrKSB+EOLCdKeCth9M89artTbjpz5TTrZPMt
cCES3sNF7cfC5E/eszBItSjUgxwCIHo+viHhBdXXPYz4+/61H0TqmajPflr0OMTyWLWG2QWEvPlS
BonuJmrru/sDIV1gWd+X2z3d5PzoUUNCRYDCHp5yDFUPwoLFX2KVDmT5Qcdu7oFjS8RdaHSxsH0b
J08wUM/MFGFaO5bFfJVP6cPoqyYqRnBdZCjvrLfdbPo6v8XyvAPrFJQAWdS41NDShCNsEKV0P9BG
AOgo0YmEPCPsoH5YSxESouiGWu7NWR8RKWU54lz1WGZOn5MZmDF9BVz+/TSPm6D6VkXKzEOMN+cv
CmEI0JWn6k66BjfLj7TJkF6On3QiMraTsS3SIXH2ENWe/wE2vCmjsHXmSFsCOvMVsYovCfyz9qjW
3t7AyyUF9jvwtHwo3J6faSN48JlATOivmRccb05jXvYNJ0I0bG2PEFVTa3lKgfOfxMui2dgUQR5p
AeFQolsrOVd4S/XoyloMMILXzAzjJt8P2sYp7yOD0oKgjOXKf9tzfQ5YPIjAjOOUgO0e2KAMZjG+
lQ+lxjTJD+TfP31VT9aKRStQeVVBfWvvs9FJDPBrkSHm+3DP935Y6/zCvlAVShPYMyn8oN9aqIL9
nLtQcnos3xjJXqHGAsBhZroZRB0LX4B44nNHsKFLlsgvAQPDZu1RzQvyU29EhH7QgTcGezxpLSfv
ktzbHpDM0GkCVN7unhg3318lWmwCcqwEwkC5wFbMrBt307TBYTaBYkxvDeM+JgvatDYYnL4CaTlP
xOSOVgJo3WXuYgSMOFzNZxwjA/8X/JNn0z+3Gz2tthPC6UE2HnyEReBLq6Q9X78pZ0nEA4APYBaT
j967kSE7yUUyba5ffxzdxwJWJzm6o2io2b0GzrnztONMJH4bgJEx10jQRFVwpLU0XVTk6sOLj/MK
c5nyRnE0sC2mPLQe3rZ7CXaM53iq3cTjs76aXIWpaQtWqfyBQjGbuzQfMTCutPRdURC2oI3V3B9H
kZokPsSbq/MQEmLy39gTgW1JDu/W/11/ZO0mc0n5GR/T0mJ0akdVOKZHrOah5bWOV/OVK+HiqAGI
z9EG9m1kz76afkwD/pV9CrO+bfYdG9XAvXushoaPSSWqCKhgaTmdP2J9F3euB684JBEuldtL4Low
Xn3CdT2xygk1OwrAoyebAjVhmP7PN1n9kfYBS9qu4C8xeTjLzhh3+vGLnpqV41QQeqdNKcHu76r/
wAG1onIYf1El0avu1o5vDnmR6WZEyd6kEQ4TfR4I7Qhg+xhANVc89p/38aQlt1NlG7rX7IouKKIL
Fz4auYcghtFgDzIVHN8Gh7vwarrXxs4VF8rNDVFa2kbWYCiVqij5/z2ntdqS3q6L+t2+W0fUSQfY
YSIdDANQu1bynr/8iBi0FIMSzIXX1WL8llNkpwJYsD2rVu562Z8hV80ZcP7NCRrZmas76ysOEkmU
934i4HjBuQZ3hUyhMdNH6obv1xvZ3IUE3hi02XwIP1nMeCbkChpyO2ZVQto0Lp+WJ6Tm2bPLDA+7
uG1qfzptyKY3PuICVvdeYyGO6yIRSZeFwYeLMp0CzpvcBotksASLcErTCvAVBuub52xsfUJcMBJd
STrv8aWUeh7KsrQnax8M2cpmMLYU0N0ai3HJ0ihlvJvMH4FqW1MZ1FFrJrO3f1oMx2eg6MbQoh45
OFQWy6Pnc+/pmAB9QrfwvI8JhJ887rFR9wfFBDwFfOSy5IbGxJZlupmfznCUOGaaUgcvO+OHCcE0
/1eDpO+k7Y3gfugvZ+L4KUo9gukCuRtbDwlm0udGBQR5llPWEXaMds0H+giq3Wqqxbx1SjECF1rG
G4czXnbvljJ0YsCDZ9MgYHejeDbX+rjU5CpldtP/zi2yP5gL3wo3hUK2dQ3fm5mT3GvCRH2BmBY0
FXh+hax+rDb2LOjFIU/zvio4eb8L8aDupx9eT7bprq118xP3UF1pq/jS4hVIeP81UUL+U+IcXgL0
dYz9LWCxKAldcYKMkV/WwKjrjonDvog9/+HfO28H5/JbEfi2Y097QWaN3Cy7MJkqjpQR1vgvOYEV
MJ55u74n2IeLahzkK2EScKimisyYFXS1E5d4sJ0jt43lve0O/zGNRdeIl0IOv8DrH78QVru7T0pN
SfDWs6P1xfHbbRPx11AcZjtC0ZQMJmNYFnWzNHqYomWaaXUKT7+yQ6rrQcynFG6OWsTtyxjqF4B4
jQlCblu8GPnJXvzqWy4pA4uJP7aAaEQHh7VQgFeCcLe4aLGqtWoj10XIfvr+pGC9/W2ZFW0N5bgq
3DTErje7BURQuAonrqnhYaNNRLRt0EFjZxRFR8/Y8XJT1eu0tCle608OPYMyihS/IIkIP00D6JSC
inN1YDIgCWoh6B7bqaALpbLDnL/n4J4shVqmhfPNuQINwfkgRmJAWXOdzqcInGJmBbDPY/g5cI/3
mvz71mOU49B6kKKI0CVYzE9Ym1KP5zEdf+LL+fubnaqJldte6ppLdWaTqR3O6DPzak8hpIsn1ZIE
W9zZae89+ZYaexAZvxNqHW4CQqA/WgU70nyskRV8b5Xmc44+UPWJkpxV7ycRvNuLbQKFxtj/0fWW
4t/pNohI/sFWf15K7sg6O7QaLLEsTDBhez1uQg/E2RFu4wqqmRzC2iU1QFs3vJPwjKQ8Vy7dReP/
RjK2wlMpnMSO1cAOMHEwmSWAGCQB1xfGgWfBxjLIlNtmrzFOrOoKkijCGd8sZtUzrOz599+Dk1nv
ko1DoRKj6Q50Q8XyXY2rtlRwlUFFUKa7+ELqWvtpKIW1x7X17E/7qElKZcG9mbjkakbx+9npLenU
wUNBsEbLaDvfoBxTDxNLpZnd+kbkhKwk0PlyBd9uFfM19K+UIuc1ZHLk8PtOsrlTwwEbzS4qwBtd
QFsZK1u5Dr43HulN4F8n35kian0TnpS7Igp62hX8G8cn6FPtWNpsgYUiy6+xwaatiPcz+Moz9xr9
gtuPvVTg/6AV84ONU5vNgAGRfUHIZYegHbg/0iYnM4sE1XeWC5jnjFWO2oi+684U6h30ZpqqJCLC
yExdpo3FNd+AfY1gPL3juOyyW/A0tijEWFoLaXcnhiTxeaH8/0YkL639yDplWUOnJv70x6O9h6Vj
JiTSvwxBYOHlpOEVcPyLfqntODHxTCt+Pht+p2zCdOhrIvNWaRxEdsL4yt6lwPlOVmZmyWMhiOXD
myg9fRwpDFXqy3+TFJ5hBSTdY9lS03Vxmf1R/ZEyN91EHdz4Zmk6e1hyLBJrkHb53h+pd15xjm1p
xCCK0qn2HZEx0ur7i5VFBG3850B+uSgi6JeOStPlLH/06oJc8XAcCSUM31NrxIgNavFs2ZWQ4Fyk
QbOs5NJRMnCM/80KjzUUjHvKY7bt9f8vGiEyFn1SNHnFfZVO+Wrcy4ZjXShEcLYHadTgEZWi5x9y
Fw4voiyg6BEzQXivqNPduqw1reP75+cywxGQ+ZumL7lL+2EFn67r+x+lImpO5TGGcXzA5yhwHsIX
/BP9IGERQu8x8iwagJMGhzJzWlyKCuHFewbt23+gQgBi4rUvLlNsgD40ws4olWUtUziScingJ3zn
nEeBfLiRxHVf78F8PRKq4i9Iezr7I76FUbIanRUdY3XMiG0HhRU1+lPoUcY/w/L/NzJFbIbbfAdi
LXSQnfvW1e+tFRnX6dCYMQGechqjcL6gCq+7I1Qe96FgzTf/yC+HKJ0v8zEAY1/At7PGd6XZk/9Y
xmgL5N0D4vM73Hb3sWnAKYlxXVPxy9JnbOXGl1ZytE9k0pp5vH/+Wh+tje5PBpo1Gq3hEHhBrFoZ
h2t1qYopd6glhlbO4SKm3iXHxkHpJEHaIUsY97mMWC8hqHw3nAgvcX8pbKsI84DqoUlzqoFTTCvn
+aNDiqvm1NGQpH8qrE6hTCyAfeql7Gsfb6HQm7oVOPMsKOJ0hAipN5Owr3O9j7FTuS3Dcw6DoAdC
06BDBPkEmCuC8bFAanYtauEcpST/5+y0Lai7xoPjRcFCzOpjYoR1nw9M/A6/Outkgvir196/q1zD
jqk43NeNYry6rGxChtFN8GXQbZF76T4ZxLAzrV6WgwD0hEa+Cq9uiyXZKh5KQpJElnHpafvcRWCV
g1k7SIJZgT4E0cqXMqkq/KQ3OM0jXvZEisJqTdNAee+9U1hzs6d6/BbKCa8rFZmZ+3tfAUeYxAZw
c2dmNPcB62bXXP6qsEDcmrAqa10/Mia/VEFPvXl6/eslsQMFXR1CPkoAMlHHGl38yrKcties2TNR
AbcE3rh3aYnRpnv8ctTVjzVo9w9N4FdSEwoh+gUtVErLhzFqeYbeUZrHgsMoFufq1piy7mJX4Kjn
ugCM6x5/U66BwCA/o/XgAZsoe9pzHBo211ZYHZYdAyv4KgmyuZKeDSD6n/V3RPqZr4XZvdbv4NS5
/QjUK7EcnuMfJvORexXelqRTMw7RHZJT0qCMTsRqAeYVivwkdvCzacc8gWKQhrfEKk6sVtzMlcX0
97NXa2CQeyCxmr9W0wJszRk4aL/hW5H1N5MgUx4Ucg6u/m8XJaphiNMtYS1qkflLd77g3DZ8c9aU
ufQ7mf0fgjMJtCRe2AGHLByQ/iwnCnlaQQ7cbuT0i6PfT76vFfC+KetuMP89kH3uuSNp5CsB4x4Q
Dg7k4MDD7gcLYzI6cn3lXkG1+TrBrx8jr32WYnI98+FpowkQCXcun5JRROsfH3Cn5AgvJDBQu6DT
Za9l+bCDNjRrNFU7qY9dPQlYT1ruwx0hfS//KHfrGWJRzI+Jaej8Eb2tOvhw1UocUnU6P1UFiebZ
KE7QNWAdNjdp3LdfwE+h6aaeL38ufjJPKNL024aw9fdSVGtbqFVHenpq2yoRf5ssyMWn3QBy7oVA
fgzqNFGorAgk3QTyKMJy7Wns7T1rOZ9B/+NcXxkusSuCcs/FXHMkN2HWqlwuykdnC02gNXkzgvJh
8xeJzDykZbH2XUqQ0kZkE2Xrr/ljvrtbUL6q0t/KOjMyZ7BeTi1iOdDBAPkH6tQNyeJq1eY2dlzY
d+YBdFnigEiAjVMqH0Hk80PvOXpoEg3qRces0qUaYzXkjcA0iLaQCpiPWq39o0at1fESsAqviod2
QekblWd9ueAjGAW7LYkj/bjfs8Ms2ApDCF5D/0nmnQovMMBPLGKBNbnMB7dImxc4uP+Vj6XI5dhT
ZumhVxEzFJB0/yuh1oI9Q/FalCC9SBwzoMCmHHPtuCovbncoXt4a9P+2CKgHAXP1+8cwIjw0SkpL
ezXlIGTD7FtIeOrWzcCBZNViBOc9xav0Q/toagc+5P+MuYfHnZyxemsOPIRrYDNEKp4PzYuwHh6d
4yMgyLQb06Qcp/fMVr9I2WZGZxnbqvJ1YMuU+0zZM7O7l563nDaDGqbjumydAKx2vMqGX2jEl05Q
doYL9NqlVfe7CRSpi92aDdxRSBsLYTvS/ONS9cVJoN9Wcofu0mt0cR/Xwli19WMyaL4Q5ZG7YxMn
6sBec/E8HSC6l5jqJRkoplDIg3QATASHP5nmVsvYcI+VVAnqzJPC/qi5N1Nk6dqDeFOm4TjhJoSq
LY4DohuxnhGMwt6sVMhm4w2so8YApHTHqeJSkfShDt9E0JKK36L6aQOfRQTD/vCHHGf6X3LsvrGY
tPjf4+REeDWAMUdhhIc1XS4IcA3RNrEJIVXatB2RIa//zQySbjOIh7M+rMCyaTHNYcPcVBLxWgRI
o4nWY0g+YojiKV38AKLvqGxvmeJGOsF+v9+uNPWQpLLzypmyqLLectIwcWvwXTxFAJAqCCNEt2bg
JE62vSCyMo6Vr2/9YGaXoGFO8PSZe9E9odVIz/N5LEOaxL6zaDn31Ebl9iwz7DTEqrW+6Ph2R1J/
AVRmbmP8gYXPcEQ1cbDHwAXM8fLLG7Z3Mmbm8KHF+r3Uj7tv6g9IQvW2qpzKIr18TLLSKHmaGWai
YMeEdDD+5LczCqhTl3W9D3whjeX+MNdRplfPWvswfQS0r6LwgBmbP+6uguMzT7V4MEx0q9YwUHTI
mH8RrXHD4rhpFWGiith4gJD830mZ8SCFNO22QuBfOZdPi4U9O1Sp/RBKIKcFQDga0fTwP0TB8rJ7
MiiCrMOMDrHdzSZ+91ruNRc4alQRII2d1tewd1VlUw/qMXXDeY4zFcmVQvVIo9S5rfrFqn+oMFG+
+sCApc/odYxz3MH4FWO0YGOpBne9aX5nYB1A7DacJJKnMQJ1uuHI37EX53tE9maaWoOFSw4OZxMI
mswTEx7JuZfG08rG9B1KmI3GQdVIAyAYsTX5w/8TQ4EaoSFN0tFZsxoMktbmqJlhOMH328ueKeyQ
ZKstXn8RdjBaugs2wdRupZ4tMvOyX5Qq8Vvrahlkfk/FQBtrzcuWiwyuYjsoQGaQwfGCaZTyXtSr
G2Zu1yX3fzk1HRIWKKVTNST5F3MZutaLqEVyl9ELEDsQm9dJmPdPuWCrC1z0J+A+mKhGryj5skkw
b4DJGtFYewg9qfzKvbnWnSebwO6XZJMHVOf1CtiyT0aP3jGh/QwDJ6aKrOEg+Hu/oMUjR/KfZ/u5
axqecnXK44dUegHLgewI10T6E9Z7oIOfxlvX3+VKcnwlpzV7Z14YTfp4Vc4RjMg0DqNur35IRBQZ
XOA0ka4CFTHkeu5SE0wrb4zA9O2Uagoo7UCcvJnGhOk0KiXaWvZLjNr7YEA+5ztFv/LRATmf+ylh
BohkraWmx2b5LfuX0a7w2Pk20p4pzTPlH3OABbb0lTga3dHFJD6eQdghwGaDgxDa1pNbIe1bNyoc
S3OJ8rD4Qs7nfriKiytZvQUJ//FNa9GnysuD414I3yXOuKKu4MuseTA6PCsDQk1WRftYjjlsz3Bu
NyPglIshJhSTYBmdWrK/SZmLo/hjzG/8RHgyy9GNduxrAgVbpGu4BWRpNaZgX8uhCpSUpUzmQWsy
TbaXUwvw0qbpk/M3B11i+xwQlsxEL9UTw7dnCtlRwizsiCdDptRZnPiOCIyg0GK7/NP1yer/L8dn
8ln6kKjEJQA45eYXtpiLIkUr64g15fr+HPQfo5h3f5RdG49gESI7b6BiUlmHTi7zf9wPuioOWCmq
rcFs6B6GzesUiu/ZUACHUlw7rr8Z6EoNgc57jjwXkMUiG0pCjEwR8BTAG7iqXnJ7cGXqEw48rgqq
tgWMdLwIYCAaV/0oaAW7F+eRM1VRe0rKlu2TMgDwZ7amNaJ0IchwsEYlxFaJLhE1GygfC23yc/+s
n7pi7Oa0VyKwwhSC998QqZOm3LCCwDHTk27DiK5pp8qOsRJptpk+192zw8ymqbt5hU2pW4drVnVd
nybvqxkr1/N5hIdB8QgB7ru0TUOVjSccAHxpod8rY1EgHJSCPQ6Tn6XFXZlPf7qgcJQOWPVKVQlU
AAIeuSWFGy2AvG/0EgKjijUqgnT21+gEosf7YzKcIp/7YiPnfAqmG2zKgSm5VVFMAEQKkCdXbBoz
SqaX8AvLRlJ1BOaTpG557LNQZa88J52Z5R5xBQDDEuC5LuyIXwTDlD0qLLahwK5M5S/IOnb2KqjZ
Ntj86fZNVBRQiD9+rhaRulF1LJJRpVS0QUCZaZpK3KSY64ZJf5cFTtxUR0TO8eevzbh3nfTwYKNn
GQDtzbeOpKsLj4JfTa5NM3GiMTub+5wEq3veYWYMtoXxUe+vAiXw8ABvXdRVgp8k4QiFFrEZECTb
TEuWjip57aJmYHkdu+DcOT1CsxhxuJnjIWw/FG8NfM70MDW2T13uWXAszV5eRiIMIMLCPG1IWp4k
Op9DQnx4ElbnLQhodlya2UCd85X583VK4lH8/1n/4AN0s7/PiWu0y/3ao0oP/n68A9fZZSJEk8or
0vnhTyr2kVm69ga2Jkj+rnHdgGOYt15ehfsc6YyRMMikZFoH+HzBWimJMQAYkYTo3qU+HQS1KUBx
qMlqPKGjluZAKFea3zJBPz/NOQN5IG+jvn3CCb4f6QiPR4jmhjpSDqy6U1R94/Cp5bVh2iWo7vFJ
G3KnplK/9WwhGQd6GYbAIoevnMHfoRRDmu/3+z4M2TaHru8xboY3MbdeFSCpIDJ2XI2og4tm3En5
xGwCtDPfqA3JNtxfPJFIpBrH0z4Kd5Mb4fIKOPXyUTh3pEu5euzOZLL6rwkJgXuC4DKKI/uO+RVe
BGD2aFHbu6gleq0vuFgj7eLe4waXbl6OqCkMSyydexARwXWB07ftL2/LnIUNMC29Azjn8EASNHLF
w/HwEF+IJ/VcRVa4g/VZxqALktsebrbFUtKt5Gyme/k3MiusY/pUGWfbkfrPqDsmE0pEKsNNN70c
h3BBnTMwOvsz2NfWxZSgTfCa3T4yeXhAdro4SyOIydKwksUD5wRU9HXbjI17c/j3fs+3ew89zbIC
A36e+17N4pP94bs5TrA+MrprRRBjlN2tXUhq92q8u8+7IBoa3dfpV2PIqCpC+Oi6lFOwfxOmcEXS
LGkC94WtQwbk7Wc7vTPlKJCR/0vz6h5Lq0X/WoWxZFGdDIIrSsP+NYZDW2+NM0ZqYnTT0rmqud5p
1FtWGxvIo+VWul+4QrCarlYw55lxa5Q/YwvX6IPY/8LeUHf4XDjXYn5RoV0CuYAMo0x9H02N6I/L
J7HNdGz0uFO9ua7E04kOXXcNOIn6Srho4fGQRdGMPkEWhfDNWUcaPiGXPmK23ir7m+4kiD4v5Mzt
UkrFNTn/nl9FeArlbvcO3AVs2EfnB25NJ4IkEDZ4+HwO0fqdGyxjezqkIbOKbfJZCA/xz9QmpxwZ
moA0aIT5Q4Kf8iaZmbNUnOcdRoWuIeU3jvH/jBF5umf7TBtWLI3+B/cqv3t+84JwNGvSKYhMJBB6
4/z2H//Tg4q2ptKS6ZGpH49lwRfpZEzEPu820k7Edg6Lh0BFmXjiuAhvO/9i6fd95cURFDScGb+p
YWrzN3x6A6bf0HBula0TtMR23EIC8SpvHOL8iijiTTnDdJ7bkSkcvPlaJHcsbOSfcxgClLFNJQDq
/4LMCX/3iFfLYbOOOEJEnjNUIKy6ZFjrXbLlMZWoTiBPrYSp18RE9iuPxGAIBZD81H8wpdcTh6Nt
D/6MxsFxDQaGoUcof2reEVklfsR/x3s10TmCTQHrnZgZPVwJNGhrwfsjZSbWLg65526d4WqkoC1M
HgAgKel3UCdtOThbgHNEZlWgwUZmz3d2VtEmopN8sOcLEtowxCByObhXaGw25o02rEqx86BH0C4X
XKINrJ8kezVg7dvZf/8BGTrTGhKuqCLO59YfYprGnquCjZ/NxGVx+c56YTCw4Gi4nNIzvN/8kzY2
OMlG8sOfpPGZQWClvYPi5/EO4pvnou3yHJr9TeCrrIEG/FQ8CM5oBM3/NzmLU7Hx4pAO/0JKpNz4
HK5rlD/NKHcIAOZoAemw3OTn62IBOmP4Gv8y32pPF5ufJUuaRSLxrt9v/tlI8oydR4K53XnDJWYC
ny/Zap0UK+mioJOfUFsr6A2WzbvI25WhtEnLua9Qeyvfg4HeNekXTSw/aOTTNMakI5c+IQ6qdBKU
ZZ6EJ1pfFbNpQkmqL4NPFWZlY9Gy7ofoCJ46yfuCEfvWx2c80DkzUyj3OUYu4vxvPj8oNGDureyt
XDfIlziFzXyeCDqe+P+PIvBf4NK7hG+as8vMYKifDjSPbPtGbTB5h38Vf0MQmwN2UhjIFY2i+O/S
dEczME7q8Ji3MIE09a0a3Qihgei1Aa5hI4zc19hbx12b+mXxtu8EStaKlngwUGGQUCz+Sh7IgjwH
nElRzJScrhtRIahBF3ptqqLktzNQ6lv7ClrFMRr8YVOsFFtVs3GHykVcDIuwUQx56NI87/MkfhGB
69m3QwW8/h6GZMbSivND/3k6u2cWnJShH6cwy3d26Hm0C5IIdr1hpjjaGsG0Pik5alSnVDXGjKCS
fHtsL++x1JRKuUlNBumroBCjJX4L1hTwUL1ogHrriA99EfeGjijgBUfFoba+tKPULzYVOVJHvxiI
QJFpgzjO8C9CPcFoWhu6ViXBE2Au4vpxSI8+e5pC5OZvSvjY+Sl+e6lQeqkhhzeAcz1u6puCa3nb
hluuXJOUBprPiMm/pkkbQRS5aoh0nYkKXpB92pmpQWbdUdGA+EGlAfEZp1AW2EfUKgyOj37lRw7L
LF+5B45JDiZhtIUjuTW2pEeMh2GRty68jwibf1moOv+xJz/8Hsa+jah5ArfPArLldLVt1TY3hshk
zXZR1cnip6t0BAshnFkctPls1Yi9ZUR7EwuZTM3lH1+eg20OxYosx6t1SsNjI9SkrvZeCmXE0lM0
JaU/ykOAshse1Pu53QsaQeg7ZNDq6qymbaTOtIHOiPhn9J7yydytB6WbrUZDrJDULTWWhGqIaC+Y
VxmnB3tEiDMDPYLK9C/nBYwJpYWjBMD/ssl86b4OdOPya14MNr1kO8zrrM6JBpaGZYTZ+PvyziFv
YtgAMHikfLUvXMGuux7i7MFra0SkvPqDVFUC8Td5WOGMqNCSET5suPyggkdUOXAmq0nhEYONKXkO
vHJuQ7CYJKs+fv+tCAG+eHV98pLEEBQzqemEXHq9lXBtaIasI7ttR926c+Z1cipC8YGxoehEWr8F
DPhURvOep4OqsVU7C/PKU5KxX/6c/63HKFOsJjTdNQy0H9EEZpJtICFJOBrOSB71aUgpv0amnZcu
lF5fXeaOii4Nh1xrF/jOXJOe2VZOYM2kQx+GQsUPHiA34MQ/Ouq08rD5FXD9HWg3Bj09c5GspB9R
b6x89ygl42BWvp5vHPDvz82dBfLn3Ndfp7i7YaRxrcIKbYE6g+nZypgKY9TgXK69YO6QA4Me/1Xr
7Ls0rMO1F+8O7/sh27VeUiS1rZ1IJBouhuU+94kvCzRUWnVWaB0TkdpkcBWOFIrVu1h0ovbuvruz
t+Uvz02ch9oMhy1APi2n3gq4KkUmSPoQ2u52I4A5rOCcmPUuXDRQfmouMxQz2G+5BWfH17qxKxMp
tUSIgaeBXcQHkwjuwGGwvOOL8ZO+HLezQ0Qw//B1l9hFzodSZSQlEixctNK8ZvHnblFpziXH2O9O
MQFa+KdelE+UhMRjBvMCNZolJczEMCnqCeqcgBDEGYuK8M0D+7R2rXZQRH1OxHwTFons6Ur+Gv5x
rd8QYnmYA2nqdr4wakRgjT2TC3zh1V9/APw0GsbhdTlUqkPVONDdOq2oFAwPAmSoqnW4Ck8kKUsi
BcGG3GxKpLNoywTssUUDsy5F8cI5SA21O3qkSlHTUltF37kPjEKtkY73HkJbHaiLqDEN8f2aU7AM
IjprQTmjqnVtk2pRGMhhZoLzFPBT+9fbQ0NYRQjInvySGTXO73BW0z0ps7aGgxVFm0a9sSUEvUNE
u9Roh0OoGsoQBqNzpp173vSYMsYMpv2Sz0MKgh1qtbmK3mTBLuL6OOOjvkPY+XT1g+h+MCZ7xP8y
U6hZii9TcVpLjZDT+/ZI+iSduDAAzVn96A3+2TFNd3kot10GeAeh05cExzUP22mwc3RE8YWi7Asg
RwncEzMUfTJBBB3g+dyhmJfdqlsobLN01OUf8nrV+GKMej690Ai9jBAZ4gCCmq6owZ1+BLdMXRDr
wU11o9fxHr31n7A04xFrkCItUbiGLsmUiMQKX4NZ9xXoyxMINRYXszLhZEr5vapac8j5wVI5TdaU
s/Ocoq3TMYgaIwL1mZ43jU4C4/DFQSeOVJPaSOGa2aDCOFxs6CesuDK3eIW13Cu6Li6sPou2VVmb
jBZl/2QrZSnkVH+bJIC+41jsKG0S6kHXOqbB6nL9+o9PS80QPN3haK13MicHjEuTt3qfR3CMva0U
6ozJ6e4sMxtzH9EOCgWEoMKzpUxadCCRfFaaUiMf64ouQMBWZcSkZsY6cw6Q0C+I1dlVYfTRpjac
Aa53BrxmTRmPDUSNB4f+UCSCvuhy0wAHw7r7QQA9NrlBvVkE3RjJYU1MkICKACWthTE6oNivj/lL
QlAY6XbCJz6+O9chI3TvqQJGemHUMAvCD4/QXOCrS5e5kasvB8WAplGfdQwZBlCV9HQWAV9E8GNv
FQlbFOVm+r10ntX5eiZY05XRU/XK0sIK1XXPU8Udw3+Y+Rr6T6vwAiHwD9GqlMDq0MUGv9OQT6b8
MUYj57TNnG/cEhLr0t6fhQg6otb+3tb9UOpoem0UxV5zN1ei95DoJAiWUJCabP5CCezaKinZvlFC
pfnNAWNrjJQyvuuIpvCLOPH+WfdKaJq3jK65lEx5/45TNyhZWFEfBxR0TUNp0B8AS8Ior8e50f92
IhlcxLMIHIXjzEX2HFIepWL8A4RhHHUxpA/uz+KjuXt7/vnyZ1Jx/4GKjUcbNQf5vQ03At/WV8F4
O3ehcK+Kxr1feb/o3C/LS821MIuW+iWL4xp3GWtz6gpzpQqFNTBa19aZe7DfmdumPjEjuQx3UfFX
uO5W1mUBQpfuh+9ypRvo0eAFxKBAArVF7HTBjnSCnQHB2tbZ32Uvm+/sTSwzFMip2yH8RnkkN3b5
p9kiHdNbQ7RApadVunSjkiXJKjyGwewA4uRhbO8YKlqHUUjsCXYFqRfWAM9J4Oj0ah6SyfAQA6sS
vp7YEYCk/Lw0Q41s+I0xxtGIA+ZrtnixlBjr1/iN1xRY9oJB66GvTagAv+FVRf5cF+HqxGS3cYpV
izjpYOc2W3WSLMauuDPbON+rxmRw/TUML0nFdt0ad3rjd/NA9mno6vLDB9+EtutcCttYw+z76H9s
8LxfQhmJRRUbG+uvdQjsKgtuKObNxm0Xeaa0Fs1ldkTvbn/8Cs0+bhSo7CgpMkhF6EtpvrSXazeB
vUy3o0YctS1WMkvd4fkB8fgtO4/sRo/j/fgrU4jtYkM98ILSB0W2wXcPvlh1q6HICPSl7TEfwseb
SkSfPBA7x1YBr6oRccoD0nhiXbSEqbXHasezyyEMi9PZvC8fL3/3+HYp6X0YngEEwc+5Vlkzirqn
p1IE6/YrtOy6FjAIMYT+fKIMRvMhVs4KCTzFpxGS4UsMJ19FT47ARNeUpMmogkxi6Z1wh7bClbn8
HXl7yuHVbd4gTrv9Mfx6zajadsPHpPmdvnGQoctU5TECpNFUaAIbbnOJXfzC2JrsQ4r9usiJjawB
ceYSIO0GrOiaLG3FXMoC/SNgxBIAJHdsE4B52DugKQzM7sMv4NdBm0ktDZOtj+f1W6wAPmqubd51
Zh74eplB0XWbaOLDki9lSvxKMBtf7LbkofPu8BB620DIiDmidmK07Rjld0PnsM3BnmIgZFRDAK9W
cao4qeqYZzkryRDcP/rH+YCWcX27ahVOAO12E9GcGFGXJOZOF928WKTT7u4BN1XaAeCEVv4H2pYg
hy7hC1MdSAxKpnh89GwCCcBnWNJLSh3qPoOUT91eJaM6HE+qgG18I2i9tJV7XlkvZaJbaC6webFm
HnvX5iTihNZijFF4YbYpe+VuNjCJ05n28L4m247AbfAoHXeFEa1Bjbj+KmdkcIVdrxFZaCvov7AX
IZhtit+LQOZdSOocVv5sGh69R9Bzx0bsauAgdI65iQhG8O1vBYyw7FVruh4yEDXDhV3CkgILSLYG
vywyDI7niRgLwWKkUZvhkHGhkL8zrETqld4ujBHMG5K700Pzp1CjYr4uPWpblIOrvvt2G482O7aR
eXXL0TO5D2QpxSm1FQrO/A8n9o//kWYDju/kq23zhKPSq91hVzmDiTul4uDEDOmdJaXhqQoTMmtO
6++BnwRGThcnA1vbYd8CueF/3VuZ/cCH+iKfHCa6OK1GMGebEHxZRpqPZhT/DrnLNCI++w/PxUei
BkGfllJhnoLv5kFqF97FVdT0/K2qJFANWJNN7gwPb5/HT+o4xLVwc8w+lyB41FlEI35AArUMush5
bhcus3k2510Or/QBnu/dBsR6T04ux6XpcfZ3OtDV5RrB3EoOUD9XbgCvtL9rUd81i/6EzGb/dIA6
XqMGSQJKxI/WKJM2C4PYWWPZdy+L5CL4RzQWauJoVa6vmfcaukLFQz1apw4a8l1JeAswj6Onr9Q+
d8/O8vXPql+0LW5nX1JfuY2wBLnW9rrCe3nSn/zEYUtwjwyk1WeQCZdjcL7i8N8bwR0El/BgohmO
PVhR4Ui+j+EDFcnLq28Ox1SjHjiqYHnAUzuyNynJf/YFs26Cm4CQDAih1Hft2XUNv47o3wII9eLY
M+OuHxXUndx4VT1BIdLU1ygjjYRYhlv3EQvbDHEW7lxtP8OOSW/js+Dms25Lpyi2z8tPH5tHNI1a
pTEhe+LL5zgg5JnhcIJk4q4lz4ERqHSc9uUkpE1J0Z7qs+1F+TZjVO0qIC481no1ASB+MkDfIc3q
DpZNjoDYNjM5xnqAlzL+/SOBkg15BM7yneFQxwQiWgaSt34lO32tkZuhjZOcCuTfUUiIhzr5g7IH
c+yUi+hO5bGUz65MRd40fuZcuxGNcoAvu/84HJXQpJrBDKl6dG++EAU/cJ1jW0IEOGjXk1V3PTbV
j4PquwtSI+A2JnT7zRn96Z9kqZQnpZ4XZDdiIR6TDk4KvG4rL9ABDmCSAxC863fRVVeU3u19+i5o
FbiILB4UhvN3x2jkhmiM5RHHOLaVwQaQkQ0rKMQUblGWvEzExDUPIwUPFv31XPhXm9JR5Y9OAbOV
RlvfUN2SONemrIRAgCxCbsn71lI7HYbYMEKVNenagtidxKzZundZbT0BH3qWLT2aeRkdJU2z4H78
L0H5Og0QtCzM7doAt028Eu1zQ0I7oOuvTteyXHTx57yq2d8olAbOgyJVW3mH6MJ+ioOHfch3TK9s
cFZDlt+JVtjWmuL5C+Eo6ofqfgzM/TNShUOnKt36nT7VJdcVlAmiK1EsTUh7lUwDeRAwAG79DzmR
7+m4fX1sNLg4aW30fbVvSIEeZzIdrrEeThtu+bStx7IrCENBNkf8etceKd9mSeTY0ER5Fg8bpm4S
s4fwY0FhuRiw3lE84mGxd9aoSqUxllVmv//lcFE1qQyLEs+S/y9w+vhTuMHLTOhC1rEk4W6/u4lm
aI67n8xvGelPXYjG6/p4YDeE1RdI62+luxDEC1xj8k2vmGsK3kx9v3v5rzI2jjPeVABpyRZwBWt5
WLCjMw0vK+7367uzbdNhw47GkzvcuR2sFNRe0mJDi6ikB82+Gd++2/ufR/IH8VD+htRcFb5oK+lS
NzY6okD2AyN/HGI6E9TFSptg4/cO3Fkru76ihArdY2Bynn7c0MH+UqJbGvbKN+0rLwnnDU/k31b1
pxs03IfifrLeBXIMONS+tfRq0fYR77+/VKjczsGc9/SUUHSN/iOeq99sBTxwru+J42bliB/cAHDB
ghVo2MWa7ggO7UsnkL058Ilf+xndeJ+hnrIFWtX9n/K/D6gsqGNQuCPASAQsBskJwBRG1vLnnhyB
fctF5aZAMu+y9n9VHIhuPgLbLmHsDlZ/Y3Ec+w1Rj8neW5k9rWTLI0oN2bgFg1OmO8S9uapljt3K
UaMVcee3bGzrMCu/gNiQMs8bg0kaVP/SpaiFQi5Kq0+6Xe5m2yYnaSeEfiwrZttOCtX4iIWoqt5q
KKYNZSansm52KxziIo6+pdELjjeOzSAg0R5DRsuHkCQ0rT3oK9jRFWPbzGqUGgWUoVtPSmYhyccv
IldBNl4XTmr1IGe0cVESDsKboSOm1KsYl2cAdX7KEVECJziJ675S08FP2BParqAVzUD+YCsSG+dh
0TlcDd5esdlu6dJXJlRXSVARtPxRTNaw/GbYaJHozJsBAHM1yabA4t52s2bsZm6e+E0+tZQAJjuP
8K+bjUxiRmCBQCC75Wmush+OW0LZ0JQ3XZrDh53mOEkryc9yPoWBaKOnANqfYhNuUUlwXqwB6YRh
nIPiAYnSNDZuf8RhZgf/iZRpNnN4H240AXVyi3LqlcYvHfg4GD3jduzGwRtDCiOMpulTt+HWFMrx
m4jRl4K17I70/D8bGNMv6kMDvJqikxIXSsjmy9VZl/nSX7A3NxtNICf7Z+TU/cYBDT5sn5ZG1BOg
vDFpNHRv33fje4Xbl6BIZqpZNx1Y18R70/n2CwpZbFDWxcMPUPeJbGWZ+JMUBHN6qJ9OFaOmxFUD
GMhU8L8mXAclv5phUzNBa7wu9AGCM/ztSRZq4UmnbSY3pGLGkmGPWChB0vsgDqCkvThX6/nh1Zhm
p2LAa+4vDrMzpjEhhjuj7VzVz08TBrCdJwHheT759p9mcK7lRKk5NA4z1b31P11nkWnipO6TjOe1
k9uURAlZdlERA5lDBwHKueMcBl9MjVViwWsbzLs59Dk5TAkkFrnHt7a7Om56g6f0kD9cpsau/+5a
5tFpDLw2u035VZVdW7SUkidYW27NtzhlTEQEtasn/bwSW1QuTOJxbitvQA7tJ4ZUf+WPvkyPncmO
5ikvZcPPIlcRxqZ3dTUranph1XAfhXlbDnTdzS0DQTX9oQp6EJi5eexgTABghHjg6se8MqfxHkC1
nt9ZGjLnncFJRvRZ9tQ7lji84ffyEjSx2U5vJrW+RgauExDsRgdrvPBpNSvjomOfD3TZWUviUEri
2BYxFmLAE+zj+gA8+L3SBbL8HiMHIxG/hTjLcvJo5FbGLrrqrPd7nAT7GE512UQ6FPtBGkJcSou7
1/ZSWCEa0e7+qHu0lYsT9yl35AxTLkAbO8V1QtQ5z89znATsJtBqTfFV2HJltWOUX35jkQUku6KW
eUTeuLPz8yGeAgwpBE+3+vpI/E63A8mG/87dFLi0+/qrLa6rF7eDvLcMU2YpAQGjZRNHwy5Fc1z8
tp4NjWs9QXFR+57ajgEor7wIPkKgPFFPpQRLGgrDpr5pM6e7HAkmLdll3/r3J1H3UdZQcU9MkhOE
3ygJTe7/AQKq0ud1oylcMIfCg9iBeVPXmMD3T35ROTZ1EOfkaDhP3z2qGE+RXwpi+qGxNo2sRcV0
4EzJJD7DO7f5AhJ0HWPadAdolWOxuCixiLKLhh9QT9ZcrMOtcxXsNPbdX4iZGfmHSCvmSzrQn4k6
5wFUOxMrKnamdNfokB6dJiK3Y9XyGii5P0X9zzJLvriwVJ2vRaHygWrNYaGWzkQCVWRL1hSIxLyv
SDD7TlkdzKCgipr3g9jwHJIvbImnYt8TuAx08QcU4ItdkyRbxmSORx3h1ObOli7Hup4SB9ziNjbw
WfRBU++SZTZ0WVF9RcaR5iKJWRwyOD2Fzr7wOYtjwqBIYHX7QAJGRz3pp1tijae/VHPlkvMZanFj
AbA0+3n9O6e2o0+/6fVNRW/C0pVFlSJimGEUkXSbtdlHEQMSgmclvXK8DzZ3WmhpvtcBJ+kpsuSM
lqwT0a6HAXouZLeZbzK2P1QvrtzPERTHFGU7JeDWev0pPllQGA6j7EGd4wkQ8t8O03DidVoZgHdo
eJTYz4cNAX7Fn4uuhAURw/+jsbnOgqqn6X07mwNLpjf5UTZAV5z6xMFZefSpxt9742CX+yktGf1m
tYbSG2cRc9E7/kFoOzOjfjHbdKUBjtIK+sd4ZJOS88Dnx3L2RiCLe89zTPiX824DTex5+0/MjbY/
x9/3wJlY/eCdor/Yv07jp05DpiPxT7tKU3POAolpF1LJpYSsGM7GhkXBrsbZ+ArjZukLh3c/B6oD
pz77oGbP9vN+nSQthn9Q4DGyYo0xTIWOvwRxO7f5BpZyYC5YcLAAw931BMZ8G+z9f2oysdmYqAU9
B6hNCJPSNaklU7xuUBiGBF8SL9waLztVHRvMfMFYJX1BJJnSnxHEBSNH07XPyLHaJrbjg0eW8cX2
Q5rCGmh0OTcWk3XriYIDYmWNL3OQlZkCh/x/zUL+CraHceDEWUyYeDopUAib3l5gnU250kGmHjpX
VyCl01dQaGS793esY98ASckwmm+0zehOMlHwuOWoSiLnzLLJsGoFO46HXd/kIxp6SKxuey5B/PHF
EkM0C1BQTK0LBG9z4pr4RXlNvP6zSF9R9Qh358HOi43sqEAN/7YoVmAyxb608poR7SJGc6kmJKDR
j5O1UVWGwh/Uev1KPcM4XsSQrjVNHA/J7T0a4w5HBQYRYB68TwxPjIqKVFY7VLMePUGk70UsWz6/
93fhYxfa/rOePQ3Le7cRWK4ZAqLpSAcgYxeM4Sctzr9RQEG1l8TybsvV7dcX9LOnkebbBi4Ak3f/
jlwPU/68nbaU4OQKqvBT0SfrAsthTsvqQIeZTsg492FBANMUOLa4ZP2Q7uD+GkQ18y5hKXKoSYHi
1VYwBdVSlRbML+kpT+Ubtrkua+Dyp3yXQ3441jbf/FKJPvColp+YRTN6M2CorhWxHmS95k83pgBs
YqnHZTJcl2nbtdSFpPcXmsRFQ+tZMLC7CwTFI02a1ucKYnADVNdsICgSToVlW+fh38dP9UJE9lkj
Ttva4gMKMnkts3r4ES9o9mKyS8Y7QQ2e6J0Hw1M4GinVibXvExVwAqU/6Yzs+IGLpiIKkEjM0IPY
NWABrRJpojDck2Ru+h3lKn1QA+MLPFf0pixyOUb339p19pwAuKNtTuQrRy8VyMy6Pp3BnqCmXYC1
ZooM6F4XlX0eRSPFNEp6kjNMVgjdA+1iX/JKWRQ+jXJtTSD/2h5NkwhpYd7EaWP6OMxfWYBpf2TA
QlzeUz4jMuXCvvD27IpFTlJx2wtc5A1BwRFSXX5Y+R4hjAND6fYe/qQuTdCIKny9OCCo6/nARHmU
gLQeRo2pyRS5Uj4+ONjBUMyI8W1zln1yowGwJdnaJw1MCSRcfwDb1OQcl3xqcAnzKROICM64B5gL
uIk9PifoZTdRZ4MKoWks+kfqXa4HoTb+R0DKrEwEKQmFmvhnkH1Os2AkDu4rzkFQUuh2mN3x+Nj6
3F2GMDHMNyJrvXGdiyVZkaGm8sD/qLr+EI7fzUiz0+U79KRSJ877orxsng5Xo2hDhu8w8nThWF/v
r/lxu/QarbEl3vU6flf1AOU88vOCJ2/4Tbu0V63n62dR68GzQxsc+naC2U/UHuaMdzVCqVgns3pY
OdeDo3qUcKa14zTI/CqEI2xoBYk/ELgW/0xAnkh2+hQ9kc+ljUhcdqlr8Q7NpwkrZ7UlpG8ZKxoJ
W3jJxy7+S0NupjVfzZZZIya5R082oIzyYBX3pduGeC+C74XifIiooXrWdKHnH11G91t6kiw71Rg8
KndP9F/WHLFdcDeekKtZiwQCGBH2NB2M08p/dW2sn+jwa1uX2JJcyKutGPL1yoaqifGg0UT8Wm6z
23+HVQcIEweJG11A6PxWf8+NLKw9m9vRL2zzh6EMp4ZuKQXi3/oPXU7EteLZBxz8XXyjyxHwQRiL
V0uAb+bPOT19nKOq542WgpbjknujueNpNjuXmYL1ZHeX6vSOLhJaUwWQs5GsT1esF3LrwI5KgmjJ
GM/f3Ol1UyNWLKu/0UqpMTmH1x1gGZGeSA4MxkbXO+EdToS41S+3La8Mq6rcLh6vbDNizaHTTEcY
fUEQZUU2icy9jZiAYGF4om3N8XtNqoamkPMNDYLlj9LJ+xqkxlxHhX0flGT7+h/54MPTa4z7Ngwn
lwsKD4CjGyo/9iABYGoEtKKDzK4kYB9si9Au5cyKTC4iz6RXORdFShdIeCwuiIeMNJPN027/Ldtw
fJtrPWwmLq0LYiEgBAkIqmXBDiFbVtuZcws4JQyxmbqjK+NH5Fnjp/G+LdY/YUPbzGVcIkhPoqc4
wdi8bgYfjntAondTOiV4Keyp/YesrColn7IaRu8Rw9IWPHuYljGnb3Vd34IADzuHnTz61+v6FBBq
Iori7AJuHJ4zolQfzGqBbG8mOSRHMEexk9te98z0djJBqHSI7TvQb+7JuxVTMCrlsYeKDKpkac3L
/TN77T3a++/2Y78+Ymzduz8/N1YVokkfjtNsXnEB7op5LB+3MG9LKCfFn5fHZtr3GwiKcu+ylpQp
qTvlngO166dU0DvboStRHoHH6Bg33rzSaEQMvs+8H4mWMmotkkUOkZz2kDE8ACchyArrHcnI1/ie
UY+bRqWzntkk4qBq/KjObAcMeJhFIrkoeKwL7gkea4nc4NAUufM0PI7oilyFegSjJVhP/EUpRFBF
UCadIfEwBFAoK3Mojab1DYzBeX28bTCA+HHcpOrKT2RGI99A2PMp1Op6ZSFffvuW21JSvlZ15IBm
Ss7bZPMhZ0cPOARhTL/1+JVDudWLtZvpzCFgADM5HjpeEHWTqpB+ddf8aoR6JejpZUDBnHUslTfY
VqVJuhzcLAgf3IuApl0uJjlAMoHpFwwRKVQNftBQpuTyxaWmf4xlEgCPL5ijrrMSTlRyGRdKSYQw
y+GPpIAbSVJUK4UKAK8fYn28RWCdEsorixQIkNRMFtaGKr4/l0lFWPoVfryQUNlXOkYsbXZgL689
uuPcXbNwNMfegtTnOc+Yh/d71eZZrMZ7l9FInj7LZSDk+RRugfFnTOSlWPOmGoBv7lbe2BG/Qp4H
pRNoGBxONqdp64fCH6dLk3zmKVvmrowe+T0BqmMiZlvTHTY/YeLJF79zDcEmkDLsX2LiUiZvBp3h
Ghp1PjoBZNGZMx0tvw0H4SfgAejH6snrPSScfjnb0UoL2YUU+GiuK+AkrwiTRRinqJWPS43yB25L
9/fT1yGOIIsS+fp47Ya388Pjy/QhXPsTASlONta01ZFOez+XqcV3jhxu4Wt512bH+NPG/EWGiCoC
9pu1rOGkiv7qyqRBBsy387/IbGYd25xrm28rYC8S28CYjQbVHTLA1li0UDkcV62TigR0IMVN35n+
NBsDFR4hDMvGSsRuQ3Cw3fWfq3BVaKiXkOFnrdoj2S6uEOEDz9t1nZk87mCdQHXPyJKaUvf2pOFB
E2JqVIsZjhng8oJ4DkssUW6JA8PmHxpCARLXVDT7XKYJHIBQxVBBMOw60/7jfUXvAB6c9er3bG0Z
0jjcBH83LE0rc+ZxcNmulWNUqfqiQHqchFI1JPN21JJJ5jC5ZSr7r7+UFortZIPvDQ1uszfa/50N
soYsouY0QmvF45G3u3r1uwNrl3To6pBJxV+4aSJyExnbIGUPxmXwGGoFDHXKW8BXVden72RmEpYh
Of1+c6GhpMdh7AaKTjtVhIyULFtrqi18lnZBqlpBZbso/N0ugPKheEzXyMZ3qAFjStRsRQw7p89p
iZiz9GBLX+7sghvlHC3xNDaR6/Jb3Vd4k6PD0S3g5wKNuC8C52Y/vYpA6cB/sNBgfPYm5N9d88Ud
QnpBe6PCwN+uJP+aq1iKhFqWX8MP07yFpXYdM2W6Kvvr4y9KsQIbc78bi0c/CJG63F7VxW+QLFBc
PP9qnLFrkKmTrELmhPKNhhYkGOL0zp0r+gRkGmFZhn2LL1eLgSXH0v3z+om1RxOR4Heo++MDuCfm
frA7TMiBWUTRRvDPZC3Wbl1sJtP/IynaSDSUfv5pUh5a+Fqo9E6QG19+OkiBwQ/tnUK8TGc5OGtX
ih//o11T0r8e6wHVdMyDx7fehOcNpIwe/45hKIFSYjrw1ZWywrvAbOuWxe1uDkFQ6mVuCcNHk03E
yiAaHbywIurD1Bq+saN3xtpn+D6MB2W+r8FtNzX27DpWfWieMtj2PdPVdQJrLgmbEDd57nV923N2
rvWdk7M1mtiX8MPnwIKc0KXMtK7hBED3JH1H5S0pFlGiLnjZGpSbh9dEl7Sz0twzJH3v4AQqI15A
YGiXwTNy2qkmyZWkYIdwjAZUSLA30PWFdlX1BT6GkyJffvDV6GLiiP+5bCaE2+JkUr871iUxazkO
UJu1FKQrwLIeUd0qkRfw/v/ZDIcUe52KTa6er4AVgNQYmShT2EOBQzJOgGxeDaLWfRHWoDsWKdna
iWPiC3joLFvdNpC7N1I0n7SH/3bd+h521B9CKoXr073kvaoo+NUMasqs6kCeYYMfJ54EM6hQU9gB
Y2fj5VTVOLvjEup2uuBKyvmsqH8gQ0dfmU48FRRxJY1gi0VZmM9eW1RktBbL15ZSIERpdu7yQfaX
3wqndvTkdqTRBqaqoR0fMazROZ34dz4eyUToVCPWEQbRSN8vJtn607HGTZhwoKPlb6Y5ozA11h2p
Xyv91oXC9ZE0Vb547UNvzXtcRJEizBanEaYL1GUMGfgZ8SsAZN+sQz6qi9Cifb7JfdCwuLZooBqb
KVWLaDL81kjqBFvindclZBrjWrrsllQ/T0tg3cmC0coJHE/hUf465amOB/lOoNzzOP5fL+bJ7DCG
DtW5XTQ/NK5mU8Cg2Dcj7QGf9RfUM8sFqsOvDBr45mDrfQ+f6GP6o+g1xXh45ddAfjtPBrbU5ZDW
wujAqVzfZWBcvo8inQsJ3Hps9Nwz2jZDUEXwMnH3ChM2hRHOwB5zKbCu9hMONQjaQW2NManu+Esw
qAnI1a1hWy1lX3QmR7ybymZWqYjDD84xqLy9OpqNJlRwbjycTCoIytp81qBj73XylQCMQ8ucRMW4
T7W41gvJ8vZEudnUCgta6J1hqrrwO2oUPXe/fFiZBJh7IdKJj3LIn4o3ZgyX9TKrupDQHwR3hZNZ
a8McGmden0tkcwtE74sfT/WHsKIKRs1zYYry4i6ERUf26K2RinTKbo+pWGGJAh6c78Oivqx9mMce
7POe5BHQ/MOIhYN2GLsR0uHgtD6+iJdtp636AUFXzW0CRxzVEnNtWTzA87p8Wfci1qEpRYcvQ6eN
OOWLT6ZNx+dOvyCP9+UPdU+c59egTHlo+7KJtQBaK+2VCKCOHhWS3RWJ6hOrG7erks9df0IiGBbh
6ujtSNxGSI5yu8y2Lw/4Uiia9SXeaiJnJD+KIl5k+PKQWE8E5tiYCqq2s444GI3P4d+BHiC+GBG6
4uAZhVAFI9m6ciRz4haVoCiIoQYGaKe5ednSVMRRGxY3s+S+089Uoxbx4bZc8ON7naVSWYMcOqEF
9+DdEbQez4qECWbCc+SYlp/81ZRxqqHHbegcM0ptFHKl9tlzOFT/ZOgLXMu32fPo/BjsqupBkXLF
wdX6zdVg6u65pZT7WNQstqu6uzNfaHFtfVX0MyN6yulVu3jkH8V1crjIqlt+vOgdNpzzLOESEYdx
dFp8dsh7RboNEmRidBPmTAoSyYsMjvtjftMXoqvHmacQDFTyVSEEVnZ65vtrp9Uhd6AqiJomrfQo
aZpLw/6j923YeMf53UmKvO1jAQYWhe8i77fJFequFlMzR9w8Kt9M8g7hHXg/Xpn6te+XFBGu88Mh
Ghk9/QhXTMQB356RBOITbLW01jF+QHdNzQ8vAMrd0wQGy+Ef3tYanSeknlq7Ia0jsGDNgDhi2hmp
9jP9HLpRlO6VOHAxjrbWsJ3uztv9CNNlPHg1Wq6vS+orvfUDaqzN+z+NUp/S5ThSb8xBQ215wsb4
4p1jyRdk2MTZ5FhjhQNiN7KsKkvnRYzCv44SCAJD//Gli+X5LQYF57sotj/MBijDFOKNfBFXseoZ
HmoOFKVUHJWxyk8DfQpwyR1Cg/cxwyKVjUumuxiOwlR1bKM8/3BKO3OvLoZxcXwfupQy5ft6No7i
FRI3Z5WUV4ZZRaaKVHcs3SkJyZLmQrRo66b0BRyQhlx6/7IVnQpRhURf3pwjoGlqVq8eP6HMXqxt
qeW7GX7VKniU5UXx+V7roEOarjm9UX3ghp66wqpfjh4DzIg6RVleWmCF5Bbi43SVE5Ua8kDKk0a6
QdliU+xiEcHyBNijCibP1f/WXH/gZh1ZwY5HbsXVOohg7cxQBju6ObMKsgv7Jgj+sZWRgYbYTruO
xIqYwGbg/IAXiov2MvAn4d4oRxJ9KC7rV7hiBbJKl9sLqe9CPGBtdcofRF9sPn99W7ri5e7rYlQ7
GX/zTKYEMgxWBRQebE41JC6LkeZI49YnuSzlc/VyM10SWoIdCiT01tx9YatN9JiCzQCYHKnUw2lY
WJrzufdNp+CCbYiK6drFpDDLeWKs4OleGQlfgNNOL9ee0C4lKIxS8loq8Qh/2uxREAQeziNhIaxa
OITwbrV28QJMz25zaD3t0wEn1pjkWKl5ooPuDGknYr0ZbZ0tDjeeJPkaxMQDhe1FCBirvcVgJMIL
3x5ooZVpPqPLL4nCEXcl+pEWChqZqYuXQ5fRAkUwHaH057yhElX1dAWvejim6Z1x4fBxO7frZZFF
9Kw73166CwYVOCfFCbq9XwXB0/Ep4NS80d5tSu0C1AEriulLT+nV8eZDY1PAumDRyMTp2yvVgn0h
hfarLCdRb/AHFlK2Cy5mtZL8NkO6bdWcjcy0Lz4RMLK2t1kuVNo9Ne5m7dPVE9hGmoLDqSZwR7OK
aYPhIw7fNZfB0QcuXsNh4MbnTNBvJNi3Td7gHV0q5qpvVuQ8/8jDE8XNHAfpfJ+XnpjjUEOHwFSt
GDsI6zMRA2nRy2B/r+KXkQrtuSvqmOBoFlaNghxebHFCCG8GmKNY/jYXH0OmitA5PUYvlzdgsQE0
qmOfiDuM5LsnEJ2Z1uZpaH1TiHl7qyHuRSU8RUa4zvuMIgHKHwhC52TwXZs9fWJUZciT9tdhEzAZ
Dvb2Msn0MKp8lvSMJFsP6Vw6UxLZ8iRq6VFM4DhB7640L9Myl5dISRpwYcrf7kxW/OsWCv/LBWfe
CmYhrSfISV5MPcHK12APe6nr2X+HTInEEG0AiRaC6oilfEE3M9iR1N7md1bhWF5xRvQSOqF0xmS/
c3maXDuUFUSkIWmuYj1mvoTxofjH5s+w8T7Xvhu4MQQjbKIDyG+iluF6VQCrO56F+vI0xCcQsOW+
SwDbFtHaeSwaZ79g1jZDCb98vqSud5w5P1K4mLpRbVDpmSCv70jEoHqyLhR24X+8qNmnHqH7plm1
7n2jlCBzCXWKgC9anOCJZLVgOD+hsdI98f5DgvLVr+kvttnW/q2xKXZc3CgDVfs3Yxf8HvjvB7Z0
Q6lDo/lSGpaFRRJsqlTs+K0I2QcXIPjuEzP+Eq2dv2SFHdY0RurvUk1Yge1hvmn1Q5uqKy+tiFkx
e37PD6mBiM5yLp/ABrJ+KJTtwba/h3bJ1M2L1cOc2Zihh1WoFoVyHPQeiIZWElJROFoIUyum3nSI
ah26vGgTH5Ga4H+EvpE3qdlLcFzLts6dhWUHL4DqsIa/T5T66bnvFjUEJPOxPJXHkHOCQUHAnDRK
Hj+pYcwr94zpAPCBClIjl/Qa9rJE8Dk1RIo9bTgrJHDRrn520YZdymXXAb4tAzPgdEAcLm1EGDwY
As8jujq3jmkprsTmaB85O32YG6Ve1XoBakvLqoBeJDDy6qpobnm1EKehHsH7Tc4GCoF123SA4jNu
nP7Jo4jYtCeLTxEFdWfzhqSJYenXsO2Vc0nvMumb88gATCAULhBBN5EyQay3cch78jv3k56/5KpR
OHwSSj3RZBnvIL3aPHjynKB9gtCgLYUkWfjUMbDe3DFhk6Vb6A1hlToMPgNYuWdA4Vz9rMp3Z2tN
dHzrBYNABdBi+opIT4hq62pN/L/qVIh+3MG1ywrgCY3595mZeGWL3YK226iE9Gv8VB25NCCEQY56
JjNw0oMy9QIYPfRvKDRKo6f8PBolCxi87DSVRKUCVOSwqVIOLh67ZHpe3mIavZ/BBM7MVp5ZD9k8
/EtnjTPCcRSGwXZoSIW70y9DclYg4i0tMwR9YhiENTHxTjbpSngkxz7WSVMKyseIZ1CUJMunQbma
7Q7aZ0Fhso822fIiQyRAQRSbNOpTGOpB6ioGdEpH+IpcWA7yziwQZxjBrOlYiP3DU11NLUN1U1zk
kn8SsXHqtTs8InKZbd9xeLl9XBMIVOO4JnMA6M3WxSPuLKCHjkwmjYaDPXcW0VkIjNJWL28TQ9nP
wSUBIge7lKzhBY1GXbpIS9dD2iy5Vnm90lhndLhCjPiiRKvi5YAF+ixCBfii8o3nc+9+kMU5H2GK
GqzyCB/G2qwAwCeSlyiy943jrOsQjWWAGVUfiO8gHlJ6Z5Z2Sw3CRxpHM6TchEMqNZpFBQ0zSKMN
59Yju370yFZd6VV02e9xpg0/06DSd2EMQpUCxaBQ9JbqDSNnE0EAvbO2PRkOMjkQvwoR5UAE0D3y
+1VqkGY6zL63UX1Ka1wxoAA05AH/UGN4JgFiwi7JbJcT1ak/+3dhAfDthLJoZ3japB1FzKqOQgax
1MQu47CfKlhnEPHIZzFpZT+pnokQeM/j4g8a672royIryaU75e7WVVHHyxSjYZGUA4219Hh20yXj
CCCKrEkfvdw4TmRn2eaqcOE+BHoZAANrbdZKK2vLcL2SJRGMECnZxAyc4eZb9cLIFfHf/WZBtQxJ
IzG1o046n8OkW0we3lWkpGRYEEVdteHWYtxzpnMP+XArpT2WfDQyaMdQUe18pJwgSjjgYhPjl3L1
lMbBgU3AJikhzT6SAlPKlo96g5FFhxs/7ScZ8nHVzmdxrDJ8jzaZQXtkLIQu9UKphH+F2uGEgBjO
FaqS8l6lxCEE8EYELZEiLQTjnRQNgEqhxmmQ2aFCLruxZFFlLUTkelxsVFw24rGDbb8D+3/gL/km
Utr9rOMFiB7k8d29kRkSv6bwAL2Cuyu8pxyXB4lJVGUriOz/LDTJvRQPqhFXhX+BHui1Nt7XLh6n
aYgRT7y2hzywBZM51+HncWMTXWSUaHIk1j8Yqfl/USyewOuTESYjGx9+YNHEhW+wPSJSCGszBctl
sA3ZfFf8ltwm8arw4XLj6V0Teo+CZV+4wEbNUx15pJKhvolnDkESz33csFjbu7KLisbaFGqmvfch
gG6AqeCaVO96Ed/7VEUO6ry6G7kvF/0O3ztPX6dW9mM2loO2RHkCeYwpSfwkTxV2aP2hLE7Ud0AP
a9OjxqgsvwjftFQKQYOT3MXLu+28HDT/XtzjbKCcztu6JNhPvVZ3+m72/tbCswXznB65QK8cMHKh
K0O9LNZN6y8gsINcHLSP/OiYXRD11Y045St6etr1PigEhBPiQRaKAtJDYGXlPIRF9PUH9RSHqBzq
BEYJguPZF0qm/3OBgMq1H1kH5h0EvhVx5o5eIbNb+eIym/cRAC8tKxKoQdsSsu/s2rAGfXWY2lcI
q0KOzPr7rRsrrvfCwK6Hp8upABlp8wM4AQZIAJosTwPZcBQWA1HLBUsNXWwTH3WsUkmefFtEMdmX
S17HaCoBe+/m1Ki2qTYYPE3tf7ZDYa886OPBYamWupnoqnPYagBEgUVVQ2mmDkePAh/QgqQ1E1Yo
TW3vIh4ubV7iiyA/xod3dyPJkIRqX/gKzuE82bxSe8BAWml2M4yDrAJw9WTksbjzHP/SuW71MyV0
8eiq7JVK+G4RuyuNAyRU7NwIzvX+ngvJkcE5f22DfHr5YDy9D78CteqeE+ZyC/BtQsXxJwfINb3U
oOOOxG4GYovhf4JvSIbnWRVPalyIC/qkCoLPSimgNNSk0n2kEjj43FYsZn2SC3CI5t6Y4YR4Nmxl
HqFNuBN78EU6Po9eNzTcNsISPREObwgxWyFeZ2asy2lLjT8Hfcjz8y2rGvCuZA3LqBAqVQ+vK9XM
BeoWk/uHDjlBjD/XvKL6hmEYIKfNSsbfgCBtvv2rspKySfMpmyYanjcEfuxNLuBMVijQKo5ECuG/
WuhbdEtsyJWFtMXxkAhzxJw/GE6TwJbGxIfuTkDsOSNJlQaQkg05rNfV6u9re7UfTzBoxmfr2g0U
zL8sn4W1IHwVceSOp4fp9MDeMN7nwewz/fGQwa2oKxcw5v9oS5PQmcWFBHXn3IBj75dkxm+hJRNG
ocy0MDEF1mwm0UyX7uSfFB1289Kh6vSof+gVr/jEs5pbpUSCQ/WlLoRVwU7MUxHQiVH/Giy0esLO
0Ls47zXgZfMugxLQWnL+4ZxmdNjPlq982JpmIE55GBTFWgKoCvaG+sBf6MEtgzlCr52HiHdtWrVW
xLNv1FAhCLpJpawpI0zDexbsYvBysiywKMqTa/s50iyNkrjgSmv3csphQ+CEONqPMFvwFXlHW1nA
i+LgSD8RyhX9vqo5duUmwDq8/0HNpI6Kqeq8gMMTIFaaqfvMrvqoOycnlb/zHS2i775ELHCZ9czo
r5W3xbqJANzH/v1LWxFhjp/Hz3PbRFd/wsAFvJJMmfQ/l1Ey9w+P2oshL9kPEI0/4nDWzv7H0GZD
XHalNHaes0q9iPzGDjmsP3AauEpPitiuKIhKBY/qLTJGMeFUKKBhbPu7cdzE/L+vR/fukaKXCc5r
zTsuG2NVjL2iTOcc7teP/yZbFBjyTuRUlWzH0JLpfyMUgD1x1345DIt1DVGyhJEYBrd95BiRVBbV
T50eyuKnl20RIjtDwxfDargekCWfWuLt+4454RBI5LTH+N3USaci7ceeQhgsjK+K4Rd/y6/15ZvD
xmtrWCk6AIYXq/gSbmLOk4lVZS53/Nyb6u7XYqjl656YrcYnZwNFYsIZ+yejvhfv9/MrHwLo/oPn
ibBxnuQLEyDgsaCd6SOeHbRDVrtCPm0NfJ0kUW8Qx5Yw+CEssflJ7EOyrc/JqKsJa3ntV61It5U6
wjXFedRM8o2wgIusdMxVpsVF6sFrAx8lKLpYoIeJ1z1EmuMAsI63fWtV41F1mg57D81LCJRKmW9C
AU3hl08JOhXiUummAfrZlU0M1d13sbvcwQt8eB00EqypTh92HeZ3C6B69UuUZu8sMzJE6jBvChjc
5MLXAPB4AB40NemjZFi6qUS8KYeEi9z/xanBwjHhTGXHuqBCVR62IcIbm5OL/nAGU+FeSSOM9kQa
wbee26s8kebbPQC2wxdTbW7Hs+s1Uw5Rcs+9dyT6/8BGP0b9lKj1qMPqYFs0X8MKkc+o66yppmWL
QYS1wZyOo9JGv4+WdFlWKifati8Vnxi607rcMmScXle447flfbpvx+o8vijcR63iDeXBeOn83DgZ
qead3Z1OlzjLOpku+uBqQNKN2oQEWChRdoQ+gl/RvlswnA1+ib/NDddrsUebul1/nLnx/noy3/fa
V3S+avWEhGMCnetlvXK3tdqorH+noFQh+P8PV9fWhC80KLmungqGEVvZ3QHTnRoNs5xmAsqmfFVP
INW3XL7cBlTmSK+0B98Xu+ivMuSA/fyth+F3gdrXYRBBqgjAaE2RZN7VjZVSnCIWnp0uHW9ncgR6
NcLb23meWASf1NB+XhAnluEl1HUAeWAyJFN866XMIfM5pzyjUtkOH3kjcp+VIWp2/rYj3voBZYYD
02nd84Ba2ghSieqv88b7nyE6AmBYF6MguGClervEvJo3CscdVgfsUIvmuZbhUBS1rus31cGA+FNh
aGmdzkFyTsU+GCbcfxKmC+8RyzVEgANCsQ6s32j2tPAfLSL3aQWcO2/57JICa66UQyEAtAvt5mo4
T7TMdf9Gn4/IeIKsAAChmldjFNiqnoK0m3RcJXJxy8Zli8xhnUQEjWse3Sovqh65oEr57a9dsO13
vub/N6XfwYLZWbZhlTsNaTGYl85x8uWST+LPLGeAJy6qhEkWDChmAgk60r8hv+JtCGLUUp4ew2Fd
dB6eIX9mO9+bGWLyCjJQM7pPNc0n3mNeHGkO+uTsqHbFXA+rvBI95qPNzSmmkPZEW72xSp2BaNdO
QMsBuTUYgymGAp+Y4nknLILwmIczd9dtq7SdyBVqBadIo8j7QryRP72nkUMsXOkDhMjxxeqRgydE
EH8H7YG+dRC0eYtCoEHQXBeKZw/KNVUToUKSEb7NB5H4IEqflEmxIwz4gO5u7+uv7K/GFpFCj7DE
Kt468R/M8xMAc+u7meMeZ/Yr8k0OeXA+tb4JCEKk+/UFIiRF0F1wSSZnH8c4LCl/SSQhvLBOx/iF
/+XK8gsM+ue01rAYSBFggyKsxYUBM6B278w8eIdKs4xMnipYGUNXXfDOlPEvqgFGBWGP5nG+7vgQ
bT0XqwBpKfpQDpMd4bjnFGuHWvSVGJ0VvTWXVDxGFOP7pIwQCaGXXF1Wn1MEb6Y4URdV9KFxKtJ5
t271FgI8sdBkQh/GBtBPzoUpUVPd9L5Vc+MfPAytD/Z2guximElaY3D3Qlv1SN0GJRXF7Yci7sO3
MzTngM0xc2nq6a5zfQV82E/CpDya5MFdfUXPj+4gBu6d/+5YhKJYS9zx+jozLYThoIPD57HwbRIQ
iYUQ0DhnaqqExhATl88YUla467EISddCN/hRFfJtoP6zQY5GyTALNgp/9UTrSeWciR8xA0Hd4383
NIlZfHTJpAAMQ9wHvE8vSy/M+x1UEo452oCvSy5kapvhB/MDOYJmu8YdR+lOs931hiVDeTki9OSZ
GJIAv16WAHmw9KfWQUbljPWqZPxDhhvxrKbkh8VLq3B5/g+iRam5SU0NwVLnY1vQuyoziRq8tx3p
Ao0GY5xa7XBxAC8GbqD2mozPqE6Gve0C9eCrd8XStUVxM3QzhrjuvIKExGQ9tDzPelCvRHK067GX
5xwGZT/NBkxmXfKCzhvMUnHq9yytICnDs3590YaT7k2HnObXsshERYnFj51IRSS2AXl9w9LOuWQ0
NXCbHaMvksvfzTOAP9Er90878JMLzJ0+m6BIuqVgUtN21mjIcD4NbDBUGkWaUCGZPDXyX02zns6u
QLknVb8EOtfk/+JRW1T+oN2Y48J80ahV/9wHn/nz2C9//9HMYAKZsVSDzvpd+JFE0QRF0bhlVVdz
TFsA+271qJLu+sLFfwbxuKv6CeoNmNgLuVtIo0rtvhN5XdTinGx4JRqHznI1IPkobrUQeJXkPwDA
d3L/+Mb1IM/03OtsZ5mjIh01F/WatExoiIc6SIIcyZBjQuum9hVgw1+GRWQaj7URB8mcfWnner89
a0jCLl+aZdWSdynm13c8sMlwnXLet14Pa6RGVZ/BmORow3xS14YUHCC9y+y8y1ilMJTIZDLOKQVS
XS/bbUIFO7FFXOvO4+uiXm89OINd+W+HIY2E3B+mYQTaKB1ou0HujJ+ObegTwreHMnNvnZFLWzlv
jF208ip9CloCI1QV+8ZCrcHgDLU0ZP+PAtTMybnHvoLtc/ldHK2QRfPoYrb6z++mMwhLe/OYsqYG
32St7aMlnVdxJbKTr40uZfALtgXEgQVgSy12gTv322rxMsX6SxaXB+e2YYmrI6Ofe6grnzAJTFvx
P+PmQKR140vempjQ8WXaTzEXBegcSyKpX91ZkYawMVF+w993GTj1D07xL/5Z7OjeuBDJkr1KjZki
SL953h5+Cysf3XtIC1a9rLCTB9yWt+l9Hqe3k75vl44KpmbEiaEefVaZSsNwQfzzgDWDZr8NgwC5
ud2HeJOO6VYPWG6ytJJfwMKxKSRz97xwcS/MwZlW2AiwnpbDad5k9Rz8FX/bbQByhhwRzN27L9vo
OsLX3XPjTZDopilBkl8rdPpAPgqKQLtL58E+Guce2o1mgQ8ds0LwjlI3H3sUKUV9aiSmV5sp8o9J
Rie5w76eIe7kpzlYE9BtYrD3jhO6mlY5sGnlASfOrSxJXLnySs1dN04WD4jtrstTz5s4gYzMLkAO
nZy0XddzQFToP61t1FltSKmx2sMPA4m3G8hqnHOnvEoI07I/S9f816Vm8Qm7xgvcgl9EGT5sQEWj
TllU5qf9ger3+ifLW8AUFIGmPrGcqzNoF7RE+8OgVHkRExbO6aQaDDHt7/j7tPDf+FFWFQQmQJ6o
Sbpn6ubcjtBxqOLq8Sieuht/ZuyYgVbw7Zn/o/Xkdj3/5EOC7qgW2OrVObffaHKsdQIH1HGHXTev
GUgvjyOIzcciz+VQ0OEKyIi2KD9WWDHSBLOUOFSLvH9P2TwNZOPOSoSfighHVF4/ZDrLI9K6uTIF
Ff78fg0PtCwucF4D3/cFsI+IvS0PMJgVPkevfPBk5xc6OK/SGp53SZtXTz19e3Orf4zO7vULj82b
Rfr1+ByQxB0LUFpcdBECd9F6/2vPSFNLkh38pDXJlT+AsismGI7gk65o8+ZLlSh2PsKUQtEVv/b8
f352Mafwl1N56RzWztRfcWYfg9egdQsWw4DVXhVibOXDl+ddiaAP0J2YwS5gIQBGRxr2m6uX+E9b
ozgYo/Li5J3ju1LDLamdLWATmfuJCSOgreD4APIAzwVdcxmCsK5qM0qFo23qDuD2T/HaOa+Fc8g9
yj9XprFnVDJUV26RBdaG8D2a8YrBKWkLja+TJ0H0eVwGrlMwjO93GJVKhouG0klLPu+vWRKxrIuT
2//U5Orke0ltUXaCOLXDs5YBvaeMRQWqjdnd86phJqQClPx4YSE7ZWfBS9By0lVKGsegv2NJQ0kQ
nbn2G7ToM5QEEJ540yI3inRpQeuHY3nx3s2YUw+hUXZ+MrK31dk0RVvFuYSqrZsqRrKyN1JL3LXL
gd8fGNiR3vVpLcYxev8wV0LCBelWIqLfKwxqIgP6JgQLRBlRz7j9JLEhOMUGhRSiumI4fmjCSz/t
98H6LZg+XuTv5jFhG93ypiwhNn+nB0tUJF/HtfSbPaa717SuUE2vphr32pIMoxplWPwNa5xmsb6C
d4CS2J2sr14fgBC+8K5IRlgKPu7LClJPIoceA7wegTE8QIPRfcBo+twwwdzozXb331DrnKuXJB/w
2uOQJyChQtEMaNSDzRJQpkr/Qe5V/6GSZs81/0Te96iwmOfpEPjiRe8tBmt8Tb2lCW1KWcqpQ4LU
FebZZEFIQoq90ogWHDWcDe0HMMizBBmyJR/moIjbCsWXS95amjtyxGjj0jxrFy1OGf8akFJt/Emh
yu+2OfVnXOAVk3GZuzz+mZCsxewVfaNn8UcnlpoVX9ADtzdWHpzyaTIruOSuV+eyiyJuc40XrXVC
0m74wrW9Dt9qLCEg5GHAtjSNHPsWp5AmcYfELWMCVXZ5hVZ1W1Ef1rtMyffEOhcc2Oa0mSDXYvdY
Hd5hIKAIzDJxqEiXEbuv4SBSPDxr/V5OXx9usrfz9ye7o/2gFPUpEYWMqMppQlKos70Ac6rdWUqC
ESVtkG6Ex5uZCKlNczqj35tNSkjBJSf3oADqwUm6VZS9B1BsK37Xxa0oipqumBisqQ9NsruCD2kp
is5rCjPG+Lf+SxmakcFS1Rpuu5nEd8UtVDHQC4QIxjXl+lufl2EdyYerVMeuAtPxcUfesr2urekj
lp/brlF5AQr6sePy3cjN8yW0aZaIxRLIuoxC6y44q5mvPbHVuXfuwZFpopYUHCrriyYtmL2Ffqfy
aOYvq8p0ctGHJpnv/Qo+h8BftJOJjFpejEv5GOZIiMlNEv7qzT9yzeR8ypExsK4xIGJhSQyPL9sS
PWBp31TswTJDUE0eew62ymsDNU5zM1LhWbF5wWWafbreUavEJ2ahh9DNeyu99IITHhbyr3gKeXOX
5tJef+2+5NBDPDkDcL6ulNUmCDsik8b6KS4CH13ZLMlLihrYNDQsSPLKk4yBLmP3YjS7F5TbTvoE
+MSO2pf5jSjsqvk4D8iRPdUqaAjnMveaie/F3MRKLS3OgqS6GYwzZ0ySeLSu/x/0Kg1bsHxS+hsG
FYAQhNpeTL4Yt+GrocFiHyBgAKMrK4LpTCtHnXXhW0VycjZr16g8xu8TWLyMYHU/x632IUeYHIn2
qsjGqQQ0tz9JY19VQWT6l7wa02l7h9HvPr6ZDFU5ngf+mSF/upZf6TbtN4D/Zy9PqPSBdlkD8oyx
0/RA76VBiUDOxsiddTlm8T/WFpiL4iMXKlvmmro6PEJe+zjbCFsyGVQ0fh9Hnz0588zI4TRGt7W9
nTJ0pYPTeuvmBgYdVxzlp4igppSBLZgIj6nfSGZwXHwmejvs1zNkQPcm+nLf+hrFtktMFdoO9aIz
TEp9zr5VHh7nSv6VvIaIe53zyqn6905QF2LjcZG0q5ieuhJbdqROazHGSSKUU2ASVyIzrRHLIzfk
/OR1B1Z3/0HzkamkxGntH618zV/rJnWTzSP3Xn/9Pkwn41uSlKSxX7iWxM7x4sPxwyugwJUj1bzZ
HfDOvRsr3WeVm4oV5JYZ6lFXys4hQ83C8hoq5aPn/NoBDt1MEBdU10jS1S1vmLKZKN24SVf/vD/h
bGruUzCwY9vhfg2MI05MPPA5oWBAVO9ZJ78aXr8P6QidoTIoIzsnomz79dndDfakv7kF70u1Np4n
MNherh8dwq9GbIxSUbwBowU+w+08hfVisgfOK35+ohxiO4kJULZUbRXoULOl4j/AG2HT4f6oMCHV
I8h13mSNjXeNYxzmUL60Jfv0k0MrYSG9+QbfYM12lVhdoqSdsxYtKE81hmDMMA2V/SwUaBscpwvj
wHJiOoF2udrWqUimIUY0n5UcLJ29pJrAro8/sJZzSJJfQTlUvzfsmGaYbPompk80cxrLYJTVWoGT
t5H269TnNn9TqjyMuRkEtV5Sb/qn4wUgmvg421I3tNF1MLiYraM/UVSUKlpMCkk+zArMQVa2n+kd
4l/58SeTpDQD0zEPbI8p5kf28mDsaS2UbMwnn8DOFF4LBcLxDSdtNSHCr3/6d8UY0mg6qA8BWcqB
H081goDoCT6iCONIiiKOE3w3tyXhXJghquedrc3ZLNoG0cOt483n4FD/DVM+I7rYjjyuQIJ+rhTh
zlTdztGbVE2nUHsxoAkcLdS3hdUJRoQT5yE4ou7hvrNwH8VHeVyqxepHRRJNp4YPP3N38C7rj6ZE
VBRdIOryjVNWzoRy8dxC0X090En89IQD0ZoSyfdaNBnHIikf5Du8PpJl6QqIGNiWZhxNoPWd4G/9
zfqmZY564eEdewxqn5+zuo2cNmDAkNJ4zmm3ktiAaNc2K3PHRFkztf56JO/YBfsqgPTPTSa9Oe1O
kcM5zAVl6SmOH02bg632FYwUROL/BkinfwXcOVQbBS9MO1W/m4AYr0YPrGYwqbNcS4i5xZDt1Ipu
ylH/0ZsEpFr2tp8GXzob0Jip+6ByS9cBeD4nBh27tHWo/3JnuxjXRcQJyA/VS0FJVG3MVt9DJXKf
v73uOU2Q7NAl24GDPlCXsus5vir8owwGioB2TBXyaopcZvl6Bsk61lPIgRUO1v9HpGXv2jwKqcV4
aSLFTrstoPSDQcqHv/x8PsY4bzGoDrPHVuqDeadNgWoWNfxQaollngwmBc4xUfiJ0DbjnrPNdCsp
bDXNxxGC/LswpLLvaIcZvIQ/vzeyjW7sQWb3NiIhPbs872brPDWb26oFhYdTMi2u0alJnWwXt/04
br1n3FYdsaeLd9N2LFd9cmQMwNyYtwN1RDSNEGuUYvI1LVpVJuwSuzfKVOgCyLfQFFCnZFiCEk/7
YiFhyCK5yobiR0I1ivdAPy9o4IS/Bw0Z9zqmJh717V5i4wm8CgtB0DDe0Z8zButvb/+sEUjPqRbE
8vKQ4WYccmO5Ptj/TcDa0lAOgTMhBHaXTFuTzaeco0gvVh6LN23H1k/vc+SrK292xanmJ4Ne3uqT
npt0pKAChzZI/ugZA6v/6tfTJ1Z/iY2jMpLCU+wJ806CEEITXf/BfNIkEymFMsTTtU8+MQSZxqB3
k6bfjfGczgbTeveoBWJADLUaE791LZbBKE9fz8gDTtsnhuHsMxpuQwht4EY802f2JdNHRS+MQT54
0lq8T7c6c5EDj4NzVcE0Uw7nhOJdkGcdYXKcqxmxbzd2wirGr2DjSJpPV6/UKBB/Y8rI/eRFQWq5
+Ne5H1SU+NK9abkSuRtnK8ZQ3SAnjUyscSZW1Q/1v23tKbgfvutSuk9BsPUoToM/yYUsJVU39Y7Q
MtNeZPubC9Bs/7XsQ0r5IYEZkQQ3qlbp9pLpRI73Yzq/rIWJ9MSqIuPXbz6Lz2J1HHghSUk2Js6z
eI20oqo6Hx63hVPGD+0bJFafiEia4gRaVDHFLTr+OG9p5s79Gsy278wcS8aSFJxSd9fyi0pREMrU
jP5FkyLZ8lCyhFPcIFuO1TFW14huclFtTrJbFNUIUAo4pPrAnQ+Vi+GFvY8S883k5wwNvm263DcP
BMYzMa5uoSgZSVX/5BEYpRPD5VrrvsLy+EN5YmfIQjR1sCMUePtVtFktm91aAjBR8ErcTyh82P10
MNOVWBqzsevul4X4wP20cEp2HROmr+IW9ljBAX8KCwJc9ID4GyTTJhWfasopP9qcCPSm4j5JYYQb
T0f7+eYAXjnO4MNr0dpKCW2KSNpuXqmXJA/A9d+qQozVJn6pS6BGd68CYEVfXd0Tx3r3elxKHv17
bncfk85ZBlD1LUCHr5y3FC2n5c7/mwV+FzGDz7AXkVtOyqMPlrCm0an963wYcdv+F2JbxBUkNydd
pNWNxoTcCmsV2Hf4sQm2zzinof+fLY9xmNniA64o8p/0Yu49xiH1KC5z+CvuODo3hnyWYrufZ8Qj
a0a/fBoaG+O+btKx7TlHDiGJStSU0vPNuVZjrCfsBj+/p8MH3I+crP0I1c1f6uU8ezP19iY9gW+i
54vnxqLnoVzaebwHmRZTxaTm4swaTGSL3PRIYpTXYwU6g/bIj4CCCT6W1nQnhhwDrcSdShORE7GR
0OF/BB3LfctMWnO5njoOXIKhJZjxba+h0/BEDW+Ucyjy4Dq0nOUPywYtivamcrkrzbAcZbsAd851
4BMRcSv576Fvxf2RQVqeQwM7ZDCnkO3lR2euemtLVStGZbPecwuOtPUCceGM2HDN2/K7/uWiGJ9J
Rttpyjedjcx1q+VCqEgzl/R0gaWdKeL+rj2w/Oqod+czBu6jERE0mwc8ZGpbu4JTf12Vuo9L9IAd
jeuJ4VGWplFy6/HJobWAb0DvoSm8QyVbgiY7kdPkOa+KjF8YzZoqPwu9Y1l8ncrzGNhsHSPLroTE
6EUU3+51Ub9b3t46GTnYr72oOWhYeJlqGnvVy+75KjUCbW1epc1ZYiZwM477qzVoer0npwdC7JMJ
UChvK8ZWG1WPxIc8B2R128NGSJJkiq8yrWG1bcoU+ZQwo/CP5SI97SkXhGLVrChHTSi5tcI/Fyiw
Xvctrx/ckG/YT29Kwobn060mES6f+puzrU7CEfXbfgPjx5fpV6AUIDAiMRkKtFpgp9/YnEeQeZxD
yenGZ262ajMMpSj8UfbYwHlDBTBexDaYcC/S2guHfiT2d4esc8TOIDqdaGA1Gq2Eu7nF2dGnhKOp
oVzwA1Aa79tMOmM4oAIDg/1NgtfqsrpJTwTbHHYNsG9ZKclYEq37ctZ9tejMCWbOAvcnSgagvJ+X
v2UwJorbNwZs8kPHWHI72x7tbLxxnO4PKvSn72TcjVhTvAAb/ftt5aOCiRf2a9yk38CWuEMLsif+
zbw77e9i8l1nUH7fqEWdTlDNiSldPWs4kJI12GcfDOzDu36hsZadcNkiyJkB6kJlKScCaOkTO1ZF
Ftz3kwAlSsqMoU1+vHt6xrk38mIU7vtKMyTd0QKsfytSMPNoFrjdXCYkQxr9KWoXhaQqjDuEcqGf
M9YC7FCnd8MmiVS1grkBjZZIu9Jw4w+CwX+4zooWAnT3rm+adQpFmndhwUbbbaEoqSUkmDvzhc6+
4yCgdKxwYP6Up17l5DHmpe38OSwg5e0fPFn3ODkJU6IU1HDh7BsfbWHLteSmtER7sbSxkt84Rqdm
koSY3FoOXrezXf4cTXu00bJXhXVktWNgG+fZBe1hiUm0CAHKsJ27YdR9bHLWwWPub2VhWO6GI+L2
bJTTXMBlw2k7qWHlEOVLdJVSehDbZkEb49sgc8WZVkvn1L/O5Hr/Uw2WloPhm+SvyMeV4AXZxgBL
0WkPvIQy7MqYIssirQC8y4Vut5bXemYA3liFMF0l2eGVcsY1KqNjG8jpbdO+VlC69bMQQkLl7++k
Im7ozF03UDkiSISb64KEg1l7RsSIwM/gMAX/mzfoEQ62nrVdzIt/28liI1XJ/Y5kePX0ArwdaAMk
t/89me2uME+m7OXLdMrGX7FNbqKSuXBm23Qc2bKvpSpfdIAorbyUFYivZ2iIb9ux1cbgj1pSZzIO
7wWX2neNeUcqzgsCnvCDTGmLkzPJdLsz4m5EpiVw7pvxf+ptSsl1vWVCwR5vbNqdfFOXZId980GE
tt+I3HTtY+4UR0f4WPtUy4l1nro9v5QMI2zrI545TMCgj2937bwva9cNWoFDQ6j+Hud2PXpUF4ZC
UytFI/iN6N2g6CDgtEyn700T5T2UCKOINVodtY3Bn2yAmn2mj9Nq25qLNu/jq1rWNSxmOq1wAkRC
xoTTUPZyf53F30xAcTIesvlpdU9k37CeH8qrYDbmjDyw88Wp7jx6DEN8hnjvbaZpW9X6BC0VVoLC
A6TcKeeByYSN+Qg9X0ARSLOYXYai5fAbwMqHqHaeYC5OxD7E2sDFp/zOTRPlOgiNM8aRTWHCu6Hx
ZV+Tr2EQSAjnV65Cl2wOad2hiWsXUlLIwnhZLfeaUkrIHdPwxdzYgM/Q02yFTvZg2z4BKP+M8QLa
EJDnkNx6EGU36Yu+9F+R/KWZCNCFh0h2Q4XQM+lZwmfE1hmtuF2r7m/9VjcsIsYDrh5rFNwKFKQQ
bYo1L0pHdots18kn+jnYDacAOp8HwtkNEyJMRgh42nVHnBEmpRZisYe2w+300uhhZJ8ewViWS+nd
TUNoQFfRkU4xU3n8sK9Kagt7Ey8dG4H+mYyv99LLv67Ijzy0S+ntYb0b1Nob0kHfNovRIKErD0Ac
FGw2ioXYEE5SGNiBEAxphChJYWkc1wKyM8ExV/fgK8s241kzcrQ7qiKKMWSNbtyUrOBwjd6rpX7w
ROigFjY0CEHz+3uvBz9JDXstcxjHNk+LmHQ81MP6hJpuJXWq19tlEk1Sqlo0PBu2gfWB+FlMR9ij
56s/sXO0Rx2xPfcDLRxRjEh9kA1t3/oL7S28kOxx2PEklkXjYC0/nMoKB4ipT6MqErXoxRMoYNTd
EKFJJ5tJQt5N0S3UkuWTXW/tfCQZf8GWgaxS1jPW35WYem2RO6AZPLooTcKrhN5XRknueSbGWyTM
abYDwbPpunu6t8mY1V9wmgpQfxX1Yzy7to421JLqsskK9AMpYnuHSE4o6bxU4zZam4w8Tt23S0x2
kr/Xay/jT/2ZnNWZmT96UjLvPQCHvfCC6S6ivBdxFe1HDxqrErtg4VwpKKE78DyXKzc+pBOxhB5p
81fb5RCwKA4XJp0q1a0jKQl2VTNKOr2vWKI460MYyd+boeD21A3QuhwRfdy2IDaUay5QfiX3wH/3
FjSi1UqsZN2zjBc5QsquZAyYnxn+MkLUTpWJk/NgiBKDyHWOvVh7b11Llz315LWTOLttivH8ujei
rmdhm3uX20f7R8JJXOfb3OsuZHCACcUNXvrvzoN4ZmnvBA3fBkha9pOs/5OO7wE29wAkSNJ5uRuH
q3r8YtFyPhYT/MptBNbcubTuF5kEJw1SQKbmGxNPLh5upT5EjPw3+CpQzDFaU5s1v/BtEhUpsseI
ab0rkPb9CJfeG90b3LItfT/C4hFXjmXdHuUsBUr/Sty1Wyr7CUTuGtgS6Idm7gnEVAWbtC23iseY
HLrfh5AJfFtrAKZlXDbfzO3K9buBGoixa6EVlNhu77YmfvgwQdwX4HJywTlrKjFMY/ud9qnXhAQI
Lv+oAOPj2QR4xujnNwt5iflBZMMOTWKItd/af4WVOM0j/dzTPjwPySc/50Jtb9aF8LPXiFMWROJ5
tGagrDOH2L5v6gEjTV39eDCw1OYlozNQR9eSJ7Nw3z9Gl2twW+t7QLQxgDbvnh5uUGW8xb1gWXoL
3IPUGi5L4I60h3jn0yg/8PQyqsYZDTNaEBCn1msU8r9CBW6ozwgz1hSsf+WUfjlJcs3AKS273uOd
OBujp7/Kq5FFzkCusbSAUKAaVONllkjO4iwn+10m3odNtwuKrgOdGG40+rlH88IuX7dWdS5w2pvc
d3hJCGWMdYf/9obk6KXH76QVm/B8DcOCTh0rli+GvulNn+piqc491d8PsfFrgsZ7diaNDXDx87BP
RASGtYJTCLJn+56UUNI3ZvdU58pkIHQsxTpfFx6fWBD/sotxobF4yIvNlSFAJBbD/sdWJ91R4P50
/wuFbTjabef3vlWRtx61tb7JoVzHV/kyh7ZvLchcetEOXbXWqGy/I3qD1ZvzOETDPpBdlotXvUNm
r7jXXTJWXc74+NurNCDHLcOCzKXhKY5+l/4V4Az/ayZUmvf9i1XmCGDIpf9hEigVvrFYv2J0UkYz
mDR6N4M11yriw7JhYhAKDHlIPkQKEbn5U6M6ElZbZcof8qzC+JcBDNf0ghgZ//2HdKL/QxLVAnuC
UpqyXgOpZBxz/h43wdn3NxSvliF94I7jLJNJHbkqkAgYLPMA01xW6mq5Bpxd9LHKnro3sBq1oYdO
qzh2QEeGkZ8jnKojkhpK2TSUVt/hin790byyB1/kIcwDqEuLW/pv2vi/TJDoWu+7qKmo0ubqA8Sg
CgfDMe1mUmnwuFNzkRrxGgChnGUSMWqxgAgPuQMWo3MvP8iE9BhCIypFjkxA7F9FLgZ6hYpkQw5G
UUtw8/B2ejz/7X+l8MdUnui1v+lKxy9GeSYUf7iLic/4Sz+mrBIByTKt28Jbd4+MaHwHiFlDxxDR
9yxa4MOS0xKShKIziTkOBbenxCbiwZmiqM4tE4W3BSZGxAaMRLmFNAS9ZKG0HPjkrr5VfsUiLPDM
9S0Q9d9Me0p9s3WK2pPV8E6TV7JpGDCNGbzigwLIE673y1zlvcGyC/xBOg1G5j2qNZbbj2AnVdGD
AZ0wmk+QkiV0EuGg1qJCrlvA+IrLYrknCMBINSyS8VxCc7zLvsXuw1f1uK0kWS3QMWiVXrniIwtQ
oZpIq0CGNCvLMMxRQ7fyOQdQP/pgA30XOClKRfqJh0XdqDm7opJhcK+8XmQ+PYjdS60EhrmQal2P
bnxuzormT+rMEWD3mLXSEnLTpXrJ+6x475D1gqkHz5XbjE1tr2EPrKwgUTJIyLTrLKCFOSu/0jjI
G6G2F0JWITULOtBzNOq2u4jj0r5OXEgOKI4uxtTDz5wcRh1ZjEcggnTTzdL7yDwq8L6mtBZp543p
9giJBI5Xb7S1LzufMcF9uFEWHqTRO4VA0sbJxmgQsm8sU4xcpmlpdoGnB+TmchIJ9vlE3qdmmD/O
4PCGumYRaOVoYeG8tMPrnlXPjwmwy9KswKkX1M6wa3hA2exvfdR67hjZsEQYO40v5f2MN5IK+q+Y
10R+pwOKLTYPAL09LQoItmWOdAU6DugMggHfCqC4oqZBkIkHS2QuXqjA7hiiSktP3Q8Mr8ElRfpM
iaZVOt2cEbBauDHs7YIRzC+PYsREsIbeytouT5khOTWLpCj3lDWfFhlZv1NrciGlIAyakQDgv5m0
fy7CQS6Euk4OAJCd81xpuDdxlLaMJ5AZI0DYYB3INCqttRXxCrvs/QefoEVpKbFVzVZcPKwlu3c4
oTu5dqwYwblWMv9X/GWiULrAXGTXPfilEvq9IWmwrnrUEeo6nX/MY5UnDJ/bgHTOtfxqUOBvyYl5
dyWIeEgpCgiFjv1lI5u3HxvzSQABLRCcnwRfSJ0Jb/uBUfRjVIZPiyAMqB/7op7VgduCAXu5G8ec
POwskUejryrVrrPFsph54ofDfoPytwF1ihhgHHnAWqR7gEpD+CAn6DIbnzJL6EF20I2gu6/U847Z
iIv1rcpHdfE8O11qKTuwkgETuydNBLTSmoX0fLLJk9LSgn7xvUkDzLJHRvc8TLbLSnQHFHcSwQ00
bylizgJ5YUjlfpquf6q7bFYnHd1CfugaT3bZ+W/GXC5OctMYthJXFx3FQEjL3zvr/mrQFFWuY+JZ
ff3M+wT/YdI1N1+EeFDhCWN6mAHfGEO0FKwPDxfg/4hmXIAxaEwVICjX8l6zp3bkOPJXv60s2+AE
/Pogfzt3Z6ocgGdHAxo7gR2RZmQXA9pqaPK0eUw99dMYeAakYfKIT3TE6116d26UfGChGlFAR3DI
rYG8YXsvHHDq/0awAHf4vqqMYhbNv0Efpn5hNK0liMZs7zRL3qk4iCwZrLzbOR75zxS/eAd5Ax48
Ky7buvqMXpgj3vjHS3752/V7R+SViLXDoBoYkAA7KN6e48SRqZfMLWSVMdhdrg+bCbTjUvSy3V9a
Oxy5/jmowDgK2dyJGErPge3IHOLqL9mL1boHeeXy9478HbhOhILaqWGoMFu35hi3R4S3+JbBj27h
wYnNDCiX7pTJTygPARon8EmNCgjRTrHED3ObHqsRyRrz1WXfABdLeNcPBOj4WoW6qNg03+fe14uP
TjvwK6WkRW5VrWiGcMPLr9aenxWDbhkrmVv6e+6QrfzkZCvq21cEkRJsMxDe7Holfi797k+Y0Nqp
YJSuyo24lnuaWZc73EtjfFtXONq2CyVdva91EAXOWRTZzGjhAv39RA9Tgnh7yFhCXaEUr5DKvkLM
7pFiQa1v/uhPFwz3hxgElqKaCGBT5SN3wu28qcRARiNjTsHdQZFpmNI+N6XH3IJgqrWcitepwEcG
VrhuWpiWDDJRU3gb01gVS2etLZlv6mw8mDyERZce0hLBuo82SQ9vgn4W6EbRZwQJ0k+d+QK/sTta
OV5gMumS7n+YsIN+R+XZp2VcS0UJ4pqMEMq1EljHuXOT5bnStAzbSXjre3tYWADNcrx+elpdKszk
Y+WoBMmm71tY+HEU9htegrK+pl4Bnao80vM9sMNUuA2xCUzIMlBvbicBh+a/UcrHq8L/HjgKI04O
OaCYj+WXnBhMVmYLHDRT4ydVF/kR8AY1hElP8oXldBPDC+3IPDXckFOggefUIp+0SI6V8rRCuzlH
dUe7SuKiNVD9aY6yUhF/ZF+RpkYMXG+ZQVD6GntGyhm72OEo05Xj5xGXVJd/H+4XFf8tmpSGP3Bg
bComJYgGTtv0AcxQvMRJQhcTPgN8/bms8EA9wYOczzn/HuqzEY7T6k0i2kH7zZs6R3eXTl4XGbFL
oBAwTrXHt4huDx45oLm8annowhGWzMv/thxqafZForM+zLyprCq7G0PxpTQcNqg00EqIk5iJ1re5
ddqJTSn6tJDgz4yWRLFiJcuXQUDNPMofkcIjUXUs69CYRFffeohT1MFKCOpUHexwpfEsfu5PnJm8
quxml4tmTepgtpzL0SNu6lMl1BVAUYbtFKnP+9hTyYL6B8mkNppod80R+e+zyP5o7ILvjsOF5K+R
Rs6CpMY3YwA/g2j0FK0EWChRkNQkutvFIzxt+2jphYzPW3jpo4M58EI05sMYrQIitCEIiDJjzNv5
1M4DThEdBAzfBmt3QdcqQ8lpr5Ik0RymFNTcvHjlZvqSNqNL9q9qYd+He7SWEL1lyDRdZ+G8o6wO
7GS8ruPMOCDznjmoiwKRpkPTQbjA1F1CN4ajxZoiQ/6I83+Om32ufclPhnG5vwFlwmpMTraxMr8u
lZfYIantwTaLKcED6WSa4xEobKMOQKe1BvrN/aPsXMcSRg04V88Ym0D+Eczl8B08mRCgk5W2RzMj
19QUlVGE4NShWYd4kMCEV8Y6OOFuI3qTvkhmx3VFmZ7eZyYqO9f72T5K96VVui5KqU/5D+nA4Nvy
p8JEL/ppmElRuQjDRHsTUAMbq2mmR1/TzmI0iujNs/KcUrJRIZDLUhMDFX1OPnlQ+9d2AC2Ne5DF
jzn+b6HwBlHiKWph+AIPMWDo6wIoqIhIJP1oIJOm/+FOdig75kLTSHgW8yjKUUDMd6dcPqiEvTrV
m86UHnROe7ExB3ze/A+2dxF2ojVKKF7cO1bwK0zFHYpAv4VLJXrZ7nIDVgYiYvi5JMdp59sz5mjL
wz4mAf+6HSvtcA9VZm409+iOzKZIeVhvIt2QEjSnk/9tyTJRaAuX2FF+4duVWDkM1EJTEdrris5z
UEevChJJX5u/swe+9xNn0X8u3Bpj1/pFhlHnKnx9OfAJwYI0itvxHPK5Jr2OLoDtwdweI5p3Lvf4
W1snX1BNlUdZ2EATGHa6X9wBNcP4NE8/Pba9/gDSgSHQcQQvEVi/Lmzg2P2WAKUbFlqJLqTmoBu6
zShMRuQtBYHxA+Zx6mmiWGWakPY4yFMn7QYHJe0vdTM2BGzKgiYlAFo19/0TxTV8Qzm0FEv6SmED
X+RQ600WtAdseeioU/pvrj2Hj03BoFM2G+PWkFOiDjSKKktukvRW2FlrYWIPlzBZ31z2UAiGmOCo
2KKd/wjjqgCJnmAwLACLejLxBMCMmn3xB1NCwVPRf+GEDfRTzCy05ztX4x2VEo4LinoFHcWHk3L7
GJcrCowO/YtA4QQvWpoYeigX344GZOEpoaL/uXRZrYllvftv0fkkfXFZPOyQtSBycSMlyjuv3/t2
+s7uQg6eLflMMIjWyj90EhbnrOyFsGy9oPLLhskXBOwqwNhyh5/t0Eqt30XJutw6z9sgoiYm59o2
s3DhTePZI6DE6l8tHXw+qgCqz6aHbXNKlnUw0NvdKWefeJfFdqv5LnfZMbpBN0VTGvyOouKNpFiQ
5i7XVoq9OjBDv+z455/vfTzarEGGDR47ERsvKESR2M4DXmVVlAP/IgWpH430zLcaDYuBqsHYQgvV
Bbm72H5xrvB3bffuzxnPhIbdHiAaEVhxGkuGWkmFXIaaxywNHXvFQHKlnex1VwFDo8LciZtcp1Ee
ffUR/0QiOLHE8Uw0lNH0yzrIuDSL27eJvL+tcw2pak7c/6Jsp0CafhlihE+xhSEQPlwYWWzk/osh
Z9Lci0pKu1BEOOo8O/CJ1uiXKans+ZFxpwKXjDgPH1uWeoiN+YG0lGHgGQIl5b++RwyrOrq9qimh
HIn741YJzblGv3yHWDhIpJu/cbloDBM4CVMIJbfTBucMOdijBtdATIbYRPKMKVnO/3pw2au6ODaa
1Tm0D54X5ogQ9l4VhGCbQK9go2Uly48cYWmXJfO5ME20QB1mDarhd1IUMlBxOvvlRyl7ff92AM70
EgyENb71vlJKsKPbp9xtrZPivqVWq6FiJjkJj5iKDF4aQFRe7nB1iU+MVnLGGmRXsjwm/FSBg+PW
uILKtCDg762t93nkkTCjdTJ6IHJBbggSIdiFMdeLkq1O2X+wcbOaeUTkWj3nC0L06GcQ+g8dfed8
Wv9dtElV0Q8IfF0WmCVJNoiwoeYo8UGgjaBRZitf3s/kCZ7IpQ+60YBpRPphWNtBbudFKi/hw0If
i/P5CwNMTcXwCZlDFiBtjmzx2C9Ap56v/PULDOtd7mMHvi/RKI6O9uWPKqTcpUWHzp57PKi03UQu
i0RM3LlnFNKBDrL5lQjqazZ0szRYiLHaiMhQ4O5tYCT1YAh7zEVAkCgDy38ghkLEOkw5vYofb/x+
rirgmn+ABrnuOzObyFIZoIvkPQg1aBaxoouCz2JzbpmDSmrYJ85iTMq0q3xHg6kGo9/ACetBVMUN
hUbjaxjaJOqQ2GwOVxDo//COiKVRovHIKb06CxERkYN0/SPZ5C59Qd/W1a1D9f1pnIqIUZPnn5OC
pR90IiVsHUZnBu1rPS2Vk2l7QMeH79TaX82Xk2Vrb5qWoOYgL1Kp0alZJjx46VSXAiGKeZrDBDv7
46ekMapy5WSdgRfMxW6CFGvoUOO+m/JHSGrteErttiN13qsjASbjkFIY6rZhVL/Qz11qe1yb/I6B
aNaQzzcY5lpwsW2mt5sE0u/OFMHd2RUAE7aZ1BHK9bC/e841aeeo4JXr0IDm3Lvycs8GAP9zfEIs
+X6XhXwk7pmgs3KvQ54QJDBXmpEhwNRMuIvuIuxp282c4em5kiAk/mbA/JY2jiK3HJNKsHbm8T7o
+bfJsIwhKB4kkvkK9G1NjgKNR0OBMo4Ac8jJ4PeeZpzh0ChrGMLJ6R4y5PbjQ5B3K/0+W3B/s7GE
9oZOscJIZ4h7Y0PoKQSNlqHsD5Yu5+iCwzBhOcfCrJN2M2TAUPR+H5FzufOavKnCpx9NELdNb16b
P9qq+Zl9D3/q+5pRzIrGs8XSP9NRse3uFXj9uPCAi8zcE+H+/7PgSKm3W2/J0kO3Ggs4dWyVT3mR
NNkFE1Jd3nCkHZA/bZdNSfqbbvlGXiQRjxZQS5toSsPT9RJlxVMMCW8CCt1eSfXi/99ssp2ERSIS
sfGJVy9FswUpV0GdizUSjivF598ULwTkcAiSnSwjecxObHSphFZnV0ASZpjYinw8RB6emQ/xvD4G
WWP+XjUp1BpoaxFbUzvNVIcjBQFn6BAxlJMyIIZ0TTWk2WV7WyWKvbKp8D7g0116qFQk2BWYnY/a
aZPnM42l1e9OVS3Hv7Q1H4oJLOjDdl+ajNANzVnNeoUHwC65/kNXq3fJlMRSEVSoEKsSifUjB4Iw
UVkg/vHfKeq2gTU6sNprIY59eLAlnQueWEcrIccKD63Kt38GOEEX7y/Ps67CHogk9ltsaJ/hPrVJ
KTVjdTY7ybuE6tFE32LaPzth6X+Mcdlca9YjteKbkudSxy25SoYjN58jHTgA3xK0sgPXeYpu0qPZ
/dtx1bVtwAvW/rSFg/AJ2/hUYTP6G5icAKapnqbd4O24z9cju/cx/a+9b2dVxj1E5wvPfXS0X2u+
eIylbTPm7EZSH2ht3rDVcntnaAe8YQcJ4yuvziQ8JTmrAOM7hz0E50KLLluHi6T8PxYC5zlMSeHT
C/qBn1SDKb1DuhCPlRGiSWIubbAZZS5G5b3oVDwlf4a+n4DDGG2hpvlZenaPAUIwMHYS8X+XhD/N
XMU4FgfiQY6DXK+xQOtgXhNMpqtwh0zvqx/Fj1rcgeMgZWy2OkkCx0Bj7bpHoBaJbVhyiYrJEt/1
lvKnppCT2enEP6EEK36xEqBXSw/BP1YunsUrxvjG60cLX66+MN3K6nZN7rcBmbMlBk9IanCIxrh2
BGYcmMnqqTEz/vfpB9cihFEjfqdBnWUGwQvcF5L+bwGWYlYEwHX+hpALAnsRxLlqN55BJulYEtce
IV02+K8O16K9Bis38wo1UPo9hLTa1g40edLp0JbFKiYXC9S2aMn+SSjBBMaWSpWu1dX/9iOgQZNm
GYCHsFPfrsMwNgBX3/Wc9uET05KohZLNa5WYWx1Gv+AY6p9AdOJFBqIXBc/8DOz1ffrgS3GM/yId
5WeteGgBYZk+vG832OrAwKfa5ndoGaJofMpJARKFoxM/tNqSvEKa73zN4mbXRR50Qds7RjsIxG9l
vuJdQ0c8Mi6zNKqa+K+Yw2HYaR9k/FmLuGrYMufKj2OMRYZvxqoVA1kO7NkQyMhn9MVRQlUa0eP8
Ct0DlDPiDiYIfnxFulOwVogVJfmn2tLj0sAJoeg9gLr2w0MOXp5jG44TNf+r/7lcLIjum/3tmFlK
S+t4h355w81x0/sC8Yuv5ouv2F7DTXiht1abslOiP49UVhS5aeDa5nBl25nvK0uKmkh0aw8eIxOZ
PP8uI9mDjCtFI5YdPscs0ebDRNS+sFJlaoUuFW6/NkCLxXpQkjM7SU8+t48t8FAw/4Si/0gVGpH/
PaF61839ZmDFXMoNs2At/U9OnHf/9XyDi5mt5v3ASR+TSywFl6y5eknO17Nm5HRfgt0/RoEEEa8L
JXUvH58jMfXxbAKs9dPMB8158A3SDP06ZyRRM4UNRn9bZPr7wML90mn82gGhcpxfq7cXCR0lkVMA
TQRSQdaIiRHfG1zstMMQkyVV3LU0I4Kz36foSIc6ra8RuPmgB9WtslN7Btm5EfHNMY5exMr23S1O
RAmX+W5VZG2vZ+0mbPMnst/fIGcTr74zVdt/dXu1lMUaB0yUGXRe8XbJ5SP5RrGwGcX1Ap33t+3C
7g8VFNw/Bf1Lt/2S24hwf7SUilqsppwxOnZM/g4zunq606nF7vkKIj0U34vt2Xqk+kdcAVEv0u4C
iangpai5WJrKNK01NRxayDWL/fhu7lF6ohGmchwicxkhDjPNjH6B4Vymlnrrw4obmaxgbVPo7iNX
OtQlk6fypAH8Ad5fHQLzUrU73FA0rjIsOThyPAlAeVXDWqHZwywmd8aILiJZNte/49pcDNXVUxni
CbQf+MS4GG5Fskcxpv5YpQ6fz20KxI33xq6jt3GRvEP5f+Nh6YMO+3mz7OV6Tv1glAI2wQZ+Bp+x
lpLRBox4X5o14BoYb0xZVgORFmLRwkm6C3BMaB3R07BDhV04pg6drgky0JIJR7Yqcc+ppq1rMd/T
4ufsuZ6tHWJz8QPPLBej1GIq3prgX7DEcofi6Wfg3OhCPzPc/LaCxcInBwSSp3peGfKcfcIAIL9V
hL4wIeWjLhEGmaO7D83EioQ8laFYpbVCFqgUbp7q9FWsiDtoBDuVUjGpQ0w4RhFxLyHQFdp/uvfx
tx0oqpaERZjZns9oIRTuBTrATVbjJTfx9S+6QO4ZMWSOsvdW1ybZJIhARWLpEL1e6PKWwQpeoaCC
qdL1ZJMqobgmd+4PgbZcw47RVTNsP2WU1EfV9pMyC2JRkX8g9VqbYjataoiGt06AlWkAcgSLaGFw
kzvWeDScPBvXNj2BpLWCGH2TSFkFlWX+4PH6Ausxj35UxmGR3zzA37maQPFgd6fSkzEzunJ1eZbp
XP6CyAzHYk1boqVxSjqBWWzuc2WPx3V26FBAhyrDglKOPDK3QSn/6F55eG6UUgdMuc2BAqbaUZMm
Q3jCo2ZtKyRxr1p4zxS3iD1QKepIAn0MVf6FKsAOs/EmmbNQ3YWlU5RIXWDF7qL/90iN2HJYAehp
4JooFAozhvi3AQT2xJeQLOJAV0pAvC1S8gX/hwng/+B3UZGI2rLA0B/x8oL3nm/yh9rs6zHmeGNO
oE6fsLrYzVuZ+Z611YvoK7sd5u67hngPhpNI9bX8MIM1NQwcJQ/ofZiX8nOtYq4lTCaGTV+yk7xb
j1yXaVfT5kLvp5Itub05U0v3u2V4kmgZs3E9ZhIA7Z7u/i11PMHb1Hs5dcvWGbOM3OE9dtPlnWal
16TyzlSNOxOFFFs/qdjxr4qD+Z80EiJKwj5NOGl+w4ZCavxOsASPOjfLTX6UPOBLb6PTqclv9elO
uaa1MP9m/IToYsdxk20I0CjMDfYD9uKxexLIgYOyltp8M0K17ZKZXysNB7RtKOvCGvARZ7Wunezt
lPfgLZbZMRVXq4xiLl8OqSDyOAvsX1FZ1I9s7QjnMdYyHAFhE8wj2sjIWQ6pQR6DBgMMyO2xCouR
59zWuSgzr1M8ohFnGEtwdTmn+NcXsRD8ylXbOdNs5cMo2P40GAXO3YqAIw19BgoM9pNsBNtGvcjI
3VxJt7vzBuhgA/aoLo6UXvatjnFyEROXQ8and7QGtMuM2y0+DxPFxvVC+AJjZcTpkPpx6zay/8sH
ZbHVDKLM0svdie+oeiEknntZH6iK94vnh8/uXsxZTKxP29AkMqQmnfansaqBWIP5nFnmHYT/ciQA
YvjZN3DmCzufPPOrhmzmXuN2O5r3YvQPIRM8qRihzbAfu2fCkFBJq3Zz/SB/DpPORDmZVU7hDIfA
8hGPB7oFypFhCekE8kthTuFZARsC/tlEQCO5W3iQFBQWRAw2+GIG1KTHozwsw08U7vB1Nu3bxzVr
RIUrFrwtk90AnrUoz4uPpf/GLeWl+vu65cHFVNsatw3bEqozG4TEfhhptoIeZEVuRk7S/RlzrezI
kSi77HfDAufH8fitbALT6qyjZuIt97e6yeCoHx9+7yjsz7GMpI86TuwHvbhYI1EmyXmsZrCTic3e
2YZnjVQ6flKbW47ubb4Z8Ae0174fJpFswBEqrIguQFT+XfayVJW3TwgLAOdblvheQEa2oIvnN04k
Q14otioKqtSosogRiPrHSDH7ZXL+9uhprue5vShGgcj8oDtGw5FPilywV2TAfUKIRtw5i9+/8XJ9
Q2+Gb/Bv/Kmb75bFkPbOT98Vc9tYJno78mrnA7DcWl3I5corsoCTgWnuwgc0+AX10HjAUsDExPSe
r0vUYn4l6yOuVGV+lYwNfQoidxtPYWvBAW43E6m5pqGaJatjMQ/pRZ9EwKC0kH05/hJPnCxoOr6Z
tWV9wca3DT71Yzd3PJB6R3pRwV+ajvjqXhGRDziIQCdvAnai2ryjO8Xgr0N4BIBo/pC6uDS/P1f5
ZW4x/FrIaUNxo/B7+DmMXF7gVUL/t+s4y6wx+gp9zgCdYes0iddiFL425cAD4b8WN8CYV7lNoBxB
AB375i7tUCidvycIzqFILz0RdYhZDOKkS5ZjHUTWCk527X6Rz9jywOuBkomr9ZPfMy/JbXOcYdIM
xHtPKByvBQCEDbRX+DVmeRzfHMXNM2QdUl/sCXW8Vw6YYHcuJVq+iFMzs6TJsOs7Imvkc97U+CxH
M0rXP8NW/gPEpznczm+rATQ5C+RJu72HFymd08yZ7yimYJGoUrPmnL3F4w5d87Ump/qLERJVmtyM
eGbPwBoiSL4K/sIndoMcguz/0JxDl7c8htfhVKhWiO8QD8yjNrMpoLcPg1G1Y8Hhvn3MsfJraUWu
cmhNa2IoBGv1zlhdN1k0RiJYGKqx0fPfJANaRUpap/CS/I/gxdWFoKScl+HWJ9mFEWsZPqaOeyAl
LtmJGNo2LbOJPvbqI6hZMxn72oH3dLoGtbByE9y2YW2xx4D5cnnRMPHqP3+mhzyLtFpoTuhfiaQI
UHmSOCaT/LtWKzdzOylG6tLSzeCDfrU7MQCCTJ4RTxtWQxT2mYqIX72CCRyD1z+hwUGridXh5dS7
QLjY2ha+JyExXFk0ReAC5i3hM+CkxKCm3B1sAArMWzII/eymkLWkVWZr1LqbzIuTH7wcCcUqmx4c
FxZmXspvkO/042h1hsT5VDARCndf7Ls1iJ+AISm0XUzpueC7IZxneVYManPpMEZwpHRwHGnw2KuW
e5sJe2+an+My5FPj7OQ+CCAjaGqgLBuh/6PR+MXi8QSnnga7dhtMmnpg6Bvglu0goKtwLOaA+g51
DKqJ2hpygmasCSl0qoZpOnc+veXoOW1weXdGmNQ5yqSoSr+CueWarCTkpIYNiXJ2rrszH2w3QIuo
VxsebMyCNzWc3pHcSFtpZoZOVcoOatRdmOGKM6T9es/4RGpljYs5CQk9LIu5rYupNpO6Ua2xB0Oj
6e0yM7r6R9aaf9KL7XLSB7W7JDNrufbp/BA1V9bgLTopvzZVmhwTyNdRPGKm1jeaGCrB1CHxcs0m
1dRybkR0+JtVJcVQxW1s22fsyDUYt2cSMT4QuV0Y4RjkOsKMOJd2pySg1Ka7B1+4WDN7TbMjmwpq
P5RdcY6JmzWOJRFVY1iIN+JNRHOBQYlPDcmqKyJO1MB8Wl435FRLF8NIL8lx4/gvKK/3by+exDu0
AC3Kygx2krZ1H7PUrwYZ0dQdnSKCKyCv1gGLYfhhWX0DRnEStzYE7omzvfx7r8iIw9TsQMRo2oBL
JNry8efDivPj7eGWPe+OeQ5L052yJviku3lHmIHnznxZE3K6dnshMDpenqCb7NHrUxPUegRc+bTm
cOalBwlICDlyDf/DBiL8FhMlBcmO0lhljNWWGknoc2qLQI9sArdl9mpCwg61qNVfZ3F5hX5ajdZI
Is8BSOXTc9D5zTjQLD4bR9DCQnvp98s15eidngAMDOfpntCgRePu4N8rXLEi04hN5iyPYR6QeER6
Kvb3TD4UzKtA+bE7+9BKpnRnAzQlOtUYXn6b5QG88h3gggfE7nm14yv1SamP9JkQDEtVvZ1Fh4fz
htd9gCRCOBMfgl6ninWk2kO6sWJVsA/Q5pdGJ5mLAXy7NSDZTD8Td6it2DrD2pXt3szPAcEfd6o/
wHd3VQm1nWBroahfHYdDexPVcpFT1GPB1PyT++CF97KXg7WmibGPvo0cjmoGKZnkSsbdmgoJDbNZ
OC9wA56TEQmeaizhbEsjky5PQI2mFcGmvwHFhsnBzKmoW0pf7vgksaw13V3QbcBwNDXL7BGmpA7a
OaO50eWCC7QFdEqIGzjkvMBAlGY19s6lHqDSGKW85tx+zUBJrwSRuwgNdPV/ebJ63ZaX8Oeo1SNG
XJQMDqfaaOD5QAeBkqeQzqXLnv0NMoTkTL0Z2lNXhjhMkr8BGjE6Io1smLpniGIpNXNj0hcAnZJa
vUUBISkqDPw3lhnvyZeZzydEREMO+XyioI1XG0AgQCu/aEgea5kTBYsut86twaswHT7ZJSSNgiPq
dqjyjZDPHO8LCr1GLXdxtyHVC8yjSHiwGa9V+5TBiqyF8rS5IRTGafNBSm8r28cPShgZVoAa2BHb
D4MRVm3qyGIKD1ClzXGC0SPOx+W3mjcWMcNzU1KnNV4/YCUzGehAfq9FXYoEA7Ubo0sfmW/T1Qnr
4NPsK+dn7at4FIIk4dbp/wDNbk1c5dIMzCumLXyLvpRk8RMBrSryIAdZuo2Y3yU+ZLHmfpzYy58Y
h9DnsK4WCElFPAo5Y/2NrWle93wbUvPqWRioz858W5yEUat8cQn0Zcu3bA2T5m4gU941LScpaGPo
JhOWmysruVDmx28naQ0zQx7VIukpmq/L2aUxcPBpWeP2A5gVg0jKY+pG/g4OOGQr0qjKr1P9ZqUK
uam/A/Hsw6n1o8/lz4kvwv9t+Gf6QoHprtyykjlU07tlS4abjsMBAy5N813fz6KkkkKDBba/2itQ
+twxt9N3Tg1m0DegiIQ4OV50eW1LZWj9crjtM4KMstB/k5+u6/j7FnxW4QNzoEoGF4MXettJe00F
qww/Lf2dgyGdUf8ycUGW7kq0ZHqiD4PU1m6fZIQJE6Lep3z7BC90ttw9CFgTVuAzN4GDfSP2ipjp
zCy3Uj8UsZhVznO/eX7vdBXn3tBHcB5f4PfyL65hNPFckkFv7UGqwk2Ohm/nl5oj6J1QKeaTxCU6
9igExxwXewAaZfSaCBZz93CkRXMV3IqOQEMRg13V1V4z4eiqP/r+xgekRk+ku9gsE6OaeEBz/6pL
kCvJm5swbeUJLbNM3Lk7qCb1yoyTP3rXpBsRSraS/eyChGiYGeTq2rqwQjCLdtgocTVtqedN1ZyU
+B4kWlRA+gdQJqcGVVME0S+adYIPI9ha6KiukvO4JIZ9BAVXpKcOWzjuHB0xDGYkcXidYGyPveR3
PT8VAHKa5+7jFssIG1FQUyPoZLttlE+1F9iMMdw7uinA+K75HmcFUgNkIgU4g2AaSHd+CKJWSRNd
1CZKcvOcxaDWtTu8Jr8dwxtDIXWSMv04SuVWBy1VucIVXPuLY50WlJr6u3mlDpwHUfIsYLpxEUGM
uw16qtz3lL4QZB4ejiheq0BX4bfyxQ6AFDwAkIhlArEHmt0GnK7jggKo7vby9+nzWoGPauEMjc1w
gtDAmCc65wxPL1i3wUQBGdSyQdqiinCtYHynCmKa5uwyKZr0qe7LP32eiqH4be2faZyL0CfNAH/f
RfjfMX4pQeZhqqr9RyyyAG+xLYzub+5BL7WRwXyOPh6G2d7bXYkSjGmHk42It3I9xLzUl6XF7L7R
bL4zTqjGaykdcShq1m4OgpdG79gm+ev/0xJvRtjzspCDSlMOC51xCCtiQ0pAK4NXJa1DNEF/2jkR
EWOkH7B7Uh2l6CCEi9yHY2hm/wsQO05OFma6R+kxT4weNIBpidzzl2vsw1eONfXOiPRWMvnfogAl
pQFteCNsMqU0Zw+y+ay8VD0fVWAM31trSActM1MFwCBsuge+/Z7eiJ6gk1zId+ja/VML8tGvHP7u
DRWp/QVLiMRlhWaunwZefGIcCNFlBaFM5uT3+Lw2XUimpc8cZ+VGRFarOprPXdrnMc1wCYoiZg3N
1E1I4u8uNcoIsrNibOlcPPsnUSyz467FwWv0oeZEct43AUq/N64U4e5IROSMarL9o3/451te66H5
Sz1NiC22pwb9Ldfvn3nq49QQYXd7rQR6d1SlGbsI4NtO9PiVose1XDHROQK3r2MlUws0hf+Qyxsb
Tm1DDawMgYSCkEUT5Mp8r4arkI6IYNRTXGX6F+2yeVGWvhBAKDBQSe4cn4D53NehI3Ar03ySyrxN
Za4idCFChy5E1257BeH+07LCh5M4UGP7nc4aHQXiMD4u6tdayKe81TifW8RA6yv5DWUeYr0BS7OY
nuH0hDYPNtSMbtxkyIQzQbbiPzkhrp3ykoXcY6molHcce3lkXhv1H4F5LYlMs3T6ys1Ymk+yoXjw
wIWyK3mB1dlGWop3vWaqiIzsjRYudFzc+XLZuUPLa7/myYrghqzyRApP5hP38P5sKbt0bNz+Fmfa
/1FUKcFJI7UGsW7Ac1KJGCYpR/CPDKr6ue6F3DfZ0M1A3zp15ovH519UnfET1WPilqYcBixkiwTQ
LVc1aG6hOp0gnsmoqLjPYnvfFKEE7q4X0ajun6w41UEa35FExdMuUzAjVLit+mPHXyFjt1KPQV79
pZtPeOtG8+JEEA/qvSdO4eWVfwAcq606tnc83UZEJH77yVX8/mj1i6rJBS7bi/WFJvIHK6s/ULF5
Tna0CmYJu2QgXUCGU8369KgxDj9l0Is71AtVQvkIRMV3CMOqjhDiD2cmv4tKeq3wKk5j38WWkV+d
wVd/M3P82e/d5l+ekIX2wVs3ogm6sI5uBMwf8TF54CCNd1a7ZMh4en/kHCXPMYD4fo+AMiVj9+S1
A1cWb8iGIYBM45YU6Gyh5RIGXoRNqprXKHANVmS6BvJ5HsbIR6mN/gbgmvy3DJwnCjfGR76AuhIX
edDC6wjCejlTV0Gu5wNVvJxofrdiZt39gZITEVHxlFKLS1WmbILkY5JfkWLSTmsY+Z4vsieonMTK
IoU5HUsOHC2dq8dM5xxxDkrCLleSVIaS7DDT12iE7tZYtvZhqrkH4+4gdKUCBVvsY91K+MgUhwlB
QjpZrNBIcbsys8Us3Q9/9t2KkzETvUQ3xvt+Qd1YU9aMbFV7Qb91/l5YDucwg31XWF6vmUXMbNoF
mkE6jmV5r0dI5aagVmk7heCY8IZDvMYugG17jzvFTwK7DrtTKLwctEQERmhkxXNFpqhBm1E/TZ0n
q423txjJNXideEm66jNrF4UXdzndPBW2tmCwH0BjfkjE0D0qJ8FlwvtXWeO3DIT5THlyos5zU8SR
HpdVZjKGI8Eq02L61HI2aSDIOyAXgabnE6Zgshsr8D02KSv3VLBjT0dNW5myCUjarMW43y+gJRsJ
wt/ykViH92JuGLIw/IFQ7Iaz4ixf/MC9g2R/0zzHFTp3g7PVc0qGn9Cen5Czcum2oZGU50y4KdLR
yuGdQE5dFkd3NCv4Cmvqwy0D9cac0HxN37SzWKr+6LdFI2ctMhzt4tEiaK5eeRVvN2lLCinDA5M5
lsfnr9jHX+ICSSlLnGSSp5jUyojFGGzSuWBzX8Bjdc76EFmVvoW5khgO9ONl0f5/VtJTY67u+eZG
lL7k/X0IJziuC4sUmohdeelxnXc5y/KXq26SR+6Y4naDMv1QpejT9EIyT7aTou3cXPBNFO50v921
O31l3EqhkB7GhZq+RpWeW7VV0Lh8kXHyRqXem+6vWcTo+se3239nrxXLPbggN5TMD70w6hZJ8wdi
hxGWYUQhDciCpdcoTYiLkCj9ey8VvSl8DZvnrwCSiq/ZWQfE52Nye+hfQ4O1CChMxBKtmM3ebo61
jLwuMNngETdBcSfPEKrUokaHHSsmvCFSsf8tbMn3gtWjkcTyYzmWF9mn/DPvukwEXCcp/a2hXygt
8czdkRlfysObeIdGIacthA42gObt0SGm9RlxF3XV9HVYybJ3r7SJp1l+hYaLZr/ARHqrAAGOe1E9
lavxYfTlt+etFhqd0tVyx+q3GjbbvltbWV5EW/CFKFmz+PUtM6hm2TUIdMPlCYczvVLo1OezyeqV
AmgJk6JwHWOjj0ml9kCZpB9ff6j/I8GWmmSPrtFty7fAfgntFWRirPopUZvs1tdLOkoLwbK6qVN3
FpqFPDP5JHwIVOUOvGbxk+d1yAU6t6UpGu3rcLGUGfAzwvyH8UpUrRdAXMVtDTGS36q7CkZ16gqE
FjWwRCHx4dHNQMtrF4XsvIQ2yVk6AwQ2z0aolor6RKO/9ERAboYObabnGFlsknWzHM3l7Gl711O4
mVPGoDY0na4ZPc7xII+6kNXgBB9d6uUX2aslPjKpPDlbZ9vy8xiaUR4X61R4nNNRogYMWi6FYWFj
cv0lWEmrAHbIUuux9R/6EwCK6Itmnsp3f218fxOUUbljyAhhl65Q+F4Jr8dkqtjupUln2E0c9DTq
nDSX/8WwA2EJP8D3tA4JgdVPBiXh7V5MGgG4EadSMucQNSZxqorzIql8Ieh7/OJnV7ObngHRYPAC
RHBcPWEj2tjQjvQJvR5USQVoGXwUgj8VM0N8MZyoKsVZZs4TC6Dht+vtVW4zA2iItQk3Th/baZl2
+1n29H0ZQKhRo3iNcvHzy9B2P3nNZcwMEEAaDrWN7DMuPoaXMb7KYqclKhWaHwodGr9PDj1B9NkP
PLig29cdwNEqiB3EFPcZh5BFwDfeBYsRgeodC0d/ct0EhSAe2NRnbhJ/hnbaY3xv6Nqc4iEF2+o0
OGhyEnpFmtkFH23fo8MTbJ2HE26Qa/69Gc0qEuZQFNKwcKt70e0D6cxuOfCWMf9PZYvKiwrBJUWF
kg2u5tmGI+fO0VBtbg0KmQnofSQBnsFDqbUwgvBwQ5BNtJP3Pg12HU8YE/KOKcens1n5kmYbJBgF
DTMauqfQOkBHY1Ccl7v13pyilii2XU3ZeFaiYPopyHu/X+kFJolJdlhsygt39qWVtkwb7R5WJRFj
BKN57ujLucQnB+YwTeMDOTmJ+V2TeoViV07tjWHxYIAwsaDVVsgALJ64qBPCQHIE075SsdljVPVH
9PcEihEovq3wPyJqPGF4RbCQCpEf0qZkW5lwT7ur91UBNPHD4jhiNkDB+hlGukFA6jB49KpN8gxg
wSDm7Wdyurw7Ow4FevHjADNC6uEIMiVX8tghX0qwE517aGnunNT4MMvMzTAxT/X5brzvQ6hzdCw9
qICzv/abhqpswWUgZtXNuwnbloyGZoH+MOMDE5MoignzxxX0/o/NrYhRz4QRVmxrlLKegKwP2zmH
KUFu2ItAy66NZkP0lw8Kr2ibf5JM4/nRc+i3YauV3ghasWCzKsYfgLLrzBuzoyNeSG5GW4B0VYOo
9YdpfnbOISEDIf5GaJp6ItzRet8VEZknfuNtL4T8TTsnfxlWRZUUAvvLOEBfvAI1U2fi/aBhJTxw
QDxT2hJoZvfLTGQyza1uEMpT4dpezQ5ETQDF+LgY90iKK3v2KVTvW4N3BQd08S6h0QrtN6AVY+/F
jZem74FCcA3zD7rDmRd07VIS7nLdUhc1uQ6Jv0/eogeAdn2bBnbOogrBG+AlZbrTh/2dq6MBvHxf
pb0QyDzLv+VfSKt/x4xH26zCCDrVbVF3dgxHNBcDdH5/RUf/cy4hfw9k3cR1bZ5a/ZEgrQ7lg7CQ
RJ7b4EcAelrZU+KEoAeG1Q8lb7RdR83ufxf6yWazLZJ9vrqBqRNtsMmpix3NNTa+5VZtnnhqi5QQ
4RuKRRa6CUNaxIfj41ai6iQQPAy5PEfCokHH45/sz5TALIVJHotVnJiRUlXcVbRWCbJ//+tIeSKB
gPw387umHVK/2gvDB5+HHr5enZtczu91OQtIyrF3VncWxnOHaW7PuJHr1hQsgKXKz8HU7V33hZDj
xt/YshSZlYgEJQtGZp32HyFFYcjMninBtxv+ztj1ZBlGMh/BL+SazXQ4edTXQvo+U5cEMJJouv9e
QK4mry4BfFP8r0dJ7QdKEa7EkzEpwILyvMxlSf7F+2wBW17m4UeW1jzRqkrYinsumFDxcsq4Y+1W
MzIYFBGnTZM39A92c0uncU76YctEl6L/KDDPNzO6iK8bys4YUeg7eX0L3pZqfRlv+nlKqcvRCKjI
TVEUpb0SiAUYEQLe2qmj/GnIGBPvaxpzA5VxTDNkoVw7SxwqMqz9SDn1+lUc01gqApVl3xibdimp
AZKew92s44KtboxRyL4GyGyK+mHaFg9Zmiu0gehVUB0209ch5FcTeh7qZFSM0wTNwvVqyIALXcra
PkArci6uzho2FeGxnj4kGpi/V8oVzS9TJ47yTFYKMvFeW0Afh0w6LYEOuBVZi2z/7klE+h3nohok
+6h1A5dvjXu5Id4lxJ/x7YCfZSaG8ievEixL/JgbWYseawubQUkzAwsGBKIlJr8vW6fphQFWG53b
m3cVckDRLLqUGHokx5aj0wtbgrgbEjuQiNnFfFJkcC2MGOq30c4cLZ5oLS9CJ0rq/AxiT4uuLjxO
Ela4FdRJZ/U5RwwxDiWWwmirtspQeKKteKqr++7NfOgUGesdovPWRH0qAetsU4LlpNYXA6WJRbpV
Xhn5QAQ/LpTYAuClwmuIxSYis4uvAqRdolt8oN9Dda08VOuulZMa+4FThpMcvz0GP4s5s8l/kYZr
VO/EsJVVv+GG/7nyOR0VODw+RpAxXvajr+CQNKksJcy+EEU1RURUVVHdEXBMtzpPk2DSVUMftMsg
KGa4Kh9G+4ApR1kVEiUmdIF/rWRaSQzBpAyLRiWFSHSrAleMJi4n7OMJURl9he5IUkbjJ4ek8++i
2NGfzmDoMZ1y5FkpB72d6qQfKkZYQK58zLJGg31Y0Eo77xSDpxGrTr0scOIRZydEo35RYVYArDs+
hGsloVMjf44FQlpfrurvKl4+zRis3lmP2NlPxFcpjLrPeLmUmmDbBCRl/rewHmDE3gvkJ5rRyih/
Ohgbv92TjkHvAVVeZSGWf7clKMiVHFlU73yQFdWo4JEDJHo7VdJ1ir4f+Zznd2LBx3fUL267mV5D
YxRXGohABmSLacAGZcWkPJxBeNNuOZQtIsbOHd2TBbHogUlsH7sxNdStdfeTloSUwEKuDnXtFTo1
0pKdB/Ro4mY+7z7vdPdlUnlMqwc+h4+3OX8rTvMi3yKy6FDKSKHTBUKMJJ69TrIl/krZsoBjTMU+
SKI1Qkyz21NS5zMbL1tZ6xIxfSBUbnV0Y9BZsycdgfR86MPDRUZLthbr3VLbFgYY83Opk3BzPJyt
gYWfHvlZLdTnu950Z/l1fD760ypw/OJRlKd79f8KHIECV8Fmk+fACGxD6OTcSz3OjIwA6Y7/cyja
id+uY2tWLXzzzFgKosCET5y7FzFnlwR+crWnEVvCLVX+bjUqSz3PYzQoLTE8Qg0CJXVhcbmGxiB/
pWARBodWAqp9r7aDj5W/9qU9irNPISfzlTxlMYDtgO66Ujnf6ftZUabkfjr3y/lRl4ysOTa/pECP
KHaPrvL63YQzp/Wqs4VKFRMmyS5hVrx1FuEeYRkdZBlfhwQDkPoichwiQstPwQhTVwN7ANLVs/3p
DX4yPB2h6J8xgA1ZgKRxJwXfKcErkc/FNi4ctQxvn4MDXHXXu3472KnrvIYktcXHKm9Cnbc+XEBE
ul5MJOTdpFewBWbHsRPXMj1jRrGVMq7mHgcFwHoQGSiZ3yVMP4EarWmXbGL000CfxWsUi7Nz14YQ
ENqKhXDQS2EWZqddweQhEQCjjh0NfWQqKWx2hCdkNwuOBs1tTKTBguBW45/WWhwnSfKZ1jyxbwXH
Cx/H/qfQBvAuywi3zuShFI+/glhef25bAM9QjxYVxYxGHe2vFuvK3KWBmm4sS3oPbMxvrmUWYLjD
4O0sLf5iC/kdON047Q3XZt29FCyZPxQTCfyK99CSyhYseHztk1Bsu+cQ8rUp7Y4SlQmP/vNv67er
nlumfeWhKm/wWC7qviy3p/pi2FnVpLyeSxNOYLJH6TQ/9y+GjCDIJ5H1TVPwVCGzvE4fVmh+F8bX
FTx28P8Ag87gNX13PmFwWY/aocR89/eJRSrcdDt3xSd2COuD5H4wtDbVeKB/Ok+Kyh+lIXsgtJEO
A+jKH92/A9A+tjQIB06RYYssJInoJrZ3H/QT3mQXMpFbqNfMrAI6/TKXRu2hH5wG2fGtG/eAqaIY
MI0nKmTNTDMDg2w03rSrfleAocefiG0y7ISS6HnY//15Y+k+lwIgw+lV8KTR9So9M3VNSE+VnZb0
VoH8kP9X6Gc6odATCV3ZDuc+FWyU/Yk5zLh/YPqtJBNiM8sO5tuK925NyhEVjsvF+zE5UY/jOtnD
T7ETh7+b+l6aYW+IkZO3tiGDyYDpA2gRtvw7IHdlbzt3NtuwINO9cz4ZY7bm5mnExkN4Rrb0Uvxw
igkVsmIf5j+vDxKKGiMcjrMN5SOSocltt8hOIvEyWjAI3hGQRcrOLx60ZjHF52khV/rQ3kXTmm1D
z3NHjIHqy6P2uRZoptDHzxKJ9qVfZlxHuwagKtW2tnbHXeTl/KdyNBNk5vSroxzogpEY24wDpLD7
Vvv/welfTe2wbSTkpznr67H2QnYoLvJGpgTN7NT8zccktsI2wsjUcHOPVBCxPpEytcVFvqM6eYEZ
63S4pr1siSVUJw8pSigTop7V3ad8qzyGWlRablzyKhd0qPx7gZRxmwWOkAwpGNv+Mijt9DvcIqgg
OnxBZUVMINUpt+q2qP1wQlzSain7XHhLq2tAjLMAbNtNLEGibqv4zAPjwG18p2KmDpmQlt2ct8GT
BP5nHD1gDW788V2o3NtlEGZXTE+DoIlL9Lj7NXk4ZS64Is+5SN5jxGZKvP8jxSVvQhVTE4Yr9F9r
ORGxREFkHBzXn49qk5nXRaH3gLlyPHSkM21hnebeKRZGvl/s+EONILyZEmbwN52ilgpKqP/ai4Pw
hEA+oOSQmPKOVteCeKU20hSmOX2os29NSj2EusSrWfkx40V7D+SqlBQp+qym7izY8xguY7UZvca+
Bf6eFBoKQQLkX/gKkXKZyVXRiHj/i8/O8BVdSUuCUT/NCgEUuEKcRSJyTgyDsqMa7+Qii2Mth1Zc
aG6lnnqGUlUyROeXlkVizPos9McWR7kKLv3csWP2Xtu5W3WWMHf+r2XEp3LC/Btc24g01ZsJ9zpr
1YddOuyVIc4SRVgPFRna770K7/QVDcI3eJIH0Zv0Gz0PB9IgZqWlFEDOu9YyVT2Aq4ZeQYvtCQhd
lp2HXnkgGb4NHxstQRXgxsbfLchMbH3ezTMFsnvcRHW61nH5EPDV4oDK50R9quiCPqC/YpB0dzsx
SCSN3u8tyIhvXLklkXaphA/8bBklT471341PMkOpfzLse08B8fb84oFT6rSIH0DQu3qYpaOm4D2R
iU8r7aB2wf+2e2D+RsJdUvpz7iPiQlHtJoc35W7cegNaLDkQYWYs7+Du67/JEKUt/8kUOXN0Ybsq
J5EVU3x6W1AAUOpHAbKZ0Q/M1MV4oY4UotLqaWrTSvFtS1BcIM23NWrSSsCUeMF5m5JXlaN3BvtW
+eN4EL/ypNhO0vh+OkXA1fK9Dh8QlUbobanBeWidAeNJQ/F0xcgLujQgUDzS6vFdogmUF0ho9eLO
imVB3/oIcBVKUhlz0fCjWbumFYmFHb6kiHIayu0i6T3NiXso8NzxRIJ1IVPHjWS0U9Qo74n196UM
J8xgGOXz9TO7Fzx+8rmrsYK0kGhFnUIu4yKiyF2ZqDhz/nCzCMbAFO4QMO9H+KGMeOqkDg0ktqmA
5F9uCY6Y1rcqcFoEiRiCtAQeBd8Q17Q/OKM2ciRwuhU7LPLaS7vTNILzJcGV/HRAcy9qBfLZyCU/
i+RQeFjBj5GsLeKziXYw9E0DIKqi8dRlvNJ0vXJEHZZdCa1CX+k33bzb9ExmdQZBI979L3nttQQS
cXuBpzNpS2aEXZVVuAb6iz9vFqkjnr2uzBACYJDe5vHYpWbJkAckIbvGq+yEey8dJKkpz9YovjrS
I1biiaer34Oly1C+ZSZCCb70ztV/cFBeJ6APBMHj7i7UPaVINUJOXVBWd2Wz4eSv6lBrL3BAqT6P
yUp+lFFgy2K5Tj/CItxBMHPYgwAJvNKR5ESoI3jHRx2Xxp+IvS+yt1pxcPgXCIMCWzLyKU+UKCUG
7/YiTD6mg51+daBJtG9xAFKsewIzdCY1nrN5MgtW6iDgG+MfQCn5HNVc2vARrtbk0ehfOlPdwUfU
LRy8rD2tcQhEZQnNkTB5KTmcombUyJNM/ABP14yK6SMLARQF7lj72H7sjFZ/l7zJrFffO71F/v33
9OKxQuPFYLXGyZ9W9nUe+fDpj628YrK+Vgg98ESRiG4gofLl0evJDVGNDb/YxVgfnqAdCpt9oPTq
nrNzNfrtOx0W7QqfqYnzN6947DhBpQ5/cVQdPZnQCLfKYSe738UzcLopn4kGcrRMfw+hZTC4mx5j
R419mDzmHrTtoQ4yC5xrmldPcdPMK+yhL6wT0TVm7acia75xodkW8oeYCS0vYBl8eZzq5ROgZ3Nd
Om7WI/+5FEBsWW9ulPsouufS72+KND3HrWK9e5wWkdpZ4KzoAEgZEXRDmHs+WF60ioAv1fd4Mrpn
HyNZO7luLz6mzbNRsqGtHpZCIJwxE8KvSZSgPVb9hawp2gFRahl6FD3i+lznJORRlvvAogFNS8rO
DAS8quYReJMw3tcRaFvwP0sAnR8kKX2AJ1ERDd6DVXXBoPbuyWPaRPjapT+9c1cFtwCrdwHk4lNK
EOTIm/xu1UatdxgTNCGneldE9+dFN5MpwMyJsK76xjoi67oxzEg1Ns1BljWrYmaHjr7TvrLOlIKR
5GW/mqi9UFd8j3bo+zefSe8zHBFDo1apZE+GVnuyCO7koSkHsF//z4epe2Xc6g6Jui4LU9SyTF+0
MefYVqcIyWQ/mpab+/1xZKXWgmf5T+YZGFJDRlskIByEJT/PhCAy3SQdGLfxno+Z+FqtXvZV3ZPM
G9mB5kAJMwvo3lKKmMX+/5Xhmaj8Gw1F+tzMcrwGZa33LjWT3I/eQWeQwZeHcTZY6RmOjzkRC3OO
xjJICy8Fl372NujH3NFdb3l0Bma9WIe0HmQDA9aXd0m5vtTGvz85AZIP0U1iPrVZ2ngCF71pl3DE
Wqx+/y3SEl03Vo1NMWGlJ1iwJrMqT2Paj8Bx91t/k8UPCL6awhbaAxGOZJ1G35Cet1FaTNLY1QFm
OrXRXswB1qrhvAET8+OP5ZwujTL4p58j9vUUlth4UkwL3s7c0Bosb1ggu1TNcwIeGZ4A3ck386l8
1PfffnyPt4guqeOxyQ7elp0ShBsJaJAQ6r44emOleOyFk5/Sqx1qs2wh/mF7w9LTsBf8bbqjJtRW
cHs/1H0wmkeJT1ic2WKND/9IOZYVPZxQQ2nsfkQ7j2z95LfuH0pgdfMoIBnicioa3IxGnUJvnaKp
bIVI7LN791fmcgeGtQuSPHBFQctUe10/Q1+HxMd0BPNjAfLWcAtCNZIqJvP3g4s6zJPrNgsQLXg5
PELrRSsZGEcymPpERYx5dyz/InLbPx25RlPs6/4muub6hoZBaFlRu8/WSpJPWsOw2uFYC33wq2k+
8uNMg6IjU1bkwryEcIynI1Euya75t3EdEU+fYDkCHoM7ojDtcR2JrqwTK391VBgShyHDkkRoYfsI
6mT+NNuvySUnBlC5veNqx5t9x8W0bJuZdqRmWJGouoizteEXhiqQPLEeg2wogce1QhZbaNkedF96
5Fwe1ta+f75RiL3fy/hWTpJuV45zXowDj4FXoEdrzruIJ0c6Y1AV5VhCj4pDQmYR3KKEQKeZrUnS
mO4ftx6EyxE7c9iqmmJ98Y/E6z7FizCh/3hE1i0ulQOiN8YVoniB3MwQs7jy0DPf9HK3mcFMFpB8
lGpDSyURgBbh0PcdfpX2tBbDAm8JRqLibFtoTzCMoPxHzbKJ7yxZufmjH+EhX4o9dtuTuEwpX7px
svyvi9XInENiaGcN5WCQ/t+gYQTZn7Q6lu0uLj8xPQb+kuyLKtd4PQa3x1BFUI7kT5u5BCs6zclB
GrqhqZm6S+Rw4tVmbXoP9RREcca85graffxPdfMF4JsEmpjkliqW2j4wq/cZp1YT0QHYomQpXtSS
pryS4j3e0oGZa/J40d0JZvbz3/fTmUhDQ7aEGQS5XPmP8WKmuuU13QuHjSVqWk8z/+/zXqWMV9sm
pVnIV2bZLhSKNyhYsvQC6jS2yAUxB0qjEfyBDEUC2xzrUufITsxAnEXEYhV0MtbNNv/5kd4m0MLU
w0fyBUaGPk4JEcwts/0s9iJo9TMhPjCsMWymoz1VqRhH7/up7FhE5hefl1DUqQ7HIt2uFoJRVQBv
H0LFlvI8chZBh8rjXSSOO3aF7lM1nn2iLFrwlgLEISP6IwjUzz+S+rPaJPWJ85Xk7wh99Z9fuNm5
bNm/bVQoq2svvi+NK09XZqMKQRAwgcWwFaHrBOL1t+fdN9OvHT4m+lUMQ2n9C7kltnEZHvKYSRvn
1ttp6r8ZjFmaczXrBQc7tO2vdsXDXJ4jiMMROeR6qIZ5OgBlouEin23wIkld5bpvDeEpyXNLWHJK
yXUSf4ZJ5WzUeEds60qtJ4LdXZlPSBNodVFSq0OZvluljSkksMdaceArR5qPp/J6xuZT5nTc0peY
3K0rIoVBDWEmwo6EF8LCXj9/YM4rf4TEfAsMx2WZVVNrbyGBrkboK5d3BM8XVCuNo22T7imuN2lk
eCKWzJsfpg9P8UTNJdFS9++slKyAhm7MixtslwvRDDf6y79+2zVbEA2So+Xdry1t811Ldidy5izh
VAVrDxFF2QfR3rSnZq0H87Ql5QOOKumDVeux4J/vwU4Y6GYWolyyJX7yLENmV69fdqIq0NXBY+z6
xq1bFOs4sOx2qN2Fosgk8IdhTP9521cqUs2m0snPk5zVs2xcJHqlW6B2zHBOPFH8GN+Wx/GJSulN
kasOTzf7Xu2dVH/5fvglM0becPQuNkdLSPcqfgTonruziKqhGFwhQlRHDX6Kjj9/t8W8eAUVFgxj
szUJkQzMV1ONG8YEiVU0XvlywZCm4owk4eTfdhnsUk6Dl9R4lD1axFEeihhsCHDOX7iLd8xsB1BI
SplidVN9BlRxtsMKLcWuisyvaPG4KzUparY9ETq8KViqPZu6WeEt3PMuUxeiqHWYPMBV7pIPq855
antgfYCXumltLMRmVUO0r0F+pS/cjf+2Fdwx5xzPKOgIp/xGhHUR4LBHfj6yV1TFVturoajZJYQ3
DuL5DIktz+fhxgOTU6/caMJHOKwGucQWGSQiWbtHXqbtOcl/oj/krxGYXjVvT6ukonVa4n4vjHh2
EWWiuH5h9lJYbuaITTAI4eOoQm8nxO23UuBExjkL3vEuA135a2hP+j0HrgHO36gu6HI5TLem9+Oq
uBOJgxVsSfqhS+vQLukBmprUse6+dnGa1AYzLMCD7C3ab3WG53eCyMm8/eESSEq0enRCU1zDf7cd
IbRqKTd4VyR0YaMIAL2MBQkaipUF+LEor7cNyOnefZnOI0heFN7iCNBY7kP9vFXAG1r7n+eY52hf
mqbLHYu6l0qXmiBIos/B4uPsyxEustGtMwyBwEKxuWIE7dwajLgxmi0suJiueAuCBVbrWQAM33KK
ccJvM9yJvZo2AB6CmJJqo+jzl4+nKHUCyaLHc2wYLoMbk/fLOvkGyw5W81uM/HZQJsPdrm1wvjny
eHBkHoKIR9rSfd3BQZgrSZWjM+zbBLKTIUry+hldfdg/R0vKVIhShNYKglqoxafAA1dh9ZCiCAUy
3PtNcJJuWQWKBybP28nYtEAI4Dzjn3jkDH2wNb8KXDvXrWtc+ZxOtT6nrA2b9aVQu+QDI6pDUtXW
xdotEFq7+OzSCKYm4y42MOxXyT6pnU1b+JbibBCRBunLsbJwAGdCdsApXKpgbs7UzeurFrlpcWbN
f/D4i06003iFKDeFEowdDuy8LSRYkKejX22xUToBYUVEWtEDOl3EUkWn9/vd0qiSCQXjS9QE3ztG
kXohjwUX360kiXfXmq+mCelY2RraC+8oQTwXFEIhQdZ97v90jzIDx0OXXsrWWNOv0sZMukyHkX/a
mMWCCU/WGdrccrl6Jl/fIlkHeOWS6AWq79FRe9ast8JfdP47Oy6l7OILEdExixra2+zZOlg0JAVz
p1mesf4pfBKpvc8tnIf8vCg0jc/AWH2kEUL2qhRAz7EGx23DpfE/LKUYjay1SHvxLs8eNMtcpA+8
i6EGzF4zipnBucCkr78xnkpU+XfgDAxb8t6xKvKnAK9dA9LN+VXMqv7iKWzHoZliJSxi0hnL/D5n
wzayKceBNK/Wz8I2OPiXrkaSn3LQIIxVHvoTgpu0HAUwoWyE2aggmHCqkmQaiAmcuQEumXw2Q/Dm
wKBQL2QGKZfhzHlGZDgFCGufoFRjACM0ex1asD4e+RdeMkhVQcROOXy3nH4t+nayXihAWjuiP+KJ
Ta4uRluFa9GjBLClTK1J60nbxtemHxNTW8aJ/iUxNJBs+VzZpZ4jkIGi2nWU+4+pkRLZSvi76cBF
ISLP1PAdVGMm9WKz8xtD16Ik7qZCHRz2RiHfrBVBgnVu+wxVrtJdKmYllQboutn+BiohOx4DyB/s
qKP+aJ5oRgZJkMB/OIthEESRSSgoaAM2KB8QG0++sGAz/XFPKmmc7DIXIcrYXWBqQJ5QXmBE27Ta
v0DIaHWCarJeMha/Nt89wNAZVWIpMMQknJ/5vI4pGgY76ivWnZC4R3vvmxIccyB/p1IzwbVm1PuE
6+UZTchCCiu1asrgtLr1XQnDk6iWdTicbvNMuX/ssAoXrggXT6ld/su7yYVt4Zmw1th8rOLR2tHC
a2z7/gf09Afze3YDORFXsUqyj5svLALAdtANt9Zqjt+i7oYc45EIy8Tu5k62hwK/gy4Y/i3bp9ws
UEKtXj/AEAjs9O3lv1BBd8y7JMH+rIGrRYmoSOZzMMqP/CrA0Mnv/xsrxDDqYCJshNfb5HBiPq2n
vSZV1VTh1/jnzjObIPzs28EI4WjNAFmJ0cwY3YAeMbKYHRqzP92j4tHeXlVjPLuI+7LktZh0BdHO
27HEIJoA79/S5tuM2sxW4m6qIAOCzki/HMPyh7nllA58FuiE/t6Bdd0WlS55lkZ5H3iM3jxJNlzi
H3xKiAYqGVdttMQ7hmqlySAB7c2bmrX4LB8tPCPyVDsurBAjs926bcRnT2sHVzQZV6s+6mjv8fDl
XxVS80PGWOSueYchTx2lNUjjqmQekcRgVcuxxCJUHtwgAzUxG0vtvInrz2Q78dKkjj3vlXpdQiHp
VoRE/fphYyBmR90HDvfUz2s5qC/h9LGEWs2S+FjbtnzQ4EzdHEJNWwNlbEvCdRrkPNH6izlSRrMV
GOepqzLT6TYhloU0iRrBGXD61xzQY6OgExbYyBd03l7F4+dQjWdsirFY9eo7DBm9PHQxchlLa+Xe
/NBSTV3ghqCPCXqb7kk3hCc3SrJ/Z6uPalEgNg5Q/MysgSSxduUZRXXDP9Gb4O7/fxuUq5b7vU86
m97RbAGwdMX8OLbYsQcnmcVV2JYYcDg9DAew07EVrkFZ1XdBR9JUCYJEJb9nIT6UF+0gkgZ75NTa
5QeVGEEDrX3tl/rW6fRz6JQVlkHKHBcnB6VgAPjH2WWllUtbaidmb6Cp/E1HsLCDTkEQ/VAGCzRP
09AbHcX7AMh17DuI2IGtJk9/B50kykinpFZSAfTWQZEvMhJCvtVYCG5HfjCmBP1Q+VcAzAGCiOsY
kpkjDPCgvoXY33XShpYo1QU2E3wsQsuLhxvG7Xdwx9ucBKw6+lCwLFFJwYgiIf3oKDKDZvqeHl2B
vWHAZbyWwdf3R0P56X8c38Ri7n06P/yq1nvLVpxC+NqoQc1V1nXAxXZEtFOMQRg5qoVunUlTyNba
mYFuVeL2mXJjqB+qqGOOS6LkY7ifuUpPUlxL4GtjOilQnaHrgn8O0cl9BuiCOB0ARBuldC2LZSO7
83nqx6vQSz4W4rYbB3hVSNlzG9SeXdUDll75Ui2BTg4NSwj0yyQ4TKPSf8+f8sHczoYWFAU+TTMb
vwCQXqG3NZg8wtN2hHA6oTMJRmMyXtN56pHJq++geoS4TlLCDCIffmhmYJg/KeKD8pMYeM2xAqqb
LLXxdWgngGYz8RYliTkeIEWe3RVeKEmjE4uJb3Mk81k+Lat93/x3OMQlH5+MMWf8Ucz4+/iiYzdG
FO0542r10Ep7yFB/0rnpbJj/ZY0LM3WwU6wyo0zjO8q3R832sWUrrf51abT63GJ8wpPybM9j0cCq
fP7MAA8Ycf2jHywhTH8PqQz72ctjZfpc7aJqyk2oHpvPV+kpaqWBkJZ/drRTru4syheOBq4n3Uum
VDZu28JPuLOV4pWxJU0cLVM+uFvsFU02U63C8PS6BTE4AqlOoibAC6INqjnBYmUwyFpDSTei5caM
CgjVitlkCdohEYo886wnire/YF7/OfYbUf+qt2fVzz4Ld4+guKUZaXxzCs+Vi0GnD3CAxguyiJr+
hHHCKKCV2HMhDbYdnuVuS/yk/KAG/iMhkzSjYnm454Ga5tGbqLVUJgvZiNBJEuFfoxQrXhHEBEzK
F6sVs+ILzYNL2eLMTJb0yM1ELX6mC0coHFFRUxnPthPDnAqTT2flq78Tk+65b27TKBkP6azkyjOh
6EvZqBV3MaRuuDP8t12Pxb2ThcU8bWxFPnevVgSJY8brnGiOBd8TALKDdp+nzFTHBwEka9pRQP4Y
d+X3a5RJzuQz4RUak2zSSN3fO+n4Ij5ygJcAZXgLlbbVARbY/JTttWzngkRdx9TPpN7+genT4RD4
BOxPlalyIqTPrnNSnerUbntlE46ruIKoXvnDpwULqzuTr8lVbA8cZMwC9DPMMlkdeyKVB/x7zzhK
kaZBYcsnvJc2/85UCxXiuCB1YNhIp+S5Rmqcb2n9DTQwFo42x+8RZOrnDch77kya9j1R7BktU0iJ
jUs6eJcHzA6cJe/wV8v013n789oVOLh0kmSGpcSzM5YV5mCLk2eEiamIjwRbkL/ct2eUzEB+U1dO
Owbru1aabhKc1qRJPseM64+jJ5qEmZXxyUzUsPSQGDHc3MUDRMVC6RZ2VLysQtkxukxBUmi300lK
F0Y6T8XtnSo0IZtIvVvU+kP4UccWTIzHhckeiqHBAxKxeV/UwbLh4AT4PqjF6lUlGNcgrkNMluUT
oi2ga0PjVBTLCKXtjsd6UZcEt7LPV02e0aqijQ4naaBBHTAhmPciRwCjFRiEguB0ebk/LVZzFePh
Uso2O1NXt+AlxDmr6B5BQ9dtYZNrY/f9YBL2YI+NaeFEhds8xvszJ1hdXmZU5j6b4FPqlCqcu0Gz
SumrjBQ/9vxVFb5MeSsYcNbTl9BHJBWQC3KqOcyOjSoMqwZ2g+YcFTES7kZmlPlj3gp3Hf17j8u9
R7Nz5bOdZHHbooD5d6k74sZgkbFHTknQncL0rIjhQCyo2+RwX1VEJRj4SPR/DzeJA/XTYBt259Kt
a/K/BFbjcVfz6OKP293TLO+6keQ2OC3GkeRU+FT0ALsdB2gX/VwsjIxxu5GLjKdnxYFJRuywhdYu
edTtRJrol88sKtQ4vhJuB47MBpy0mdL2EbeiktAAGEdFL4YDHdYKxpxkAuZAcV0df0Ngy635Tuh+
8NNsePp4ydDkJ9jJX7AMQAA8+1jCv3WWDi38h5XN6Y+EUTjRiokTJYbGTjivnIJx72yvfYs8qklc
TDeaW4NsfBOkE968gLQiiP+IyvqUU2sbH9AVFgN5ipN4qJ953fPf3c9wIo0KSKxGkYDlWL2dofSD
26EqS7JlEkiRznC2wZrexbGcWoS42m1s7VfLyWhOjRau5nzcu4ndng+8O/mSIdDfX6aq2qbGqfqO
ZcRGSQMZhlku2bmXQSRnzX7Em8fMN6lp8ZwnTUcR+rs6kbEACFQZjsmaTlG6JmUKLGz3PKyLmIGi
3aeDhs+TeNGnk3jSZycgC+3khAKXxYIyQamftxSe9AfgJ2evxUqunolwdeYdz+T2U8/0/icXeaeD
dI47OARHzhBxebRR3MQd+ZfNOaMfWvRqX8NXNMpJxLg/FM5+h1HJAqbBkx7o7F5dZDeScT/lRxTI
xyFz2ROGAlOEtFa8DoMWztp6DP4oWLJzpP47dIVXUDDreWE+CuXEgVyfRCxzRFMKFYZun+Kag6Os
Ze2vw5UoCItEPoprPiAD9DUl6WDEZWwZ2Ehq9ub0U1hPEfpBBBxP1YfLwqe94Oz9amHRyjzWzGth
Mcnn9zc/CuEYhMRf8VaYG7Arcwj7oZVsrI/Yux/imSS23lYihjQQg6EuJME0f1FxN3ca0YnLhphJ
7b1qB68yQJ+7KvRpBFr2vbVxKf4PW6DvC9+H9skfN1RIaHQ8PryMnrIvmlXCcDT6nz7zzcIf5ED7
ScO6cTACgHrnj1e/NRMtC+bWeaQzIzfgIMFL+G/mRZueINH3H4PCgn8=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
