{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589462303796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589462303801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 16:18:23 2020 " "Processing started: Thu May 14 16:18:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589462303801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462303801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arria5_tst1 -c arria5_tst1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462303801 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1589462304579 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1589462304579 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1589462304579 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1589462304579 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1589462304579 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1589462304579 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1589462304579 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1589462304579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589462370747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file dma_spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DMA_SPI " "Found entity 1: DMA_SPI" {  } { { "DMA_SPI.sv" "" { Text "F:/project_072_z/DMA_SPI.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writer_com_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file writer_com_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wcm " "Found entity 1: wcm" {  } { { "writer_com_mem.sv" "" { Text "F:/project_072_z/writer_com_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 4 4 " "Found 4 design units, including 4 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463449 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_receiver " "Found entity 2: async_receiver" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463449 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463449 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "uart.v" "" { Text "F:/project_072_z/uart.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_t1hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_t1hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_t1hz " "Found entity 1: test_t1hz" {  } { { "test_t1hz.sv" "" { Text "F:/project_072_z/test_t1hz.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send_to_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file send_to_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 send_to_uart " "Found entity 1: send_to_uart" {  } { { "send_to_uart.sv" "" { Text "F:/project_072_z/send_to_uart.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file master_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 master_start " "Found entity 1: master_start" {  } { { "master_start.sv" "" { Text "F:/project_072_z/master_start.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/dds_48_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/dds_48_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1 " "Found entity 1: DDS_48_v1" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462463992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462463992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "DDS_48_v1/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "DDS_48_v1/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "DDS_48_v1/synthesis/submodules/asj_gal.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/dds_48_v1_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/dds_48_v1_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_48_v1_nco_ii_0 " "Found entity 1: DDS_48_v1_nco_ii_0" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "DDS_48_v1/synthesis/submodules/dop_reg.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "DDS_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "DDS_48_v1/synthesis/submodules/cord_seg_sel.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462464947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462464947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_init_pm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_init_pm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init_pm " "Found entity 1: cord_init_pm" {  } { { "DDS_48_v1/synthesis/submodules/cord_init_pm.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_init_pm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "DDS_48_v1/synthesis/submodules/cord_fs.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "DDS_48_v1/synthesis/submodules/cord_2c.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_48_v1/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_48_v1/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "DDS_48_v1/synthesis/submodules/asj_crd_par.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465315 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "sdram_mk_upr sdram_mk_upr.v(44) " "Verilog Module Declaration warning at sdram_mk_upr.v(44): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"sdram_mk_upr\"" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 44 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462465318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_mk_upr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_mk_upr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mk_upr " "Found entity 1: sdram_mk_upr" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cntr " "Found entity 1: sdram_cntr" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_for_sdram_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_for_sdram_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_for_sdram_v1 " "Found entity 1: mem_for_sdram_v1" {  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds/synthesis/dds.v" "" { Text "F:/project_072_z/dds/synthesis/dds.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "dds/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "dds/synthesis/submodules/dop_reg.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "dds/synthesis/submodules/cord_seg_sel.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "dds/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "dds/synthesis/submodules/cord_init.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462465928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462465928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "dds/synthesis/submodules/cord_2c.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "dds/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "dds/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "dds/synthesis/submodules/cord_fs.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "dds/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "dds/synthesis/submodules/asj_crd_par.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "dds/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/synthesis/submodules/dds_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dds/synthesis/submodules/dds_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_nco_ii_0 " "Found entity 1: dds_nco_ii_0" {  } { { "dds/synthesis/submodules/dds_nco_ii_0.v" "" { Text "F:/project_072_z/dds/synthesis/submodules/dds_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_form.v 1 1 " "Found 1 design units, including 1 entities, in source file crc_form.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc_form " "Found entity 1: crc_form" {  } { { "crc_form.v" "" { Text "F:/project_072_z/crc_form.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/nco_test.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/nco_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_test " "Found entity 1: nco_test" {  } { { "nco_test/synthesis/nco_test.v" "" { Text "F:/project_072_z/nco_test/synthesis/nco_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "nco_test/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "nco_test/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "nco_test/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462466987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462466987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "nco_test/synthesis/submodules/asj_dxx_g.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "nco_test/synthesis/submodules/asj_dxx.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_gal.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_gal.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gal " "Found entity 1: asj_gal" {  } { { "nco_test/synthesis/submodules/asj_gal.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_gal.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "nco_test/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "nco_test/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_test/synthesis/submodules/nco_test_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_test/synthesis/submodules/nco_test_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_test_nco_ii_0 " "Found entity 1: nco_test_nco_ii_0" {  } { { "nco_test/synthesis/submodules/nco_test_nco_ii_0.v" "" { Text "F:/project_072_z/nco_test/synthesis/submodules/nco_test_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "cic/synthesis/cic.v" "" { Text "F:/project_072_z/cic/synthesis/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462467471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462467471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468044 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468160 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468266 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468367 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468469 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468473 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468477 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468481 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468485 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468489 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468798 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "cic/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462468896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462468896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469002 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469095 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469191 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "cic/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "cic/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "F:/project_072_z/cic/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "cic/synthesis/submodules/counter_module.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "cic/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "cic/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "cic/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462469875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462469875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "cic/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "cic/synthesis/submodules/alt_cic_core.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "F:/project_072_z/cic/synthesis/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file tst_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tst_writer " "Found entity 1: tst_writer" {  } { { "tst_writer.v" "" { Text "F:/project_072_z/tst_writer.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470189 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(126) " "Verilog HDL warning at sdram_wr_rd.v(126): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470191 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(127) " "Verilog HDL warning at sdram_wr_rd.v(127): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(128) " "Verilog HDL warning at sdram_wr_rd.v(128): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(129) " "Verilog HDL warning at sdram_wr_rd.v(129): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(148) " "Verilog HDL warning at sdram_wr_rd.v(148): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470192 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_wr_rd.v(149) " "Verilog HDL warning at sdram_wr_rd.v(149): extended using \"x\" or \"z\"" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 149 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_rd " "Found entity 1: sdram_wr_rd" {  } { { "sdram_wr_rd.v" "" { Text "F:/project_072_z/sdram_wr_rd.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470207 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(150) " "Verilog HDL warning at sdram_controller_2.v(150): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470210 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(401) " "Verilog HDL warning at sdram_controller_2.v(401): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 401 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(405) " "Verilog HDL warning at sdram_controller_2.v(405): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller_2.v(408) " "Verilog HDL warning at sdram_controller_2.v(408): extended using \"x\" or \"z\"" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller_2.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller_2 " "Found entity 1: sdram_controller_2" {  } { { "sdram_controller_2.v" "" { Text "F:/project_072_z/sdram_controller_2.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_arbitr.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_arbitr.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_arbitr " "Found entity 1: udp_arbitr" {  } { { "udp_arbitr.v" "" { Text "F:/project_072_z/udp_arbitr.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_packet_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_packet_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_packet_rcv " "Found entity 1: udp_packet_rcv" {  } { { "udp_packet_rcv.v" "" { Text "F:/project_072_z/udp_packet_rcv.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_reciver " "Found entity 1: udp_reciver" {  } { { "udp_reciver.v" "" { Text "F:/project_072_z/udp_reciver.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_v2 " "Found entity 1: i2c_master_v2" {  } { { "i2c_v3.v" "" { Text "F:/project_072_z/i2c_v3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sfp_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sfp_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfp_master " "Found entity 1: sfp_master" {  } { { "sfp_master.v" "" { Text "F:/project_072_z/sfp_master.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.v" "" { Text "F:/project_072_z/i2c_master.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc1_align " "Found entity 1: adc1_align" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc1_jesd_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc1_jesd_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc1_jesd_rcv " "Found entity 1: adc1_jesd_rcv" {  } { { "adc1_jesd_rcv.v" "" { Text "F:/project_072_z/adc1_jesd_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc2_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc2_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_align " "Found entity 1: adc2_align" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc2_jesd_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc2_jesd_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc2_jesd_rcv " "Found entity 1: adc2_jesd_rcv" {  } { { "adc2_jesd_rcv.v" "" { Text "F:/project_072_z/adc2_jesd_rcv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_align.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_align " "Found entity 1: adc_align" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elastic_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file elastic_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 elastic_buffer " "Found entity 1: elastic_buffer" {  } { { "elastic_buffer.v" "" { Text "F:/project_072_z/elastic_buffer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_v3 " "Found entity 1: Block_read_spi_v3" {  } { { "Block_read_spi_v3.v" "" { Text "F:/project_072_z/Block_read_spi_v3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_2clk.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_2clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_2clk " "Found entity 1: fifo_2clk" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_data_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_data_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_rcv " "Found entity 1: adc_data_rcv" {  } { { "adc_data_rcv.v" "" { Text "F:/project_072_z/adc_data_rcv.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_faza.v 1 1 " "Found 1 design units, including 1 entities, in source file nco_faza.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_faza " "Found entity 1: nco_faza" {  } { { "nco_faza.v" "" { Text "F:/project_072_z/nco_faza.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_upr.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_upr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_upr " "Found entity 1: DAC_upr" {  } { { "DAC_upr.v" "" { Text "F:/project_072_z/DAC_upr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 3 3 " "Found 3 design units, including 3 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_shifter " "Found entity 1: signed_shifter" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470597 ""} { "Info" "ISGN_ENTITY_NAME" "2 rotator " "Found entity 2: rotator" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470597 ""} { "Info" "ISGN_ENTITY_NAME" "3 cordic " "Found entity 3: cordic" {  } { { "cordic.v" "" { Text "F:/project_072_z/cordic.v" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_cos.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_cos " "Found entity 1: convert_cos" {  } { { "convert_cos.v" "" { Text "F:/project_072_z/convert_cos.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sqr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file test_sqr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_sqr_gen " "Found entity 1: test_sqr_gen" {  } { { "test_sqr_gen.v" "" { Text "F:/project_072_z/test_sqr_gen.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_align_ila.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_align_ila.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_align_ila " "Found entity 1: sync_align_ila" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_al_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_al_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_al_tst " "Found entity 1: sync_al_tst" {  } { { "sync_al_tst.v" "" { Text "F:/project_072_z/sync_al_tst.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470672 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "arria5_tst1.v(2019) " "Verilog HDL Module Instantiation warning at arria5_tst1.v(2019): ignored dangling comma in List of Port Connections" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2019 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1589462470677 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arria5_tst1.v(2670) " "Verilog HDL warning at arria5_tst1.v(2670): extended using \"x\" or \"z\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2670 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1589462470678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arria5_tst1.v 1 1 " "Found 1 design units, including 1 entities, in source file arria5_tst1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_reconfig_control.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_reconfig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans_reconfig_control " "Found entity 1: trans_reconfig_control" {  } { { "trans_reconfig_control.v" "" { Text "F:/project_072_z/trans_reconfig_control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_upr_spi1.v 2 2 " "Found 2 design units, including 2 entities, in source file block_upr_spi1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_upr_spi1 " "Found entity 1: Block_upr_spi1" {  } { { "Block_upr_spi1.v" "" { Text "F:/project_072_z/Block_upr_spi1.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470749 ""} { "Info" "ISGN_ENTITY_NAME" "2 Block_control_spi " "Found entity 2: Block_control_spi" {  } { { "Block_upr_spi1.v" "" { Text "F:/project_072_z/Block_upr_spi1.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "pll1/pll1_0002.v" "" { Text "F:/project_072_z/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "F:/project_072_z/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tst_rst_modul.v 2 2 " "Found 2 design units, including 2 entities, in source file tst_rst_modul.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_led " "Found entity 1: test_led" {  } { { "tst_rst_modul.v" "" { Text "F:/project_072_z/tst_rst_modul.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470827 ""} { "Info" "ISGN_ENTITY_NAME" "2 rst " "Found entity 2: rst" {  } { { "tst_rst_modul.v" "" { Text "F:/project_072_z/tst_rst_modul.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi4.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi4_iobuf_in_4qh " "Found entity 1: bufi4_iobuf_in_4qh" {  } { { "bufi4.v" "" { Text "F:/project_072_z/bufi4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470902 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi4 " "Found entity 2: bufi4" {  } { { "bufi4.v" "" { Text "F:/project_072_z/bufi4.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi5.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi5_iobuf_in_5qh " "Found entity 1: bufi5_iobuf_in_5qh" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470978 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi5 " "Found entity 2: bufi5" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462470978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462470978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout5.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout5_iobuf_out_shs " "Found entity 1: bufout5_iobuf_out_shs" {  } { { "bufout5.v" "" { Text "F:/project_072_z/bufout5.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471053 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout5 " "Found entity 2: bufout5" {  } { { "bufout5.v" "" { Text "F:/project_072_z/bufout5.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout3.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout3_iobuf_out_qhs " "Found entity 1: bufout3_iobuf_out_qhs" {  } { { "bufout3.v" "" { Text "F:/project_072_z/bufout3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471126 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout3 " "Found entity 2: bufout3" {  } { { "bufout3.v" "" { Text "F:/project_072_z/bufout3.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufi3.v 2 2 " "Found 2 design units, including 2 entities, in source file bufi3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufi3_iobuf_in_3qh " "Found entity 1: bufi3_iobuf_in_3qh" {  } { { "bufi3.v" "" { Text "F:/project_072_z/bufi3.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471201 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi3 " "Found entity 2: bufi3" {  } { { "bufi3.v" "" { Text "F:/project_072_z/bufi3.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy " "Found entity 1: custom_phy" {  } { { "custom_phy.v" "" { Text "F:/project_072_z/custom_phy.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy)" {  } { { "custom_phy/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471278 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471278 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471290 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462471293 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462471293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy)" {  } { { "custom_phy/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy/av_pma.sv" "" { Text "F:/project_072_z/custom_phy/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471406 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462471409 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462471409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_control_gphy.v 1 1 " "Found 1 design units, including 1 entities, in source file block_control_gphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_control_GPHY " "Found entity 1: Block_control_GPHY" {  } { { "Block_control_GPHY.v" "" { Text "F:/project_072_z/Block_control_GPHY.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_long.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_long.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_long " "Found entity 1: reset_long" {  } { { "reset_long.v" "" { Text "F:/project_072_z/reset_long.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi " "Found entity 1: Block_read_spi" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471574 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Block_write_spi.v " "Can't analyze file -- file output_files/Block_write_spi.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589462471580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufin7.v 2 2 " "Found 2 design units, including 2 entities, in source file bufin7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufin7_iobuf_in_7qh " "Found entity 1: bufin7_iobuf_in_7qh" {  } { { "bufin7.v" "" { Text "F:/project_072_z/bufin7.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471659 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufin7 " "Found entity 2: bufin7" {  } { { "bufin7.v" "" { Text "F:/project_072_z/bufin7.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout4.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout4_iobuf_out_rhs " "Found entity 1: bufout4_iobuf_out_rhs" {  } { { "bufout4.v" "" { Text "F:/project_072_z/bufout4.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471737 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout4 " "Found entity 2: bufout4" {  } { { "bufout4.v" "" { Text "F:/project_072_z/bufout4.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_gigtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_gigtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_gigtrans " "Found entity 1: pll_gigtrans" {  } { { "pll_gigtrans.v" "" { Text "F:/project_072_z/pll_gigtrans.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_gigtrans/pll_gigtrans_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_gigtrans/pll_gigtrans_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_gigtrans_0002 " "Found entity 1: pll_gigtrans_0002" {  } { { "pll_gigtrans/pll_gigtrans_0002.v" "" { Text "F:/project_072_z/pll_gigtrans/pll_gigtrans_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_reconfig " "Found entity 1: phy_reconfig" {  } { { "phy_reconfig.v" "" { Text "F:/project_072_z/phy_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phy_reconfig) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (phy_reconfig) " "Found design unit 1: av_xcvr_h (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/av_xcvr_h.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "phy_reconfig/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_reconfig/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (phy_reconfig) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (phy_reconfig)" {  } { { "phy_reconfig/alt_xcvr_reconfig_h.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "phy_reconfig/alt_xcvr_reconfig.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "phy_reconfig/alt_xreconf_cif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "phy_reconfig/alt_xreconf_uif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "phy_reconfig/alt_xreconf_basic_acq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "phy_reconfig/alt_xcvr_reconfig_analog.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_analog_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "phy_reconfig/alt_xreconf_analog_datactrl_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "phy_reconfig/alt_xreconf_analog_rmw_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "phy_reconfig/alt_xreconf_analog_ctrlsm.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "phy_reconfig/alt_xcvr_reconfig_eyemon.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "phy_reconfig/alt_xcvr_reconfig_dfe.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "phy_reconfig/alt_xcvr_reconfig_adce.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "phy_reconfig/alt_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "phy_reconfig/av_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "phy_reconfig/alt_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "phy_reconfig/av_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "phy_reconfig/alt_xcvr_reconfig_soc.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462471997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462471997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "phy_reconfig/alt_xcvr_reconfig_direct.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "phy_reconfig/alt_arbiter_acq.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "phy_reconfig/alt_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "phy_reconfig/av_xrbasic_l2p_addr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "phy_reconfig/av_xrbasic_l2p_ch.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "phy_reconfig/av_xrbasic_l2p_rom.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "phy_reconfig/av_xrbasic_lif_csr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "phy_reconfig/av_xrbasic_lif.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "phy_reconfig/av_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "phy_reconfig/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "phy_reconfig/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "phy_reconfig/altera_wait_generate.v" "" { Text "F:/project_072_z/phy_reconfig/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file phy_reconfig/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472106 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472106 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "phy_reconfig/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "phy_reconfig/sv_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "phy_reconfig/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472130 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472132 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at phy_reconfig/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "phy_reconfig/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/phy_reconfig/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472169 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472169 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "phy_reconfig/altera_reset_controller.v" "" { Text "F:/project_072_z/phy_reconfig/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "phy_reconfig/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/phy_reconfig/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "phy_reconfig/altera_merlin_master_translator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "phy_reconfig/altera_merlin_slave_translator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "phy_reconfig/altera_merlin_master_agent.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "phy_reconfig/altera_merlin_slave_agent.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "phy_reconfig/altera_merlin_burst_uncompressor.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "phy_reconfig/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/phy_reconfig/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472280 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472294 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472307 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462472311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472321 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file phy_reconfig/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "phy_reconfig/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "phy_reconfig/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/phy_reconfig/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/project_072_z/phy_reconfig/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 phy_rst " "Found entity 1: phy_rst" {  } { { "phy_rst.v" "" { Text "F:/project_072_z/phy_rst.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_rst/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (phy_rst) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (phy_rst)" {  } { { "phy_rst/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/phy_rst/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "phy_rst/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/phy_rst/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "phy_rst/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/phy_rst/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_rst/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_rst/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "phy_rst/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/phy_rst/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy_dac " "Found entity 1: custom_phy_dac" {  } { { "custom_phy_dac.v" "" { Text "F:/project_072_z/custom_phy_dac.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy_dac) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy_dac/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy_dac/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy_dac/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy_dac/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472565 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472565 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy_dac/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy_dac/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy_dac/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472584 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472587 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy_dac/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy_dac/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy_dac/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_dac/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy_dac) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy_dac)" {  } { { "custom_phy_dac/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy_dac/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy_dac/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy_dac/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy_dac/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy_dac/av_pma.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy_dac/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy_dac/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy_dac/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy_dac/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy_dac/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy_dac/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472753 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472756 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_dac/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_dac/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy_dac/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy_dac/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_dac/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_dac/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy_dac/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PHY_pll " "Found entity 1: PHY_pll" {  } { { "PHY_pll.v" "" { Text "F:/project_072_z/PHY_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_pll/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (PHY_pll) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (PHY_pll)" {  } { { "PHY_pll/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/PHY_pll/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file phy_pll/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (PHY_pll) " "Found design unit 1: av_xcvr_h (SystemVerilog) (PHY_pll)" {  } { { "PHY_pll/av_xcvr_h.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "PHY_pll/av_xcvr_plls.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472949 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 PHY_pll/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472953 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 PHY_pll/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at PHY_pll/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462472953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "PHY_pll/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/PHY_pll/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "PHY_pll/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/PHY_pll/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phy_pll/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file phy_pll/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "PHY_pll/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/PHY_pll/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462472987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462472987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout2.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout2_iobuf_out_phs " "Found entity 1: bufout2_iobuf_out_phs" {  } { { "bufout2.v" "" { Text "F:/project_072_z/bufout2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473073 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout2 " "Found entity 2: bufout2" {  } { { "bufout2.v" "" { Text "F:/project_072_z/bufout2.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout15.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout15.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout15_iobuf_out_djs " "Found entity 1: bufout15_iobuf_out_djs" {  } { { "bufout15.v" "" { Text "F:/project_072_z/bufout15.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473155 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout15 " "Found entity 2: bufout15" {  } { { "bufout15.v" "" { Text "F:/project_072_z/bufout15.v" 446 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufout11.v 2 2 " "Found 2 design units, including 2 entities, in source file bufout11.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufout11_iobuf_out_9js " "Found entity 1: bufout11_iobuf_out_9js" {  } { { "bufout11.v" "" { Text "F:/project_072_z/bufout11.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473238 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout11 " "Found entity 2: bufout11" {  } { { "bufout11.v" "" { Text "F:/project_072_z/bufout11.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll96 " "Found entity 1: pll96" {  } { { "pll96.v" "" { Text "F:/project_072_z/pll96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473248 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll96/pll96_0002.v " "Can't analyze file -- file pll96/pll96_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589462473254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_sch.v 1 1 " "Found 1 design units, including 1 entities, in source file error_sch.v" { { "Info" "ISGN_ENTITY_NAME" "1 error_sch " "Found entity 1: error_sch" {  } { { "error_sch.v" "" { Text "F:/project_072_z/error_sch.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_phy_4line " "Found entity 1: custom_phy_4line" {  } { { "custom_phy_4line.v" "" { Text "F:/project_072_z/custom_phy_4line.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (custom_phy_4line) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "custom_phy_4line/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "custom_phy_4line/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "custom_phy_4line/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file custom_phy_4line/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473418 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473418 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "custom_phy_4line/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "custom_phy_4line/altera_wait_generate.v" "" { Text "F:/project_072_z/custom_phy_4line/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473440 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462473443 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462473443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "custom_phy_4line/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "custom_phy_4line/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/custom_phy_4line/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file custom_phy_4line/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (custom_phy_4line) " "Found design unit 1: av_xcvr_h (SystemVerilog) (custom_phy_4line)" {  } { { "custom_phy_4line/av_xcvr_h.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "custom_phy_4line/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "custom_phy_4line/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "custom_phy_4line/av_tx_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "custom_phy_4line/av_rx_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "custom_phy_4line/av_pma.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "custom_phy_4line/av_pcs_ch.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "custom_phy_4line/av_pcs.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "custom_phy_4line/av_xcvr_native.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "custom_phy_4line/av_xcvr_plls.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "custom_phy_4line/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "custom_phy_4line/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473633 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462473636 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at custom_phy_4line/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462473636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/custom_phy_4line/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "custom_phy_4line/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "custom_phy_4line/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_phy_4line/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_phy_4line/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "custom_phy_4line/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll240_120.v 1 1 " "Found 1 design units, including 1 entities, in source file pll240_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll240_120 " "Found entity 1: pll240_120" {  } { { "pll240_120.v" "" { Text "F:/project_072_z/pll240_120.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll240_120/pll240_120_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll240_120/pll240_120_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll240_120_0002 " "Found entity 1: pll240_120_0002" {  } { { "pll240_120/pll240_120_0002.v" "" { Text "F:/project_072_z/pll240_120/pll240_120_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo64_16.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo64_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo64_16 " "Found entity 1: fifo64_16" {  } { { "fifo64_16.v" "" { Text "F:/project_072_z/fifo64_16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mem " "Found entity 1: fifo_mem" {  } { { "fifo_mem.v" "" { Text "F:/project_072_z/fifo_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100 " "Found entity 1: pll100" {  } { { "pll100.v" "" { Text "F:/project_072_z/pll100.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100/pll100_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100/pll100_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100_0002 " "Found entity 1: pll100_0002" {  } { { "pll100/pll100_0002.v" "" { Text "F:/project_072_z/pll100/pll100_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iq_quarta_mix2.v 1 1 " "Found 1 design units, including 1 entities, in source file iq_quarta_mix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 iq_quarta_mix2 " "Found entity 1: iq_quarta_mix2" {  } { { "iq_quarta_mix2.v" "" { Text "F:/project_072_z/iq_quarta_mix2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "F:/project_072_z/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473940 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx_massiv.v(83) " "Verilog HDL information at uart_tx_massiv.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx_massiv.v" "" { Text "F:/project_072_z/uart_tx_massiv.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589462473943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_massiv.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_massiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_massiv " "Found entity 1: uart_tx_massiv" {  } { { "uart_tx_massiv.v" "" { Text "F:/project_072_z/uart_tx_massiv.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_delay1 " "Found entity 1: pll_delay1" {  } { { "pll_delay1.v" "" { Text "F:/project_072_z/pll_delay1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_delay1/pll_delay1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_delay1/pll_delay1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_delay1_0002 " "Found entity 1: pll_delay1_0002" {  } { { "pll_delay1/pll_delay1_0002.v" "" { Text "F:/project_072_z/pll_delay1/pll_delay1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462473986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462473986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_gtx_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_gtx_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_gtx_adc " "Found entity 1: fifo_gtx_adc" {  } { { "fifo_gtx_adc.v" "" { Text "F:/project_072_z/fifo_gtx_adc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_120_120_96_96_96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_120_120_96_96_96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_120_120_96_96_96 " "Found entity 1: pll_120_120_96_96_96" {  } { { "pll_120_120_96_96_96.v" "" { Text "F:/project_072_z/pll_120_120_96_96_96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_120_120_96_96_96_0002 " "Found entity 1: pll_120_120_96_96_96_0002" {  } { { "pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" "" { Text "F:/project_072_z/pll_120_120_96_96_96/pll_120_120_96_96_96_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jesd204_lmfc.v 1 1 " "Found 1 design units, including 1 entities, in source file jesd204_lmfc.v" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204_lmfc " "Found entity 1: jesd204_lmfc" {  } { { "jesd204_lmfc.v" "" { Text "F:/project_072_z/jesd204_lmfc.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_world_align.v 1 1 " "Found 1 design units, including 1 entities, in source file line_world_align.v" { { "Info" "ISGN_ENTITY_NAME" "1 line_world_align " "Found entity 1: line_world_align" {  } { { "line_world_align.v" "" { Text "F:/project_072_z/line_world_align.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_data_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_data_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_data_flow " "Found entity 1: switch_data_flow" {  } { { "switch_data_flow.v" "" { Text "F:/project_072_z/switch_data_flow.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer_to_iq.v 1 1 " "Found 1 design units, including 1 entities, in source file mixer_to_iq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer_to_iq " "Found entity 1: mixer_to_iq" {  } { { "mixer_to_iq.v" "" { Text "F:/project_072_z/mixer_to_iq.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsp_step1.v 1 1 " "Found 1 design units, including 1 entities, in source file dsp_step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsp_step1 " "Found entity 1: dsp_step1" {  } { { "dsp_step1.v" "" { Text "F:/project_072_z/dsp_step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimator_t2.v 1 1 " "Found 1 design units, including 1 entities, in source file decimator_t2.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimator_t2 " "Found entity 1: decimator_t2" {  } { { "decimator_t2.v" "" { Text "F:/project_072_z/decimator_t2.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll125 " "Found entity 1: pll125" {  } { { "pll125.v" "" { Text "F:/project_072_z/pll125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "pll125/pll125_0002.v " "Can't analyze file -- file pll125/pll125_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1589462474206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125_120_96_96_96_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125_120_96_96_96_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_120_96_96_96_v1 " "Found entity 1: pll_125_120_96_96_96_v1" {  } { { "pll_125_120_96_96_96_v1.v" "" { Text "F:/project_072_z/pll_125_120_96_96_96_v1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_120_96_96_96_v1_0002 " "Found entity 1: pll_125_120_96_96_96_v1_0002" {  } { { "pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" "" { Text "F:/project_072_z/pll_125_120_96_96_96_v1/pll_125_120_96_96_96_v1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96 " "Found entity 1: pll_96" {  } { { "pll_96.v" "" { Text "F:/project_072_z/pll_96.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96/pll_96_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96/pll_96_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_0002 " "Found entity 1: pll_96_0002" {  } { { "pll_96/pll_96_0002.v" "" { Text "F:/project_072_z/pll_96/pll_96_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_240_120.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_240_120.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_240_120 " "Found entity 1: pll_240_120" {  } { { "pll_240_120.v" "" { Text "F:/project_072_z/pll_240_120.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_240_120/pll_240_120_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_240_120/pll_240_120_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_240_120_0002 " "Found entity 1: pll_240_120_0002" {  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iobuf_v1.v 2 2 " "Found 2 design units, including 2 entities, in source file iobuf_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 iobuf_v1_iobuf_bidir_nho " "Found entity 1: iobuf_v1_iobuf_bidir_nho" {  } { { "iobuf_v1.v" "" { Text "F:/project_072_z/iobuf_v1.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474359 ""} { "Info" "ISGN_ENTITY_NAME" "2 iobuf_v1 " "Found entity 2: iobuf_v1" {  } { { "iobuf_v1.v" "" { Text "F:/project_072_z/iobuf_v1.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_i2c.v 2 2 " "Found 2 design units, including 2 entities, in source file buf_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_i2c_iobuf_bidir_nho " "Found entity 1: buf_i2c_iobuf_bidir_nho" {  } { { "buf_i2c.v" "" { Text "F:/project_072_z/buf_i2c.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474442 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf_i2c " "Found entity 2: buf_i2c" {  } { { "buf_i2c.v" "" { Text "F:/project_072_z/buf_i2c.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_form.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_form.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_form " "Found entity 1: udp_form" {  } { { "udp_form.v" "" { Text "F:/project_072_z/udp_form.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_rst " "Found entity 1: mac_rst" {  } { { "mac_rst.v" "" { Text "F:/project_072_z/mac_rst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_read_spi_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file block_read_spi_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_mac " "Found entity 1: Block_read_spi_mac" {  } { { "Block_read_spi_mac.v" "" { Text "F:/project_072_z/Block_read_spi_mac.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_write_spi_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file block_write_spi_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi_mac " "Found entity 1: Block_write_spi_mac" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1.v" { { "Info" "ISGN_ENTITY_NAME" "1 reconfig_phy1 " "Found entity 1: reconfig_phy1" {  } { { "reconfig_phy1.v" "" { Text "F:/project_072_z/reconfig_phy1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (reconfig_phy1) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (reconfig_phy1) " "Found design unit 1: av_xcvr_h (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/av_xcvr_h.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "reconfig_phy1/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file reconfig_phy1/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (reconfig_phy1) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (reconfig_phy1)" {  } { { "reconfig_phy1/alt_xcvr_reconfig_h.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "reconfig_phy1/alt_xcvr_reconfig.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "reconfig_phy1/alt_xreconf_cif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "reconfig_phy1/alt_xreconf_uif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "reconfig_phy1/alt_xreconf_basic_acq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "reconfig_phy1/alt_xcvr_reconfig_analog.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_analog_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_av " "Found entity 1: alt_xcvr_reconfig_analog_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_analog_av.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_datactrl_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl_av " "Found entity 1: alt_xreconf_analog_datactrl_av" {  } { { "reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_datactrl_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_rmw_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_rmw_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw_av " "Found entity 1: alt_xreconf_analog_rmw_av" {  } { { "reconfig_phy1/alt_xreconf_analog_rmw_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_rmw_av.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_av " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_offset_cancellation_av.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dfe.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "reconfig_phy1/alt_xcvr_reconfig_adce.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_av " "Found entity 1: alt_xcvr_reconfig_dcd_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_av.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal_av " "Found entity 1: alt_xcvr_reconfig_dcd_cal_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_cal_av.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control_av " "Found entity 1: alt_xcvr_reconfig_dcd_control_av" {  } { { "reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_dcd_control_av.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "reconfig_phy1/alt_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif " "Found entity 1: av_xcvr_reconfig_mif" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_ctrl " "Found entity 1: av_xcvr_reconfig_mif_ctrl" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_mif_avmm " "Found entity 1: av_xcvr_reconfig_mif_avmm" {  } { { "reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "reconfig_phy1/alt_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll " "Found entity 1: av_xcvr_reconfig_pll" {  } { { "reconfig_phy1/av_xcvr_reconfig_pll.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_pll_ctrl " "Found entity 1: av_xcvr_reconfig_pll_ctrl" {  } { { "reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "reconfig_phy1/alt_xcvr_reconfig_soc.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "reconfig_phy1/alt_xcvr_reconfig_direct.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "reconfig_phy1/alt_arbiter_acq.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "reconfig_phy1/alt_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462474993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462474993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_addr " "Found entity 1: av_xrbasic_l2p_addr" {  } { { "reconfig_phy1/av_xrbasic_l2p_addr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_ch " "Found entity 1: av_xrbasic_l2p_ch" {  } { { "reconfig_phy1/av_xrbasic_l2p_ch.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_l2p_rom " "Found entity 1: av_xrbasic_l2p_rom" {  } { { "reconfig_phy1/av_xrbasic_l2p_rom.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif_csr " "Found entity 1: av_xrbasic_lif_csr" {  } { { "reconfig_phy1/av_xrbasic_lif_csr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xrbasic_lif " "Found entity 1: av_xrbasic_lif" {  } { { "reconfig_phy1/av_xrbasic_lif.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_reconfig_basic " "Found entity 1: av_xcvr_reconfig_basic" {  } { { "reconfig_phy1/av_xcvr_reconfig_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "reconfig_phy1/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "reconfig_phy1/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "reconfig_phy1/altera_wait_generate.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file reconfig_phy1/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475145 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475145 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "reconfig_phy1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "reconfig_phy1/sv_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "reconfig_phy1/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475172 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462475175 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at reconfig_phy1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462475176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/reconfig_phy1/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475238 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475238 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reconfig_phy1/altera_reset_controller.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reconfig_phy1/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reconfig_phy1/altera_merlin_master_translator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reconfig_phy1/altera_merlin_slave_translator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reconfig_phy1/altera_merlin_master_agent.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reconfig_phy1/altera_merlin_slave_agent.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reconfig_phy1/altera_merlin_burst_uncompressor.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reconfig_phy1/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/reconfig_phy1/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475415 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475417 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475438 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475461 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589462475464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475485 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reconfig_phy1/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reconfig_phy1/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475548 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reconfig_phy1/altera_merlin_arbitrator.sv" "" { Text "F:/project_072_z/reconfig_phy1/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/project_072_z/reconfig_phy1/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v040219_1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v040219_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v040219_1 " "Found entity 1: pll_v040219_1" {  } { { "pll_v040219_1.v" "" { Text "F:/project_072_z/pll_v040219_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v040219_1/pll_v040219_1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v040219_1/pll_v040219_1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v040219_1_0002 " "Found entity 1: pll_v040219_1_0002" {  } { { "pll_v040219_1/pll_v040219_1_0002.v" "" { Text "F:/project_072_z/pll_v040219_1/pll_v040219_1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475642 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "udp_sender.v(129) " "Verilog HDL information at udp_sender.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589462475645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udp_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file udp_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_sender " "Found entity 1: udp_sender" {  } { { "udp_sender.v" "" { Text "F:/project_072_z/udp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth1 " "Found entity 1: eth1" {  } { { "eth1.v" "" { Text "F:/project_072_z/eth1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/eth1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/eth1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth1_0002 " "Found entity 1: eth1_0002" {  } { { "eth1/eth1_0002.v" "" { Text "F:/project_072_z/eth1/eth1_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "eth1/altera_reset_controller.v" "" { Text "F:/project_072_z/eth1/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "eth1/altera_reset_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_phyip_terminator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_phyip_terminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_phyip_terminator " "Found entity 1: altera_eth_tse_phyip_terminator" {  } { { "eth1/altera_eth_tse_phyip_terminator.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_phyip_terminator.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fake_master.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fake_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fake_master " "Found entity 1: altera_tse_fake_master" {  } { { "eth1/altera_tse_fake_master.v" "" { Text "F:/project_072_z/eth1/altera_tse_fake_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (eth1) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (eth1)" {  } { { "eth1/altera_xcvr_functions.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_custom.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_xcvr_custom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_custom " "Found entity 1: altera_xcvr_custom" {  } { { "eth1/altera_xcvr_custom.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_custom.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_custom_nr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_custom_nr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_nr " "Found entity 1: av_xcvr_custom_nr" {  } { { "eth1/av_xcvr_custom_nr.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_custom_nr.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_custom_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_custom_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_custom_native " "Found entity 1: av_xcvr_custom_native" {  } { { "eth1/av_xcvr_custom_native.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_custom_native.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "eth1/alt_xcvr_resync.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_common_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/alt_xcvr_csr_common_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_common_h (SystemVerilog) (eth1) " "Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (eth1)" {  } { { "eth1/alt_xcvr_csr_common_h.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_common_h.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_csr_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_common " "Found entity 1: alt_xcvr_csr_common" {  } { { "eth1/alt_xcvr_csr_common.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_common.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_pcs8g_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/alt_xcvr_csr_pcs8g_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_csr_pcs8g_h (SystemVerilog) (eth1) " "Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (eth1)" {  } { { "eth1/alt_xcvr_csr_pcs8g_h.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g_h.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_pcs8g.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_csr_pcs8g.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_csr_pcs8g " "Found entity 1: alt_xcvr_csr_pcs8g" {  } { { "eth1/alt_xcvr_csr_pcs8g.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_pcs8g.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462475993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462475993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file eth1/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476033 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476033 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "eth1/alt_xcvr_csr_selector.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_mgmt2dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_mgmt2dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_mgmt2dec " "Found entity 1: alt_xcvr_mgmt2dec" {  } { { "eth1/alt_xcvr_mgmt2dec.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_mgmt2dec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "eth1/altera_wait_generate.v" "" { Text "F:/project_072_z/eth1/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476062 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 eth1/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462476065 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 eth1/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462476065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "eth1/sv_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "eth1/sv_reconfig_bundle_to_ip.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "eth1/sv_reconfig_bundle_merger.sv" "" { Text "F:/project_072_z/eth1/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file eth1/av_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 av_xcvr_h (SystemVerilog) (eth1) " "Found design unit 1: av_xcvr_h (SystemVerilog) (eth1)" {  } { { "eth1/av_xcvr_h.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm_csr " "Found entity 1: av_xcvr_avmm_csr" {  } { { "eth1/av_xcvr_avmm_csr.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma_ch " "Found entity 1: av_tx_pma_ch" {  } { { "eth1/av_tx_pma_ch.sv" "" { Text "F:/project_072_z/eth1/av_tx_pma_ch.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_tx_pma " "Found entity 1: av_tx_pma" {  } { { "eth1/av_tx_pma.sv" "" { Text "F:/project_072_z/eth1/av_tx_pma.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_rx_pma " "Found entity 1: av_rx_pma" {  } { { "eth1/av_rx_pma.sv" "" { Text "F:/project_072_z/eth1/av_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pma " "Found entity 1: av_pma" {  } { { "eth1/av_pma.sv" "" { Text "F:/project_072_z/eth1/av_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs_ch " "Found entity 1: av_pcs_ch" {  } { { "eth1/av_pcs_ch.sv" "" { Text "F:/project_072_z/eth1/av_pcs_ch.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_pcs " "Found entity 1: av_pcs" {  } { { "eth1/av_pcs.sv" "" { Text "F:/project_072_z/eth1/av_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_avmm " "Found entity 1: av_xcvr_avmm" {  } { { "eth1/av_xcvr_avmm.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_native " "Found entity 1: av_xcvr_native" {  } { { "eth1/av_xcvr_native.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_plls " "Found entity 1: av_xcvr_plls" {  } { { "eth1/av_xcvr_plls.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_plls.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_xcvr_data_adapter " "Found entity 1: av_xcvr_data_adapter" {  } { { "eth1/av_xcvr_data_adapter.sv" "" { Text "F:/project_072_z/eth1/av_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_basic " "Found entity 1: av_reconfig_bundle_to_basic" {  } { { "eth1/av_reconfig_bundle_to_basic.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476317 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 eth1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462476320 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 eth1/av_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at eth1/av_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1589462476320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_reconfig_bundle_to_xcvr " "Found entity 1: av_reconfig_bundle_to_xcvr" {  } { { "eth1/av_reconfig_bundle_to_xcvr.sv" "" { Text "F:/project_072_z/eth1/av_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_rx_pcs_rbc " "Found entity 1: av_hssi_8g_rx_pcs_rbc" {  } { { "eth1/av_hssi_8g_rx_pcs_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_8g_tx_pcs_rbc " "Found entity 1: av_hssi_8g_tx_pcs_rbc" {  } { { "eth1/av_hssi_8g_tx_pcs_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pcs_pma_interface_rbc " "Found entity 1: av_hssi_common_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_common_pld_pcs_interface_rbc " "Found entity 1: av_hssi_common_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_pipe_gen1_2_rbc " "Found entity 1: av_hssi_pipe_gen1_2_rbc" {  } { { "eth1/av_hssi_pipe_gen1_2_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_rx_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_rx_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: av_hssi_tx_pcs_pma_interface_rbc" {  } { { "eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 av_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: av_hssi_tx_pld_pcs_interface_rbc" {  } { { "eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "F:/project_072_z/eth1/av_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_xcvr_reset_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_xcvr_reset_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_xcvr_reset_control " "Found entity 1: altera_xcvr_reset_control" {  } { { "eth1/altera_xcvr_reset_control.sv" "" { Text "F:/project_072_z/eth1/altera_xcvr_reset_control.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_reset_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_reset_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reset_counter " "Found entity 1: alt_xcvr_reset_counter" {  } { { "eth1/alt_xcvr_reset_counter.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_reset_counter.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "eth1/alt_xcvr_arbiter.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "eth1/alt_xcvr_m2s.sv" "" { Text "F:/project_072_z/eth1/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_pcs_pma_phyip.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_pcs_pma_phyip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_pcs_pma_phyip " "Found entity 1: altera_eth_tse_pcs_pma_phyip" {  } { { "eth1/altera_eth_tse_pcs_pma_phyip.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_pcs_pma_phyip.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_align_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_align_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_align_sync " "Found entity 1: altera_tse_align_sync" {  } { { "eth1/altera_tse_align_sync.v" "" { Text "F:/project_072_z/eth1/altera_tse_align_sync.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dec10b8b.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dec10b8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec10b8b " "Found entity 1: altera_tse_dec10b8b" {  } { { "eth1/altera_tse_dec10b8b.v" "" { Text "F:/project_072_z/eth1/altera_tse_dec10b8b.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462476885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462476885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dec_func.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dec_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dec_func " "Found entity 1: altera_tse_dec_func" {  } { { "eth1/altera_tse_dec_func.v" "" { Text "F:/project_072_z/eth1/altera_tse_dec_func.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_enc8b10b.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_enc8b10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_enc8b10b " "Found entity 1: altera_tse_enc8b10b" {  } { { "eth1/altera_tse_enc8b10b.v" "" { Text "F:/project_072_z/eth1/altera_tse_enc8b10b.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_autoneg.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_autoneg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_autoneg " "Found entity 1: altera_tse_top_autoneg" {  } { { "eth1/altera_tse_top_autoneg.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_autoneg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_carrier_sense.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_carrier_sense.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_carrier_sense " "Found entity 1: altera_tse_carrier_sense" {  } { { "eth1/altera_tse_carrier_sense.v" "" { Text "F:/project_072_z/eth1/altera_tse_carrier_sense.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_gen " "Found entity 1: altera_tse_clk_gen" {  } { { "eth1/altera_tse_clk_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_div " "Found entity 1: altera_tse_sgmii_clk_div" {  } { { "eth1/altera_tse_sgmii_clk_div.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_div.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_enable " "Found entity 1: altera_tse_sgmii_clk_enable" {  } { { "eth1/altera_tse_sgmii_clk_enable.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_enable.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation " "Found entity 1: altera_tse_rx_encapsulation" {  } { { "eth1/altera_tse_rx_encapsulation.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_encapsulation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462477916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462477916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_encapsulation.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_encapsulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_encapsulation " "Found entity 1: altera_tse_tx_encapsulation" {  } { { "eth1/altera_tse_tx_encapsulation.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_encapsulation.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_encapsulation_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_encapsulation_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_encapsulation_strx_gx " "Found entity 1: altera_tse_rx_encapsulation_strx_gx" {  } { { "eth1/altera_tse_rx_encapsulation_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_encapsulation_strx_gx.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pcs_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pcs_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_control " "Found entity 1: altera_tse_pcs_control" {  } { { "eth1/altera_tse_pcs_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_pcs_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pcs_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pcs_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pcs_host_control " "Found entity 1: altera_tse_pcs_host_control" {  } { { "eth1/altera_tse_pcs_host_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_pcs_host_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_reg " "Found entity 1: altera_tse_mdio_reg" {  } { { "eth1/altera_tse_mdio_reg.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_reg.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_rx_if_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_rx_if_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if_pcs " "Found entity 1: altera_tse_mii_rx_if_pcs" {  } { { "eth1/altera_tse_mii_rx_if_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_rx_if_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_tx_if_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_tx_if_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if_pcs " "Found entity 1: altera_tse_mii_tx_if_pcs" {  } { { "eth1/altera_tse_mii_tx_if_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_tx_if_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_sync " "Found entity 1: altera_tse_rx_sync" {  } { { "eth1/altera_tse_rx_sync.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_sync.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462478926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462478926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sgmii_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sgmii_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sgmii_clk_cntl " "Found entity 1: altera_tse_sgmii_clk_cntl" {  } { { "eth1/altera_tse_sgmii_clk_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_sgmii_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_colision_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_colision_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_colision_detect " "Found entity 1: altera_tse_colision_detect" {  } { { "eth1/altera_tse_colision_detect.v" "" { Text "F:/project_072_z/eth1/altera_tse_colision_detect.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_converter " "Found entity 1: altera_tse_rx_converter" {  } { { "eth1/altera_tse_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_fifo_rd " "Found entity 1: altera_tse_rx_fifo_rd" {  } { { "eth1/altera_tse_rx_fifo_rd.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_fifo_rd.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_rx_converter.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_top_rx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx_converter " "Found entity 1: altera_tse_top_rx_converter" {  } { { "eth1/altera_tse_top_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx_converter.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479571 ""} { "Info" "ISGN_ENTITY_NAME" "2 tse_1588_ppm_counter " "Found entity 2: tse_1588_ppm_counter" {  } { { "eth1/altera_tse_top_rx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx_converter.v" 984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_sgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_sgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_sgmii " "Found entity 1: altera_tse_top_sgmii" {  } { { "eth1/altera_tse_top_sgmii.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_sgmii.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_sgmii_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_sgmii_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_sgmii_strx_gx " "Found entity 1: altera_tse_top_sgmii_strx_gx" {  } { { "eth1/altera_tse_top_sgmii_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_sgmii_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_tx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_tx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx_converter " "Found entity 1: altera_tse_top_tx_converter" {  } { { "eth1/altera_tse_top_tx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_tx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462479945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462479945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_converter " "Found entity 1: altera_tse_tx_converter" {  } { { "eth1/altera_tse_tx_converter.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_converter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1000_base_x.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1000_base_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x " "Found entity 1: altera_tse_top_1000_base_x" {  } { { "eth1/altera_tse_top_1000_base_x.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1000_base_x_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1000_base_x_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1000_base_x_strx_gx " "Found entity 1: altera_tse_top_1000_base_x_strx_gx" {  } { { "eth1/altera_tse_top_1000_base_x_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1000_base_x_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_pcs.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_pcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs " "Found entity 1: altera_tse_top_pcs" {  } { { "eth1/altera_tse_top_pcs.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_pcs.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_pcs_strx_gx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_pcs_strx_gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_pcs_strx_gx " "Found entity 1: altera_tse_top_pcs_strx_gx" {  } { { "eth1/altera_tse_top_pcs_strx_gx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_pcs_strx_gx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_rx " "Found entity 1: altera_tse_top_rx" {  } { { "eth1/altera_tse_top_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_tx " "Found entity 1: altera_tse_top_tx" {  } { { "eth1/altera_tse_top_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_sequencer " "Found entity 1: altera_tse_reset_sequencer" {  } { { "eth1/altera_tse_reset_sequencer.sv" "" { Text "F:/project_072_z/eth1/altera_tse_reset_sequencer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_ctrl_lego.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_ctrl_lego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_ctrl_lego " "Found entity 1: altera_tse_reset_ctrl_lego" {  } { { "eth1/altera_tse_reset_ctrl_lego.sv" "" { Text "F:/project_072_z/eth1/altera_tse_reset_ctrl_lego.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_xcvr_resync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_xcvr_resync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_xcvr_resync " "Found entity 1: altera_tse_xcvr_resync" {  } { { "eth1/altera_tse_xcvr_resync.v" "" { Text "F:/project_072_z/eth1/altera_tse_xcvr_resync.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gxb_aligned_rxsync.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gxb_aligned_rxsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gxb_aligned_rxsync " "Found entity 1: altera_tse_gxb_aligned_rxsync" {  } { { "eth1/altera_tse_gxb_aligned_rxsync.v" "" { Text "F:/project_072_z/eth1/altera_tse_gxb_aligned_rxsync.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "eth1/altera_eth_tse_std_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "eth1/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "eth1/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "eth1/altera_tse_false_path_marker.v" "" { Text "F:/project_072_z/eth1/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "eth1/altera_tse_reset_synchronizer.v" "" { Text "F:/project_072_z/eth1/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462480911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462480911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "eth1/altera_tse_clock_crosser.v" "" { Text "F:/project_072_z/eth1/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "eth1/altera_tse_a_fifo_13.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "eth1/altera_tse_a_fifo_24.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "eth1/altera_tse_a_fifo_34.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "eth1/altera_tse_a_fifo_opt_1246.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "eth1/altera_tse_a_fifo_opt_14_44.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "eth1/altera_tse_a_fifo_opt_36_10.v" "" { Text "F:/project_072_z/eth1/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "eth1/altera_tse_gray_cnt.v" "" { Text "F:/project_072_z/eth1/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "eth1/altera_tse_sdpm_altsyncram.v" "" { Text "F:/project_072_z/eth1/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462481957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462481957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "eth1/altera_tse_altsyncram_dpm_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "eth1/altera_tse_bin_cnt.v" "" { Text "F:/project_072_z/eth1/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "eth1/altera_tse_ph_calculator.sv" "" { Text "F:/project_072_z/eth1/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "eth1/altera_tse_sdpm_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "eth1/altera_tse_ecc_dec_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482512 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "eth1/altera_tse_ecc_dec_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "eth1/altera_tse_ecc_enc_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482631 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "eth1/altera_tse_ecc_enc_x10.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "eth1/altera_tse_ecc_dec_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482866 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "eth1/altera_tse_ecc_dec_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "eth1/altera_tse_ecc_enc_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482987 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "eth1/altera_tse_ecc_enc_x14.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462482987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462482987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "eth1/altera_tse_ecc_dec_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483215 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "eth1/altera_tse_ecc_dec_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "eth1/altera_tse_ecc_enc_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483335 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "eth1/altera_tse_ecc_enc_x2.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "eth1/altera_tse_ecc_dec_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483573 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "eth1/altera_tse_ecc_dec_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "eth1/altera_tse_ecc_enc_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483696 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "eth1/altera_tse_ecc_enc_x23.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "eth1/altera_tse_ecc_dec_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "eth1/altera_tse_ecc_dec_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462483960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462483960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "eth1/altera_tse_ecc_enc_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484092 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "eth1/altera_tse_ecc_enc_x36.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "eth1/altera_tse_ecc_dec_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484351 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "eth1/altera_tse_ecc_dec_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "eth1/altera_tse_ecc_enc_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484480 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "eth1/altera_tse_ecc_enc_x40.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "eth1/altera_tse_ecc_dec_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484725 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "eth1/altera_tse_ecc_dec_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth1/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "eth1/altera_tse_ecc_enc_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484853 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "eth1/altera_tse_ecc_enc_x30.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "eth1/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462484953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462484953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "eth1/altera_tse_ecc_status_crosser.v" "" { Text "F:/project_072_z/eth1/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "eth1/altera_std_synchronizer_nocut.v" "" { Text "F:/project_072_z/eth1/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_avalon_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_avalon_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_avalon_arbiter " "Found entity 1: altera_eth_tse_avalon_arbiter" {  } { { "eth1/altera_eth_tse_avalon_arbiter.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_avalon_arbiter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "eth1/altera_eth_tse_mac.v" "" { Text "F:/project_072_z/eth1/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "eth1/altera_tse_clk_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "eth1/altera_tse_crc328checker.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "eth1/altera_tse_crc328generator.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "eth1/altera_tse_crc32ctl8.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462485974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462485974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "eth1/altera_tse_crc32galois8.v" "" { Text "F:/project_072_z/eth1/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "eth1/altera_tse_gmii_io.v" "" { Text "F:/project_072_z/eth1/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "eth1/altera_tse_lb_read_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "eth1/altera_tse_lb_wrt_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "eth1/altera_tse_hashing.v" "" { Text "F:/project_072_z/eth1/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "eth1/altera_tse_host_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "eth1/altera_tse_host_control_small.v" "" { Text "F:/project_072_z/eth1/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462486818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462486818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "eth1/altera_tse_mac_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462487056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462487056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "eth1/altera_tse_register_map.v" "" { Text "F:/project_072_z/eth1/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462487407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462487407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "eth1/altera_tse_register_map_small.v" "" { Text "F:/project_072_z/eth1/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462487735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462487735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "eth1/altera_tse_rx_counter_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462487929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462487929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "eth1/altera_tse_shared_mac_control.v" "" { Text "F:/project_072_z/eth1/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462488126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462488126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "eth1/altera_tse_shared_register_map.v" "" { Text "F:/project_072_z/eth1/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462488480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462488480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "eth1/altera_tse_tx_counter_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462488652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462488652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "eth1/altera_tse_lfsr_10.v" "" { Text "F:/project_072_z/eth1/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462488786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462488786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "eth1/altera_tse_loopback_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462488934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462488934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "eth1/altera_tse_altshifttaps.v" "" { Text "F:/project_072_z/eth1/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462489071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462489071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "eth1/altera_tse_fifoless_mac_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462489496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462489496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "eth1/altera_tse_mac_rx.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462489878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462489878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "eth1/altera_tse_fifoless_mac_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462490246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462490246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "eth1/altera_tse_mac_tx.v" "" { Text "F:/project_072_z/eth1/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462490575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462490575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "eth1/altera_tse_magic_detection.v" "" { Text "F:/project_072_z/eth1/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462490740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462490740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "eth1/altera_tse_mdio.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462490907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462490907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "eth1/altera_tse_mdio_clk_gen.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "eth1/altera_tse_mdio_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "eth1/altera_tse_top_mdio.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "eth1/altera_tse_mii_rx_if.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "eth1/altera_tse_mii_tx_if.v" "" { Text "F:/project_072_z/eth1/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "eth1/altera_tse_pipeline_base.v" "" { Text "F:/project_072_z/eth1/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "eth1/altera_tse_pipeline_stage.sv" "" { Text "F:/project_072_z/eth1/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462491873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462491873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "eth1/altera_tse_dpram_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "eth1/altera_tse_dpram_8x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "eth1/altera_tse_dpram_ecc_16x32.v" "" { Text "F:/project_072_z/eth1/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "eth1/altera_tse_fifoless_retransmit_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "eth1/altera_tse_retransmit_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "eth1/altera_tse_rgmii_in1.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "eth1/altera_tse_rgmii_in4.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "eth1/altera_tse_nf_rgmii_module.v" "" { Text "F:/project_072_z/eth1/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "eth1/altera_tse_rgmii_module.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "eth1/altera_tse_rgmii_out1.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "eth1/altera_tse_rgmii_out4.v" "" { Text "F:/project_072_z/eth1/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462492909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462492909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "eth1/altera_tse_rx_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462493082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462493082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "eth1/altera_tse_rx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462493299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462493299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "eth1/altera_tse_rx_ff_cntrl.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462493466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462493466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "eth1/altera_tse_rx_ff_cntrl_32.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462493643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462493643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "eth1/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462493835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462493835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "eth1/altera_tse_rx_ff_length.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462493966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462493966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "eth1/altera_tse_rx_stat_extract.v" "" { Text "F:/project_072_z/eth1/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462494126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462494126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "eth1/altera_tse_timing_adapter32.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462494260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462494260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "eth1/altera_tse_timing_adapter8.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462494394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462494394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "eth1/altera_tse_timing_adapter_fifo32.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462494547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462494547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "eth1/altera_tse_timing_adapter_fifo8.v" "" { Text "F:/project_072_z/eth1/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462494696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462494696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "eth1/altera_tse_top_1geth.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462494889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462494889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "eth1/altera_tse_top_fifoless_1geth.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462495094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462495094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "eth1/altera_tse_top_w_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462495319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462495319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "eth1/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462495524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462495524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "eth1/altera_tse_top_wo_fifo.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462495737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462495737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "eth1/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462495956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462495956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "eth1/altera_tse_top_gen_host.v" "" { Text "F:/project_072_z/eth1/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462496202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462496202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "eth1/altera_tse_tx_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462496396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462496396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "eth1/altera_tse_tx_min_ff.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462496583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462496583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "eth1/altera_tse_tx_ff_cntrl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462496703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462496703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "eth1/altera_tse_tx_ff_cntrl_32.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462496830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462496830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "eth1/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462496967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462496967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "eth1/altera_tse_tx_ff_length.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "eth1/altera_tse_tx_ff_read_cntl.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth1/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth1/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "eth1/altera_tse_tx_stat_extract.v" "" { Text "F:/project_072_z/eth1/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file arp_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_sender " "Found entity 1: arp_sender" {  } { { "arp_sender.v" "" { Text "F:/project_072_z/arp_sender.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v070319.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v070319.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v070319 " "Found entity 1: pll_v070319" {  } { { "pll_v070319.v" "" { Text "F:/project_072_z/pll_v070319.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_v070319/pll_v070319_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_v070319/pll_v070319_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_v070319_0002 " "Found entity 1: pll_v070319_0002" {  } { { "pll_v070319/pll_v070319_0002.v" "" { Text "F:/project_072_z/pll_v070319/pll_v070319_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z1.v 1 1 " "Found 1 design units, including 1 entities, in source file z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z1 " "Found entity 1: z1" {  } { { "z1.v" "" { Text "F:/project_072_z/z1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "fifo1.v" "" { Text "F:/project_072_z/fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram4 " "Found entity 1: ram4" {  } { { "ram4.v" "" { Text "F:/project_072_z/ram4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "F:/project_072_z/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_to_125.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_to_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_to_125 " "Found entity 1: fifo_to_125" {  } { { "fifo_to_125.v" "" { Text "F:/project_072_z/fifo_to_125.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "F:/project_072_z/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.v 1 1 " "Found 1 design units, including 1 entities, in source file fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.v" "" { Text "F:/project_072_z/fir.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir) " "Found design unit 1: dspba_library_package (fir)" {  } { { "fir/dspba_library_package.vhd" "" { Text "F:/project_072_z/fir/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497658 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497658 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497658 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir/dspba_library.vhd" "" { Text "F:/project_072_z/fir/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497663 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir)" {  } { { "fir/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497673 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497678 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497683 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497687 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/fir/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_rtl_core-normal " "Found design unit 1: fir_0002_rtl_core-normal" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir/fir_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497730 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_rtl_core " "Found entity 1: fir_0002_rtl_core" {  } { { "fir/fir_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir/fir_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002_ast-struct " "Found design unit 1: fir_0002_ast-struct" {  } { { "fir/fir_0002_ast.vhd" "" { Text "F:/project_072_z/fir/fir_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497734 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002_ast " "Found entity 1: fir_0002_ast" {  } { { "fir/fir_0002_ast.vhd" "" { Text "F:/project_072_z/fir/fir_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_0002-syn " "Found design unit 1: fir_0002-syn" {  } { { "fir/fir_0002.vhd" "" { Text "F:/project_072_z/fir/fir_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497738 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_0002 " "Found entity 1: fir_0002" {  } { { "fir/fir_0002.vhd" "" { Text "F:/project_072_z/fir/fir_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_z1.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_z1 " "Found entity 1: mem_z1" {  } { { "mem_z1.v" "" { Text "F:/project_072_z/mem_z1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_v2 " "Found entity 1: fir_v2" {  } { { "fir_v2.v" "" { Text "F:/project_072_z/fir_v2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_v2/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_v2) " "Found design unit 1: dspba_library_package (fir_v2)" {  } { { "fir_v2/dspba_library_package.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fir_v2/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497800 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497800 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497800 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497800 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497800 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "fir_v2/dspba_library.vhd" "" { Text "F:/project_072_z/fir_v2/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_v2/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_v2) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_v2)" {  } { { "fir_v2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497805 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_v2/auk_dspip_math_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_v2/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_v2) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_v2)" {  } { { "fir_v2/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497814 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497819 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497824 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_v2/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497828 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_v2/auk_dspip_roundsat_hpfir.vhd" "" { Text "F:/project_072_z/fir_v2/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_v2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_v2/altera_avalon_sc_fifo.v" "" { Text "F:/project_072_z/fir_v2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002_rtl_core-normal " "Found design unit 1: fir_v2_0002_rtl_core-normal" {  } { { "fir_v2/fir_v2_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497869 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002_rtl_core " "Found entity 1: fir_v2_0002_rtl_core" {  } { { "fir_v2/fir_v2_0002_rtl_core.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002_ast-struct " "Found design unit 1: fir_v2_0002_ast-struct" {  } { { "fir_v2/fir_v2_0002_ast.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497874 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002_ast " "Found entity 1: fir_v2_0002_ast" {  } { { "fir_v2/fir_v2_0002_ast.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_v2/fir_v2_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_v2/fir_v2_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_v2_0002-syn " "Found design unit 1: fir_v2_0002-syn" {  } { { "fir_v2/fir_v2_0002.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497878 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_v2_0002 " "Found entity 1: fir_v2_0002" {  } { { "fir_v2/fir_v2_0002.vhd" "" { Text "F:/project_072_z/fir_v2/fir_v2_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125 " "Found entity 1: pll_125" {  } { { "pll_125.v" "" { Text "F:/project_072_z/pll_125.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_125/pll_125_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_125/pll_125_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_125_0002 " "Found entity 1: pll_125_0002" {  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file registre_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 registre_MEM " "Found entity 1: registre_MEM" {  } { { "registre_MEM.v" "" { Text "F:/project_072_z/registre_MEM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96_48.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96_48.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_48 " "Found entity 1: pll_96_48" {  } { { "pll_96_48.v" "" { Text "F:/project_072_z/pll_96_48.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_96_48/pll_96_48_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_96_48/pll_96_48_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_96_48_0002 " "Found entity 1: pll_96_48_0002" {  } { { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462497993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462497993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc1_align.v(181) " "Verilog HDL Implicit Net warning at adc1_align.v(181): created implicit net for \"datak_tst\"" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc1_align.v(182) " "Verilog HDL Implicit Net warning at adc1_align.v(182): created implicit net for \"syncstatus_tst\"" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc2_align.v(181) " "Verilog HDL Implicit Net warning at adc2_align.v(181): created implicit net for \"datak_tst\"" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc2_align.v(182) " "Verilog HDL Implicit Net warning at adc2_align.v(182): created implicit net for \"syncstatus_tst\"" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datak_tst adc_align.v(182) " "Verilog HDL Implicit Net warning at adc_align.v(182): created implicit net for \"datak_tst\"" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncstatus_tst adc_align.v(183) " "Verilog HDL Implicit Net warning at adc_align.v(183): created implicit net for \"syncstatus_tst\"" {  } { { "adc_align.v" "" { Text "F:/project_072_z/adc_align.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_96_dac1 arria5_tst1.v(427) " "Verilog HDL Implicit Net warning at arria5_tst1.v(427): created implicit net for \"clk_96_dac1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 427 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_96_dac2 arria5_tst1.v(437) " "Verilog HDL Implicit Net warning at arria5_tst1.v(437): created implicit net for \"clk_96_dac2\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 437 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_eth0 arria5_tst1.v(448) " "Verilog HDL Implicit Net warning at arria5_tst1.v(448): created implicit net for \"locked_eth0\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 448 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_eth1 arria5_tst1.v(457) " "Verilog HDL Implicit Net warning at arria5_tst1.v(457): created implicit net for \"locked_eth1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 457 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ONET1_RX_LOS arria5_tst1.v(1167) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1167): created implicit net for \"ONET1_RX_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ONET2_RX_LOS arria5_tst1.v(1168) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1168): created implicit net for \"ONET2_RX_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_120 arria5_tst1.v(1687) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1687): created implicit net for \"locked_120\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1687 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_sync1 arria5_tst1.v(1943) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1943): created implicit net for \"rst_sync1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1943 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_wcm1 arria5_tst1.v(1983) " "Verilog HDL Implicit Net warning at arria5_tst1.v(1983): created implicit net for \"rst_wcm1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1983 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_spi1 arria5_tst1.v(2034) " "Verilog HDL Implicit Net warning at arria5_tst1.v(2034): created implicit net for \"rst_spi1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2034 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_uart1 arria5_tst1.v(2070) " "Verilog HDL Implicit Net warning at arria5_tst1.v(2070): created implicit net for \"rst_uart1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2070 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462498166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589462524918 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xWDATA_MK1 arria5_tst1.v(744) " "Verilog HDL warning at arria5_tst1.v(744): object xWDATA_MK1 used but never assigned" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 744 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1589462524921 "|top_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xWDATA_MK2 arria5_tst1.v(745) " "Verilog HDL warning at arria5_tst1.v(745): object xWDATA_MK2 used but never assigned" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 745 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1589462524921 "|top_module"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "xOK_BUS arria5_tst1.v(752) " "Verilog HDL warning at arria5_tst1.v(752): object xOK_BUS used but never assigned" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 752 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1589462524921 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o1 arria5_tst1.v(2457) " "Verilog HDL or VHDL warning at arria5_tst1.v(2457): object \"o1\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524924 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o2 arria5_tst1.v(2458) " "Verilog HDL or VHDL warning at arria5_tst1.v(2458): object \"o2\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524924 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_test arria5_tst1.v(2525) " "Verilog HDL or VHDL warning at arria5_tst1.v(2525): object \"data_test\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2525 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524924 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch1_adc2_data arria5_tst1.v(2773) " "Verilog HDL or VHDL warning at arria5_tst1.v(2773): object \"reg_ch1_adc2_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2773 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524925 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch0_adc2_data arria5_tst1.v(2774) " "Verilog HDL or VHDL warning at arria5_tst1.v(2774): object \"reg_ch0_adc2_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2774 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524925 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch0_adc0_data arria5_tst1.v(2830) " "Verilog HDL or VHDL warning at arria5_tst1.v(2830): object \"reg_ch0_adc0_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2830 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524925 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_ch1_adc0_data arria5_tst1.v(2831) " "Verilog HDL or VHDL warning at arria5_tst1.v(2831): object \"reg_ch1_adc0_data\" assigned a value but never read" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2831 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462524925 "|top_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 arria5_tst1.v(2461) " "Verilog HDL assignment warning at arria5_tst1.v(2461): truncated value with size 32 to match size of target (8)" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 2461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462524944 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xWDATA_MK1 0 arria5_tst1.v(744) " "Net \"xWDATA_MK1\" at arria5_tst1.v(744) has no driver or initial value, using a default initial value '0'" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 744 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xWDATA_MK2 0 arria5_tst1.v(745) " "Net \"xWDATA_MK2\" at arria5_tst1.v(745) has no driver or initial value, using a default initial value '0'" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 745 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xOK_BUS 0 arria5_tst1.v(752) " "Net \"xOK_BUS\" at arria5_tst1.v(752) has no driver or initial value, using a default initial value '0'" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 752 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK4 arria5_tst1.v(136) " "Output port \"WDATA_MK4\" at arria5_tst1.v(136) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK5 arria5_tst1.v(137) " "Output port \"WDATA_MK5\" at arria5_tst1.v(137) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK6 arria5_tst1.v(138) " "Output port \"WDATA_MK6\" at arria5_tst1.v(138) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WDATA_MK7 arria5_tst1.v(139) " "Output port \"WDATA_MK7\" at arria5_tst1.v(139) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK1_I2C arria5_tst1.v(284) " "Output port \"SCLK1_I2C\" at arria5_tst1.v(284) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RATE1_SELECTION arria5_tst1.v(288) " "Output port \"RATE1_SELECTION\" at arria5_tst1.v(288) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 288 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SFP1_TX_DISABLE arria5_tst1.v(289) " "Output port \"SFP1_TX_DISABLE\" at arria5_tst1.v(289) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK2_I2C arria5_tst1.v(292) " "Output port \"SCLK2_I2C\" at arria5_tst1.v(292) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RATE2_SELECTION arria5_tst1.v(296) " "Output port \"RATE2_SELECTION\" at arria5_tst1.v(296) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SFP2_TX_DISABLE arria5_tst1.v(297) " "Output port \"SFP2_TX_DISABLE\" at arria5_tst1.v(297) has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1589462524954 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll_0002:pll_1 " "Elaborating entity \"pll_0002\" for hierarchy \"pll_0002:pll_1\"" {  } { { "arria5_tst1.v" "pll_1" { Text "F:/project_072_z/arria5_tst1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462525059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_0002:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_0002:pll_1\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462525628 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589462525633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_0002:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_0002:pll_1\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462525634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_0002:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_0002:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 360.0 MHz " "Parameter \"reference_clock_frequency\" = \"360.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 4000 ps " "Parameter \"phase_shift1\" = \"4000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 125.000000 MHz " "Parameter \"output_clock_frequency2\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 2000 ps " "Parameter \"phase_shift2\" = \"2000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525634 ""}  } { { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462525634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_240_120_0002 pll_240_120_0002:pll240_120_ADC1 " "Elaborating entity \"pll_240_120_0002\" for hierarchy \"pll_240_120_0002:pll240_120_ADC1\"" {  } { { "arria5_tst1.v" "pll240_120_ADC1" { Text "F:/project_072_z/arria5_tst1.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462525765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\"" {  } { { "pll_240_120/pll_240_120_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462525836 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589462525841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\"" {  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462525841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_240_120_0002:pll240_120_ADC1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 240.000000 MHz " "Parameter \"output_clock_frequency0\" = \"240.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 120.000000 MHz " "Parameter \"output_clock_frequency1\" = \"120.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462525841 ""}  } { { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462525841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_96_48 pll_96_48:pll_96_dac1 " "Elaborating entity \"pll_96_48\" for hierarchy \"pll_96_48:pll_96_dac1\"" {  } { { "arria5_tst1.v" "pll_96_dac1" { Text "F:/project_072_z/arria5_tst1.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_96_48_0002 pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst " "Elaborating entity \"pll_96_48_0002\" for hierarchy \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\"" {  } { { "pll_96_48.v" "pll_96_48_inst" { Text "F:/project_072_z/pll_96_48.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_96_48/pll_96_48_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526237 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589462526243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\"" {  } { { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_96_48:pll_96_dac1\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 96.000000 MHz " "Parameter \"output_clock_frequency0\" = \"96.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 48.000000 MHz " "Parameter \"output_clock_frequency1\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526243 ""}  } { { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462526243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_125_0002 pll_125_0002:pll_125_eth0 " "Elaborating entity \"pll_125_0002\" for hierarchy \"pll_125_0002:pll_125_eth0\"" {  } { { "arria5_tst1.v" "pll_125_eth0" { Text "F:/project_072_z/arria5_tst1.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "altera_pll_i" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526633 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1589462526638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\"" {  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462526639 ""}  } { { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462526639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst rst:rst3 " "Elaborating entity \"rst\" for hierarchy \"rst:rst3\"" {  } { { "arria5_tst1.v" "rst3" { Text "F:/project_072_z/arria5_tst1.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi3 bufi3:bufi3_inst1 " "Elaborating entity \"bufi3\" for hierarchy \"bufi3:bufi3_inst1\"" {  } { { "arria5_tst1.v" "bufi3_inst1" { Text "F:/project_072_z/arria5_tst1.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi3_iobuf_in_3qh bufi3:bufi3_inst1\|bufi3_iobuf_in_3qh:bufi3_iobuf_in_3qh_component " "Elaborating entity \"bufi3_iobuf_in_3qh\" for hierarchy \"bufi3:bufi3_inst1\|bufi3_iobuf_in_3qh:bufi3_iobuf_in_3qh_component\"" {  } { { "bufi3.v" "bufi3_iobuf_in_3qh_component" { Text "F:/project_072_z/bufi3.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462526969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buf_out1.v 2 2 " "Using design file buf_out1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buf_out1_iobuf_out_ohs " "Found entity 1: buf_out1_iobuf_out_ohs" {  } { { "buf_out1.v" "" { Text "F:/project_072_z/buf_out1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527139 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf_out1 " "Found entity 2: buf_out1" {  } { { "buf_out1.v" "" { Text "F:/project_072_z/buf_out1.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462527139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_out1 buf_out1:buf_out1_inst3 " "Elaborating entity \"buf_out1\" for hierarchy \"buf_out1:buf_out1_inst3\"" {  } { { "arria5_tst1.v" "buf_out1_inst3" { Text "F:/project_072_z/arria5_tst1.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_out1_iobuf_out_ohs buf_out1:buf_out1_inst3\|buf_out1_iobuf_out_ohs:buf_out1_iobuf_out_ohs_component " "Elaborating entity \"buf_out1_iobuf_out_ohs\" for hierarchy \"buf_out1:buf_out1_inst3\|buf_out1_iobuf_out_ohs:buf_out1_iobuf_out_ohs_component\"" {  } { { "buf_out1.v" "buf_out1_iobuf_out_ohs_component" { Text "F:/project_072_z/buf_out1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_led test_led:tst_led2 " "Elaborating entity \"test_led\" for hierarchy \"test_led:tst_led2\"" {  } { { "arria5_tst1.v" "tst_led2" { Text "F:/project_072_z/arria5_tst1.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout2 bufout2:bufout2_1 " "Elaborating entity \"bufout2\" for hierarchy \"bufout2:bufout2_1\"" {  } { { "arria5_tst1.v" "bufout2_1" { Text "F:/project_072_z/arria5_tst1.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout2_iobuf_out_phs bufout2:bufout2_1\|bufout2_iobuf_out_phs:bufout2_iobuf_out_phs_component " "Elaborating entity \"bufout2_iobuf_out_phs\" for hierarchy \"bufout2:bufout2_1\|bufout2_iobuf_out_phs:bufout2_iobuf_out_phs_component\"" {  } { { "bufout2.v" "bufout2_iobuf_out_phs_component" { Text "F:/project_072_z/bufout2.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527282 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufin24.v 2 2 " "Using design file bufin24.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufin24_iobuf_in_mrh " "Found entity 1: bufin24_iobuf_in_mrh" {  } { { "bufin24.v" "" { Text "F:/project_072_z/bufin24.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527442 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufin24 " "Found entity 2: bufin24" {  } { { "bufin24.v" "" { Text "F:/project_072_z/bufin24.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462527442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufin24 bufin24:buf_in24_inst1 " "Elaborating entity \"bufin24\" for hierarchy \"bufin24:buf_in24_inst1\"" {  } { { "arria5_tst1.v" "buf_in24_inst1" { Text "F:/project_072_z/arria5_tst1.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufin24_iobuf_in_mrh bufin24:buf_in24_inst1\|bufin24_iobuf_in_mrh:bufin24_iobuf_in_mrh_component " "Elaborating entity \"bufin24_iobuf_in_mrh\" for hierarchy \"bufin24:buf_in24_inst1\|bufin24_iobuf_in_mrh:bufin24_iobuf_in_mrh_component\"" {  } { { "bufin24.v" "bufin24_iobuf_in_mrh_component" { Text "F:/project_072_z/bufin24.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527503 ""}
{ "Warning" "WSGN_SEARCH_FILE" "buf34_out.v 2 2 " "Using design file buf34_out.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 buf34_out_iobuf_out_ejs " "Found entity 1: buf34_out_iobuf_out_ejs" {  } { { "buf34_out.v" "" { Text "F:/project_072_z/buf34_out.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527676 ""} { "Info" "ISGN_ENTITY_NAME" "2 buf34_out " "Found entity 2: buf34_out" {  } { { "buf34_out.v" "" { Text "F:/project_072_z/buf34_out.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462527676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf34_out buf34_out:buf34_out_inst " "Elaborating entity \"buf34_out\" for hierarchy \"buf34_out:buf34_out_inst\"" {  } { { "arria5_tst1.v" "buf34_out_inst" { Text "F:/project_072_z/arria5_tst1.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf34_out_iobuf_out_ejs buf34_out:buf34_out_inst\|buf34_out_iobuf_out_ejs:buf34_out_iobuf_out_ejs_component " "Elaborating entity \"buf34_out_iobuf_out_ejs\" for hierarchy \"buf34_out:buf34_out_inst\|buf34_out_iobuf_out_ejs:buf34_out_iobuf_out_ejs_component\"" {  } { { "buf34_out.v" "buf34_out_iobuf_out_ejs_component" { Text "F:/project_072_z/buf34_out.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout10.v 2 2 " "Using design file bufout10.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout10_iobuf_out_8js " "Found entity 1: bufout10_iobuf_out_8js" {  } { { "bufout10.v" "" { Text "F:/project_072_z/bufout10.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527914 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout10 " "Found entity 2: bufout10" {  } { { "bufout10.v" "" { Text "F:/project_072_z/bufout10.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462527914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462527914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout10 bufout10:bufout10_inst " "Elaborating entity \"bufout10\" for hierarchy \"bufout10:bufout10_inst\"" {  } { { "arria5_tst1.v" "bufout10_inst" { Text "F:/project_072_z/arria5_tst1.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout10_iobuf_out_8js bufout10:bufout10_inst\|bufout10_iobuf_out_8js:bufout10_iobuf_out_8js_component " "Elaborating entity \"bufout10_iobuf_out_8js\" for hierarchy \"bufout10:bufout10_inst\|bufout10_iobuf_out_8js:bufout10_iobuf_out_8js_component\"" {  } { { "bufout10.v" "bufout10_iobuf_out_8js_component" { Text "F:/project_072_z/bufout10.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462527975 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufi1.v 2 2 " "Using design file bufi1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufi1_iobuf_in_1qh " "Found entity 1: bufi1_iobuf_in_1qh" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462528229 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi1 " "Found entity 2: bufi1" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462528229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462528229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi1 bufi1:bufi1_inst1 " "Elaborating entity \"bufi1\" for hierarchy \"bufi1:bufi1_inst1\"" {  } { { "arria5_tst1.v" "bufi1_inst1" { Text "F:/project_072_z/arria5_tst1.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi1_iobuf_in_1qh bufi1:bufi1_inst1\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component " "Elaborating entity \"bufi1_iobuf_in_1qh\" for hierarchy \"bufi1:bufi1_inst1\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\"" {  } { { "bufi1.v" "bufi1_iobuf_in_1qh_component" { Text "F:/project_072_z/bufi1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi4 bufi4:buf4_1 " "Elaborating entity \"bufi4\" for hierarchy \"bufi4:buf4_1\"" {  } { { "arria5_tst1.v" "buf4_1" { Text "F:/project_072_z/arria5_tst1.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi4_iobuf_in_4qh bufi4:buf4_1\|bufi4_iobuf_in_4qh:bufi4_iobuf_in_4qh_component " "Elaborating entity \"bufi4_iobuf_in_4qh\" for hierarchy \"bufi4:buf4_1\|bufi4_iobuf_in_4qh:bufi4_iobuf_in_4qh_component\"" {  } { { "bufi4.v" "bufi4_iobuf_in_4qh_component" { Text "F:/project_072_z/bufi4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout11 bufout11:bufout11_1 " "Elaborating entity \"bufout11\" for hierarchy \"bufout11:bufout11_1\"" {  } { { "arria5_tst1.v" "bufout11_1" { Text "F:/project_072_z/arria5_tst1.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout11_iobuf_out_9js bufout11:bufout11_1\|bufout11_iobuf_out_9js:bufout11_iobuf_out_9js_component " "Elaborating entity \"bufout11_iobuf_out_9js\" for hierarchy \"bufout11:bufout11_1\|bufout11_iobuf_out_9js:bufout11_iobuf_out_9js_component\"" {  } { { "bufout11.v" "bufout11_iobuf_out_9js_component" { Text "F:/project_072_z/bufout11.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout3 bufout3:bufout3_inst1 " "Elaborating entity \"bufout3\" for hierarchy \"bufout3:bufout3_inst1\"" {  } { { "arria5_tst1.v" "bufout3_inst1" { Text "F:/project_072_z/arria5_tst1.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout3_iobuf_out_qhs bufout3:bufout3_inst1\|bufout3_iobuf_out_qhs:bufout3_iobuf_out_qhs_component " "Elaborating entity \"bufout3_iobuf_out_qhs\" for hierarchy \"bufout3:bufout3_inst1\|bufout3_iobuf_out_qhs:bufout3_iobuf_out_qhs_component\"" {  } { { "bufout3.v" "bufout3_iobuf_out_qhs_component" { Text "F:/project_072_z/bufout3.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528598 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufi6.v 2 2 " "Using design file bufi6.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufi6_iobuf_in_6qh " "Found entity 1: bufi6_iobuf_in_6qh" {  } { { "bufi6.v" "" { Text "F:/project_072_z/bufi6.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462528755 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufi6 " "Found entity 2: bufi6" {  } { { "bufi6.v" "" { Text "F:/project_072_z/bufi6.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462528755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462528755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi6 bufi6:bufi6_inst2 " "Elaborating entity \"bufi6\" for hierarchy \"bufi6:bufi6_inst2\"" {  } { { "arria5_tst1.v" "bufi6_inst2" { Text "F:/project_072_z/arria5_tst1.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi6_iobuf_in_6qh bufi6:bufi6_inst2\|bufi6_iobuf_in_6qh:bufi6_iobuf_in_6qh_component " "Elaborating entity \"bufi6_iobuf_in_6qh\" for hierarchy \"bufi6:bufi6_inst2\|bufi6_iobuf_in_6qh:bufi6_iobuf_in_6qh_component\"" {  } { { "bufi6.v" "bufi6_iobuf_in_6qh_component" { Text "F:/project_072_z/bufi6.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462528816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout16.v 2 2 " "Using design file bufout16.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout16_iobuf_out_ejs " "Found entity 1: bufout16_iobuf_out_ejs" {  } { { "bufout16.v" "" { Text "F:/project_072_z/bufout16.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462528987 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout16 " "Found entity 2: bufout16" {  } { { "bufout16.v" "" { Text "F:/project_072_z/bufout16.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462528987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462528987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout16 bufout16:bufout16_inst " "Elaborating entity \"bufout16\" for hierarchy \"bufout16:bufout16_inst\"" {  } { { "arria5_tst1.v" "bufout16_inst" { Text "F:/project_072_z/arria5_tst1.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout16_iobuf_out_ejs bufout16:bufout16_inst\|bufout16_iobuf_out_ejs:bufout16_iobuf_out_ejs_component " "Elaborating entity \"bufout16_iobuf_out_ejs\" for hierarchy \"bufout16:bufout16_inst\|bufout16_iobuf_out_ejs:bufout16_iobuf_out_ejs_component\"" {  } { { "bufout16.v" "bufout16_iobuf_out_ejs_component" { Text "F:/project_072_z/bufout16.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bufout17.v 2 2 " "Using design file bufout17.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bufout17_iobuf_out_fjs " "Found entity 1: bufout17_iobuf_out_fjs" {  } { { "bufout17.v" "" { Text "F:/project_072_z/bufout17.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462529336 ""} { "Info" "ISGN_ENTITY_NAME" "2 bufout17 " "Found entity 2: bufout17" {  } { { "bufout17.v" "" { Text "F:/project_072_z/bufout17.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462529336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462529336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout17 bufout17:bufout17_inst2 " "Elaborating entity \"bufout17\" for hierarchy \"bufout17:bufout17_inst2\"" {  } { { "arria5_tst1.v" "bufout17_inst2" { Text "F:/project_072_z/arria5_tst1.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufout17_iobuf_out_fjs bufout17:bufout17_inst2\|bufout17_iobuf_out_fjs:bufout17_iobuf_out_fjs_component " "Elaborating entity \"bufout17_iobuf_out_fjs\" for hierarchy \"bufout17:bufout17_inst2\|bufout17_iobuf_out_fjs:bufout17_iobuf_out_fjs_component\"" {  } { { "bufout17.v" "bufout17_iobuf_out_fjs_component" { Text "F:/project_072_z/bufout17.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi5 bufi5:bufi5_inst " "Elaborating entity \"bufi5\" for hierarchy \"bufi5:bufi5_inst\"" {  } { { "arria5_tst1.v" "bufi5_inst" { Text "F:/project_072_z/arria5_tst1.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufi5_iobuf_in_5qh bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component " "Elaborating entity \"bufi5_iobuf_in_5qh\" for hierarchy \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\"" {  } { { "bufi5.v" "bufi5_iobuf_in_5qh_component" { Text "F:/project_072_z/bufi5.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_test " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_test\"" {  } { { "arria5_tst1.v" "spi_test" { Text "F:/project_072_z/arria5_tst1.v" 1232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529536 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529538 "|top_module|Block_read_spi:spi_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529538 "|top_module|Block_read_spi:spi_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529538 "|top_module|Block_read_spi:spi_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_TEST_rd " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_TEST_rd\"" {  } { { "arria5_tst1.v" "spi_TEST_rd" { Text "F:/project_072_z/arria5_tst1.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529557 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529557 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529557 "|top_module|Block_read_spi:spi_TEST_rd"}
{ "Warning" "WSGN_SEARCH_FILE" "block_write_spi.v 1 1 " "Using design file block_write_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_write_spi " "Found entity 1: Block_write_spi" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462529653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462529653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_TEST_wr " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_TEST_wr\"" {  } { { "arria5_tst1.v" "spi_TEST_wr" { Text "F:/project_072_z/arria5_tst1.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529680 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529680 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529680 "|top_module|Block_write_spi:spi_TEST_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att1\"" {  } { { "arria5_tst1.v" "spi_att1" { Text "F:/project_072_z/arria5_tst1.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529728 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529728 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529728 "|top_module|Block_write_spi:spi_att1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529728 "|top_module|Block_write_spi:spi_att1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att2 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att2\"" {  } { { "arria5_tst1.v" "spi_att2" { Text "F:/project_072_z/arria5_tst1.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529768 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529769 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529770 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529770 "|top_module|Block_write_spi:spi_att2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529770 "|top_module|Block_write_spi:spi_att2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att3 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att3\"" {  } { { "arria5_tst1.v" "spi_att3" { Text "F:/project_072_z/arria5_tst1.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529811 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529811 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529811 "|top_module|Block_write_spi:spi_att3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529811 "|top_module|Block_write_spi:spi_att3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_att4 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_att4\"" {  } { { "arria5_tst1.v" "spi_att4" { Text "F:/project_072_z/arria5_tst1.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529852 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529854 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529854 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529854 "|top_module|Block_write_spi:spi_att4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529854 "|top_module|Block_write_spi:spi_att4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_upr1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_upr1\"" {  } { { "arria5_tst1.v" "spi_upr1" { Text "F:/project_072_z/arria5_tst1.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529896 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529896 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529896 "|top_module|Block_write_spi:spi_upr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529896 "|top_module|Block_write_spi:spi_upr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_PWRDN " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_PWRDN\"" {  } { { "arria5_tst1.v" "spi_PWRDN" { Text "F:/project_072_z/arria5_tst1.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529938 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529938 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529938 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529938 "|top_module|Block_write_spi:spi_PWRDN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_LED " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_LED\"" {  } { { "arria5_tst1.v" "spi_LED" { Text "F:/project_072_z/arria5_tst1.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462529978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462529980 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(62) " "Verilog HDL assignment warning at block_write_spi.v(62): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529980 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529980 "|top_module|Block_write_spi:spi_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462529980 "|top_module|Block_write_spi:spi_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control1\"" {  } { { "arria5_tst1.v" "spi_control1" { Text "F:/project_072_z/arria5_tst1.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462530009 "|top_module|Block_read_spi:spi_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462530009 "|top_module|Block_read_spi:spi_control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462530009 "|top_module|Block_read_spi:spi_control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control2\"" {  } { { "arria5_tst1.v" "spi_control2" { Text "F:/project_072_z/arria5_tst1.v" 1355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462530028 "|top_module|Block_read_spi:spi_control2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462530028 "|top_module|Block_read_spi:spi_control2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462530028 "|top_module|Block_read_spi:spi_control2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_control3 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_control3\"" {  } { { "arria5_tst1.v" "spi_control3" { Text "F:/project_072_z/arria5_tst1.v" 1368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462530046 "|top_module|Block_read_spi:spi_control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462530046 "|top_module|Block_read_spi:spi_control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462530046 "|top_module|Block_read_spi:spi_control3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_long reset_long:rst_mk " "Elaborating entity \"reset_long\" for hierarchy \"reset_long:rst_mk\"" {  } { { "arria5_tst1.v" "rst_mk" { Text "F:/project_072_z/arria5_tst1.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_phy_4line custom_phy_4line:adc1_phy " "Elaborating entity \"custom_phy_4line\" for hierarchy \"custom_phy_4line:adc1_phy\"" {  } { { "arria5_tst1.v" "adc1_phy" { Text "F:/project_072_z/arria5_tst1.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\"" {  } { { "custom_phy_4line.v" "custom_phy_4line_inst" { Text "F:/project_072_z/custom_phy_4line.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\"" {  } { { "custom_phy_4line/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_rx_pma custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma " "Elaborating entity \"av_rx_pma\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_rx_pma:av_rx_pma\"" {  } { { "custom_phy_4line/av_pma.sv" "av_rx_pma" { Text "F:/project_072_z/custom_phy_4line/av_pma.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "custom_phy_4line/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/custom_phy_4line/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pld_pcs_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface " "Elaborating entity \"av_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_rx_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pcs_pma_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface " "Elaborating entity \"av_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_common_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_rx_pcs_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs " "Elaborating entity \"av_hssi_8g_rx_pcs_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_8g_rx_pcs" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_rx_pcs_pma_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface " "Elaborating entity \"av_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_rx_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_common_pld_pcs_interface_rbc custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface " "Elaborating entity \"av_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface\"" {  } { { "custom_phy_4line/av_pcs_ch.sv" "inst_av_hssi_common_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_4line/av_pcs_ch.sv" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "custom_phy_4line/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462530983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_rx.alt_xcvr_resync_inst\"" {  } { { "custom_phy_4line/av_xcvr_avmm_csr.sv" "gen_status_reg_rx.alt_xcvr_resync_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_avmm_csr.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462531024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "custom_phy_4line/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/custom_phy_4line/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462532948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow\"" {  } { { "custom_phy_4line/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_phase_comp_fifo_error" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "custom_phy_4line/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/custom_phy_4line/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.resync_rx_cal_busy" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_analogreset\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_analogreset" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_digitalreset" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_rx.g_rx\[0\].g_rx.counter_rx_ready\"" {  } { { "custom_phy_4line/altera_xcvr_reset_control.sv" "g_rx.g_rx\[0\].g_rx.counter_rx_ready" { Text "F:/project_072_z/custom_phy_4line/altera_xcvr_reset_control.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462533965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_jesd_rcv adc1_jesd_rcv:adc1 " "Elaborating entity \"adc1_jesd_rcv\" for hierarchy \"adc1_jesd_rcv:adc1\"" {  } { { "arria5_tst1.v" "adc1" { Text "F:/project_072_z/arria5_tst1.v" 1616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_2clk adc1_jesd_rcv:adc1\|fifo_2clk:fifo1_1 " "Elaborating entity \"fifo_2clk\" for hierarchy \"adc1_jesd_rcv:adc1\|fifo_2clk:fifo1_1\"" {  } { { "adc1_jesd_rcv.v" "fifo1_1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_o fifo_2clk.v(39) " "Verilog HDL or VHDL warning at fifo_2clk.v(39): object \"reg_o\" assigned a value but never read" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534505 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fifo_2clk.v(78) " "Verilog HDL assignment warning at fifo_2clk.v(78): truncated value with size 32 to match size of target (1)" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534505 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fifo_2clk.v(79) " "Verilog HDL assignment warning at fifo_2clk.v(79): truncated value with size 32 to match size of target (16)" {  } { { "fifo_2clk.v" "" { Text "F:/project_072_z/fifo_2clk.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534505 "|top_module|adc1_jesd_rcv:adc1|fifo_2clk:fifo1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_world_align adc1_jesd_rcv:adc1\|line_world_align:gen_lane\[0\].al " "Elaborating entity \"line_world_align\" for hierarchy \"adc1_jesd_rcv:adc1\|line_world_align:gen_lane\[0\].al\"" {  } { { "adc1_jesd_rcv.v" "gen_lane\[0\].al" { Text "F:/project_072_z/adc1_jesd_rcv.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 line_world_align.v(49) " "Verilog HDL assignment warning at line_world_align.v(49): truncated value with size 8 to match size of target (2)" {  } { { "line_world_align.v" "" { Text "F:/project_072_z/line_world_align.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534524 "|top_module|adc1_jesd_rcv:adc1|line_world_align:gen_lane[0].al"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_align adc1_jesd_rcv:adc1\|adc1_align:al1 " "Elaborating entity \"adc1_align\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al1\"" {  } { { "adc1_jesd_rcv.v" "al1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc1_align.v(181) " "Verilog HDL or VHDL warning at adc1_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534590 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc1_align.v(182) " "Verilog HDL or VHDL warning at adc1_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534590 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc1_align.v(65) " "Verilog HDL or VHDL warning at adc1_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534590 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc1_align.v(66) " "Verilog HDL or VHDL warning at adc1_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534590 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc1_align.v(181) " "Verilog HDL assignment warning at adc1_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534590 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc1_align.v(182) " "Verilog HDL assignment warning at adc1_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534590 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elastic_buffer adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0 " "Elaborating entity \"elastic_buffer\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\"" {  } { { "adc1_align.v" "elastic0" { Text "F:/project_072_z/adc1_align.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc1_align adc1_jesd_rcv:adc1\|adc1_align:al2 " "Elaborating entity \"adc1_align\" for hierarchy \"adc1_jesd_rcv:adc1\|adc1_align:al2\"" {  } { { "adc1_jesd_rcv.v" "al2" { Text "F:/project_072_z/adc1_jesd_rcv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc1_align.v(181) " "Verilog HDL or VHDL warning at adc1_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534625 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc1_align.v(182) " "Verilog HDL or VHDL warning at adc1_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534625 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc1_align.v(65) " "Verilog HDL or VHDL warning at adc1_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534625 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc1_align.v(66) " "Verilog HDL or VHDL warning at adc1_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534625 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc1_align.v(181) " "Verilog HDL assignment warning at adc1_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534625 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc1_align.v(182) " "Verilog HDL assignment warning at adc1_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc1_align.v" "" { Text "F:/project_072_z/adc1_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534625 "|top_module|adc1_jesd_rcv:adc1|adc1_align:al2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204_lmfc adc1_jesd_rcv:adc1\|jesd204_lmfc:lmfc1 " "Elaborating entity \"jesd204_lmfc\" for hierarchy \"adc1_jesd_rcv:adc1\|jesd204_lmfc:lmfc1\"" {  } { { "adc1_jesd_rcv.v" "lmfc1" { Text "F:/project_072_z/adc1_jesd_rcv.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_sch error_sch:block_error_adc1 " "Elaborating entity \"error_sch\" for hierarchy \"error_sch:block_error_adc1\"" {  } { { "arria5_tst1.v" "block_error_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 error_sch.v(41) " "Verilog HDL assignment warning at error_sch.v(41): truncated value with size 32 to match size of target (16)" {  } { { "error_sch.v" "" { Text "F:/project_072_z/error_sch.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534679 "|top_module|error_sch:block_error_adc1"}
{ "Warning" "WSGN_SEARCH_FILE" "block_read_spi_v2.v 1 1 " "Using design file block_read_spi_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block_read_spi_v2 " "Found entity 1: Block_read_spi_v2" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462534791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462534791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_adc1\"" {  } { { "arria5_tst1.v" "spi_error_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534816 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534816 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534816 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534816 "|top_module|Block_read_spi_v2:spi_error_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_sysref_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_sysref_adc1\"" {  } { { "arria5_tst1.v" "spi_error_sysref_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534856 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534856 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534856 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534856 "|top_module|Block_read_spi_v2:spi_error_sysref_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_walign_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_walign_adc1\"" {  } { { "arria5_tst1.v" "spi_walign_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534896 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534896 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534896 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534896 "|top_module|Block_read_spi_v2:spi_walign_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg1_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg1_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg1_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534924 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534924 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534924 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg4_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg4_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg4_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534953 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534953 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534953 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534953 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg5_adc1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg5_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg5_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462534992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462534995 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534995 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534995 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462534995 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg6_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg6_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg6_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462535022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462535024 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462535024 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462535024 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg7_adc1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg7_adc1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg7_adc1" { Text "F:/project_072_z/arria5_tst1.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462535040 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462535042 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462535042 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462535042 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_jesd_rcv adc2_jesd_rcv:adc2 " "Elaborating entity \"adc2_jesd_rcv\" for hierarchy \"adc2_jesd_rcv:adc2\"" {  } { { "arria5_tst1.v" "adc2" { Text "F:/project_072_z/arria5_tst1.v" 1784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_align adc2_jesd_rcv:adc2\|adc2_align:al1 " "Elaborating entity \"adc2_align\" for hierarchy \"adc2_jesd_rcv:adc2\|adc2_align:al1\"" {  } { { "adc2_jesd_rcv.v" "al1" { Text "F:/project_072_z/adc2_jesd_rcv.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc2_align.v(181) " "Verilog HDL or VHDL warning at adc2_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538654 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc2_align.v(182) " "Verilog HDL or VHDL warning at adc2_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538654 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc2_align.v(65) " "Verilog HDL or VHDL warning at adc2_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538654 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc2_align.v(66) " "Verilog HDL or VHDL warning at adc2_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538654 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc2_align.v(181) " "Verilog HDL assignment warning at adc2_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538654 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc2_align.v(182) " "Verilog HDL assignment warning at adc2_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538654 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc2_align adc2_jesd_rcv:adc2\|adc2_align:al2 " "Elaborating entity \"adc2_align\" for hierarchy \"adc2_jesd_rcv:adc2\|adc2_align:al2\"" {  } { { "adc2_jesd_rcv.v" "al2" { Text "F:/project_072_z/adc2_jesd_rcv.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datak_tst adc2_align.v(181) " "Verilog HDL or VHDL warning at adc2_align.v(181): object \"datak_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538680 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "syncstatus_tst adc2_align.v(182) " "Verilog HDL or VHDL warning at adc2_align.v(182): object \"syncstatus_tst\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538680 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_disp0 adc2_align.v(65) " "Verilog HDL or VHDL warning at adc2_align.v(65): object \"error_disp0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538680 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_char0 adc2_align.v(66) " "Verilog HDL or VHDL warning at adc2_align.v(66): object \"error_char0\" assigned a value but never read" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538680 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc2_align.v(181) " "Verilog HDL assignment warning at adc2_align.v(181): truncated value with size 32 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538680 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 adc2_align.v(182) " "Verilog HDL assignment warning at adc2_align.v(182): truncated value with size 4 to match size of target (1)" {  } { { "adc2_align.v" "" { Text "F:/project_072_z/adc2_align.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538680 "|top_module|adc2_jesd_rcv:adc2|adc2_align:al2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_adc2\"" {  } { { "arria5_tst1.v" "spi_error_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538759 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538761 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538761 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538761 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538761 "|top_module|Block_read_spi_v2:spi_error_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_sysref_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_sysref_adc2\"" {  } { { "arria5_tst1.v" "spi_error_sysref_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538801 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538801 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538801 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538801 "|top_module|Block_read_spi_v2:spi_error_sysref_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_walign_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_walign_adc2\"" {  } { { "arria5_tst1.v" "spi_walign_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538838 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538840 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538840 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538840 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538840 "|top_module|Block_read_spi_v2:spi_walign_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg1_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg1_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg1_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538869 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538869 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538869 "|top_module|Block_read_spi:spi_custom_phy_reg1_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg4_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg4_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg4_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538896 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538899 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538899 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538899 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538899 "|top_module|Block_read_spi_v2:spi_custom_phy_reg4_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_custom_phy_reg5_adc2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_custom_phy_reg5_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg5_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538940 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538940 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538940 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538940 "|top_module|Block_read_spi_v2:spi_custom_phy_reg5_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg6_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg6_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg6_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538969 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538969 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538969 "|top_module|Block_read_spi:spi_custom_phy_reg6_adc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_reg7_adc2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_reg7_adc2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_reg7_adc2" { Text "F:/project_072_z/arria5_tst1.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462538984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462538987 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538987 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462538987 "|top_module|Block_read_spi:spi_custom_phy_reg7_adc2"}
{ "Warning" "WSGN_SEARCH_FILE" "dds_chirp.sv 1 1 " "Using design file dds_chirp.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dds_chirp " "Found entity 1: dds_chirp" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462539131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462539131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dds_chirp dds_chirp:dds1 " "Elaborating entity \"dds_chirp\" for hierarchy \"dds_chirp:dds1\"" {  } { { "arria5_tst1.v" "dds1" { Text "F:/project_072_z/arria5_tst1.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462539155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_REQ dds_chirp.sv(24) " "Verilog HDL or VHDL warning at dds_chirp.sv(24): object \"reg_REQ\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462539158 "|top_module|dds_chirp:dds1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_DDS_freq dds_chirp.sv(28) " "Verilog HDL or VHDL warning at dds_chirp.sv(28): object \"tmp_DDS_freq\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462539158 "|top_module|dds_chirp:dds1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_DDS_delta_freq dds_chirp.sv(29) " "Verilog HDL or VHDL warning at dds_chirp.sv(29): object \"tmp_DDS_delta_freq\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462539158 "|top_module|dds_chirp:dds1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_DDS_delta_rate dds_chirp.sv(30) " "Verilog HDL or VHDL warning at dds_chirp.sv(30): object \"tmp_DDS_delta_rate\" assigned a value but never read" {  } { { "dds_chirp.sv" "" { Text "F:/project_072_z/dds_chirp.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462539158 "|top_module|dds_chirp:dds1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_v1 dds_chirp:dds1\|DDS_48_v1:dds_0 " "Elaborating entity \"DDS_48_v1\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\"" {  } { { "dds_chirp.sv" "dds_0" { Text "F:/project_072_z/dds_chirp.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462539181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_48_v1_nco_ii_0 dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0 " "Elaborating entity \"DDS_48_v1_nco_ii_0\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\"" {  } { { "DDS_48_v1/synthesis/DDS_48_v1.v" "nco_ii_0" { Text "F:/project_072_z/DDS_48_v1/synthesis/DDS_48_v1.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462539192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux003" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462539246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462540370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462540372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462540372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462540372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462540372 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462540372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3qg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3qg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3qg " "Found entity 1: add_sub_3qg" {  } { { "db/add_sub_3qg.tdf" "" { Text "F:/project_072_z/db/add_sub_3qg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462540816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462540816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3qg dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_3qg:auto_generated " "Elaborating entity \"add_sub_3qg\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_3qg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462540839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux000" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462541250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462541379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462541381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462541381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462541381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462541381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462541381 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462541381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qmh " "Found entity 1: add_sub_qmh" {  } { { "db/add_sub_qmh.tdf" "" { Text "F:/project_072_z/db/add_sub_qmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462541820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462541820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qmh dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_qmh:auto_generated " "Elaborating entity \"add_sub_qmh\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_qmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462541844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux001" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462542256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux002" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462542350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0219" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462542444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_pxx dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004 " "Elaborating entity \"asj_nco_pxx\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux004" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462542539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "acc" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462542663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462542665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462542665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462542665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462542665 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462542665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_upg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_upg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_upg " "Found entity 1: add_sub_upg" {  } { { "db/add_sub_upg.tdf" "" { Text "F:/project_072_z/db/add_sub_upg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462543102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462543102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_upg dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_upg:auto_generated " "Elaborating entity \"add_sub_upg\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_upg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462543125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gal dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_gal:ux009 " "Elaborating entity \"asj_gal\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_gal:ux009\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux009" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462543536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0120" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462543632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462545115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462545117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DDS_48_v1_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"DDS_48_v1_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462545117 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462545117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8g1 " "Found entity 1: altsyncram_c8g1" {  } { { "db/altsyncram_c8g1.tdf" "" { Text "F:/project_072_z/db/altsyncram_c8g1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462545694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462545694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8g1 dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated " "Elaborating entity \"altsyncram_c8g1\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462545718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_eab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_eab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_eab " "Found entity 1: mux_eab" {  } { { "db/mux_eab.tdf" "" { Text "F:/project_072_z/db/mux_eab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462545894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462545894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_eab dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated\|mux_eab:mux2 " "Elaborating entity \"mux_eab\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_c8g1:auto_generated\|mux_eab:mux2\"" {  } { { "db/altsyncram_c8g1.tdf" "mux2" { Text "F:/project_072_z/db/altsyncram_c8g1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462545968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux0121" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462552906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462552997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462553000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DDS_48_v1_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"DDS_48_v1_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462553001 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462553001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78g1 " "Found entity 1: altsyncram_78g1" {  } { { "db/altsyncram_78g1.tdf" "" { Text "F:/project_072_z/db/altsyncram_78g1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462553570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462553570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78g1 dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_78g1:auto_generated " "Elaborating entity \"altsyncram_78g1\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_78g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462553593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux122" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462560710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" "ux710isdr" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/DDS_48_v1_nco_ii_0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462560851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462562489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462562491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462562491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462562491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462562491 ""}  } { { "DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" "" { Text "F:/project_072_z/DDS_48_v1/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462562491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_udi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_udi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_udi " "Found entity 1: cntr_udi" {  } { { "db/cntr_udi.tdf" "" { Text "F:/project_072_z/db/cntr_udi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462563094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462563094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_udi dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_udi:auto_generated " "Elaborating entity \"cntr_udi\" for hierarchy \"dds_chirp:dds1\|DDS_48_v1:dds_0\|DDS_48_v1_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_udi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_t1hz test_t1hz:inst_test_t1hz " "Elaborating entity \"test_t1hz\" for hierarchy \"test_t1hz:inst_test_t1hz\"" {  } { { "arria5_tst1.v" "inst_test_t1hz" { Text "F:/project_072_z/arria5_tst1.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_start master_start:sync1 " "Elaborating entity \"master_start\" for hierarchy \"master_start:sync1\"" {  } { { "arria5_tst1.v" "sync1" { Text "F:/project_072_z/arria5_tst1.v" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLAG_END_PROCESS_CMD master_start.sv(58) " "Verilog HDL or VHDL warning at master_start.sv(58): object \"FLAG_END_PROCESS_CMD\" assigned a value but never read" {  } { { "master_start.sv" "" { Text "F:/project_072_z/master_start.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462563674 "|top_module|master_start:sync1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_tst master_start.sv(70) " "Verilog HDL or VHDL warning at master_start.sv(70): object \"step_tst\" assigned a value but never read" {  } { { "master_start.sv" "" { Text "F:/project_072_z/master_start.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462563674 "|top_module|master_start:sync1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcm wcm:wcm1 " "Elaborating entity \"wcm\" for hierarchy \"wcm:wcm1\"" {  } { { "arria5_tst1.v" "wcm1" { Text "F:/project_072_z/arria5_tst1.v" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FLAG_WORK_PROCESS writer_com_mem.sv(67) " "Verilog HDL or VHDL warning at writer_com_mem.sv(67): object \"FLAG_WORK_PROCESS\" assigned a value but never read" {  } { { "writer_com_mem.sv" "" { Text "F:/project_072_z/writer_com_mem.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462563714 "|top_module|wcm:wcm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 writer_com_mem.sv(229) " "Verilog HDL assignment warning at writer_com_mem.sv(229): truncated value with size 32 to match size of target (16)" {  } { { "writer_com_mem.sv" "" { Text "F:/project_072_z/writer_com_mem.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462563715 "|top_module|wcm:wcm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 wcm:wcm1\|mem1:registre_MEM_inst " "Elaborating entity \"mem1\" for hierarchy \"wcm:wcm1\|mem1:registre_MEM_inst\"" {  } { { "writer_com_mem.sv" "registre_MEM_inst" { Text "F:/project_072_z/writer_com_mem.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.v" "altsyncram_component" { Text "F:/project_072_z/mem1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\"" {  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462563852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 338 " "Parameter \"width_a\" = \"338\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 338 " "Parameter \"width_b\" = \"338\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462563852 ""}  } { { "mem1.v" "" { Text "F:/project_072_z/mem1.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462563852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oi02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oi02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oi02 " "Found entity 1: altsyncram_oi02" {  } { { "db/altsyncram_oi02.tdf" "" { Text "F:/project_072_z/db/altsyncram_oi02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462564489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462564489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oi02 wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\|altsyncram_oi02:auto_generated " "Elaborating entity \"altsyncram_oi02\" for hierarchy \"wcm:wcm1\|mem1:registre_MEM_inst\|altsyncram:altsyncram_component\|altsyncram_oi02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462564525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMA_SPI DMA_SPI:spi1 " "Elaborating entity \"DMA_SPI\" for hierarchy \"DMA_SPI:spi1\"" {  } { { "arria5_tst1.v" "spi1" { Text "F:/project_072_z/arria5_tst1.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA_SPI.sv(78) " "Verilog HDL assignment warning at DMA_SPI.sv(78): truncated value with size 32 to match size of target (8)" {  } { { "DMA_SPI.sv" "" { Text "F:/project_072_z/DMA_SPI.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565021 "|top_module|DMA_SPI:spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_to_uart send_to_uart:tst_u1 " "Elaborating entity \"send_to_uart\" for hierarchy \"send_to_uart:tst_u1\"" {  } { { "arria5_tst1.v" "tst_u1" { Text "F:/project_072_z/arria5_tst1.v" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:tx1 " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:tx1\"" {  } { { "arria5_tst1.v" "tx1" { Text "F:/project_072_z/arria5_tst1.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:tx1\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:tx1\|BaudTickGen:tickgen\"" {  } { { "uart.v" "tickgen" { Text "F:/project_072_z/uart.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_test1_sync " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_test1_sync\"" {  } { { "arria5_tst1.v" "spi_test1_sync" { Text "F:/project_072_z/arria5_tst1.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565090 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565090 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565090 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565090 "|top_module|Block_read_spi_v2:spi_test1_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_test2_sync " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_test2_sync\"" {  } { { "arria5_tst1.v" "spi_test2_sync" { Text "F:/project_072_z/arria5_tst1.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565130 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565130 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565130 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565131 "|top_module|Block_read_spi_v2:spi_test2_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac1 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac1\"" {  } { { "arria5_tst1.v" "spi_error_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565198 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565200 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565200 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565200 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565200 "|top_module|Block_read_spi_v2:spi_error_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac2\"" {  } { { "arria5_tst1.v" "spi_error_dac2" { Text "F:/project_072_z/arria5_tst1.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565238 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565240 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565240 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565240 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565240 "|top_module|Block_read_spi_v2:spi_error_dac2"}
{ "Warning" "WSGN_SEARCH_FILE" "jesd204_scrambler.v 1 1 " "Using design file jesd204_scrambler.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jesd204_scrambler " "Found entity 1: jesd204_scrambler" {  } { { "jesd204_scrambler.v" "" { Text "F:/project_072_z/jesd204_scrambler.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462565346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462565346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jesd204_scrambler jesd204_scrambler:i_scrambler1 " "Elaborating entity \"jesd204_scrambler\" for hierarchy \"jesd204_scrambler:i_scrambler1\"" {  } { { "arria5_tst1.v" "i_scrambler1" { Text "F:/project_072_z/arria5_tst1.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_align_ila sync_align_ila:sa_ila " "Elaborating entity \"sync_align_ila\" for hierarchy \"sync_align_ila:sa_ila\"" {  } { { "arria5_tst1.v" "sa_ila" { Text "F:/project_072_z/arria5_tst1.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lmfc sync_align_ila.v(54) " "Verilog HDL or VHDL warning at sync_align_ila.v(54): object \"flag_lmfc\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_lmfc_pred sync_align_ila.v(55) " "Verilog HDL or VHDL warning at sync_align_ila.v(55): object \"flag_lmfc_pred\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_SYNC_N sync_align_ila.v(57) " "Verilog HDL or VHDL warning at sync_align_ila.v(57): object \"flag_SYNC_N\" assigned a value but never read" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(126) " "Verilog HDL assignment warning at sync_align_ila.v(126): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(148) " "Verilog HDL assignment warning at sync_align_ila.v(148): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(170) " "Verilog HDL assignment warning at sync_align_ila.v(170): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(193) " "Verilog HDL assignment warning at sync_align_ila.v(193): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_align_ila.v(269) " "Verilog HDL assignment warning at sync_align_ila.v(269): truncated value with size 32 to match size of target (8)" {  } { { "sync_align_ila.v" "" { Text "F:/project_072_z/sync_align_ila.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462565434 "|top_module|sync_align_ila:sa_ila"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_phy_dac custom_phy_dac:dac1 " "Elaborating entity \"custom_phy_dac\" for hierarchy \"custom_phy_dac:dac1\"" {  } { { "arria5_tst1.v" "dac1" { Text "F:/project_072_z/arria5_tst1.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_custom custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst " "Elaborating entity \"altera_xcvr_custom\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\"" {  } { { "custom_phy_dac.v" "custom_phy_dac_inst" { Text "F:/project_072_z/custom_phy_dac.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_nr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5 " "Elaborating entity \"av_xcvr_custom_nr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\"" {  } { { "custom_phy_dac/altera_xcvr_custom.sv" "A5" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_custom.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_custom_native custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core " "Elaborating entity \"av_xcvr_custom_native\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_plls custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls " "Elaborating entity \"av_xcvr_plls\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_reconfig_bundle_to_xcvr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"av_reconfig_bundle_to_xcvr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_reconfig_bundle_to_xcvr:pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst\"" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "pll\[0\].avmm.av_reconfig_bundle_to_xcvr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_dac/av_xcvr_plls.sv" "pll\[0\].avmm.av_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_plls.sv" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_plls:gen.av_xcvr_native_insts\[0\].gen_tx_plls.gen_tx_plls.tx_plls\|av_xcvr_avmm_csr:pll\[0\].avmm.av_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst\"" {  } { { "custom_phy_dac/av_xcvr_avmm_csr.sv" "gen_status_reg_pll.alt_xcvr_resync_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm_csr.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462565901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_native custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst " "Elaborating entity \"av_xcvr_native\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pma custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma " "Elaborating entity \"av_pma\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_pma" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma " "Elaborating entity \"av_tx_pma\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\"" {  } { { "custom_phy_dac/av_pma.sv" "av_tx_pma" { Text "F:/project_072_z/custom_phy_dac/av_pma.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_tx_pma_ch custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst " "Elaborating entity \"av_tx_pma_ch\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pma:inst_av_pma\|av_tx_pma:av_tx_pma\|av_tx_pma_ch:tx_pma_insts\[0\].av_tx_pma_ch_inst\"" {  } { { "custom_phy_dac/av_tx_pma.sv" "tx_pma_insts\[0\].av_tx_pma_ch_inst" { Text "F:/project_072_z/custom_phy_dac/av_tx_pma.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs " "Elaborating entity \"av_pcs\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_pcs" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_pcs_ch custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch " "Elaborating entity \"av_pcs_ch\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\"" {  } { { "custom_phy_dac/av_pcs.sv" "ch\[0\].inst_av_pcs_ch" { Text "F:/project_072_z/custom_phy_dac/av_pcs.sv" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pcs_pma_interface_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface " "Elaborating entity \"av_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_tx_pcs_pma_interface" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_8g_tx_pcs_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs " "Elaborating entity \"av_hssi_8g_tx_pcs_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_8g_tx_pcs" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_hssi_tx_pld_pcs_interface_rbc custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface " "Elaborating entity \"av_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_pcs:inst_av_pcs\|av_pcs_ch:ch\[0\].inst_av_pcs_ch\|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface\"" {  } { { "custom_phy_dac/av_pcs_ch.sv" "inst_av_hssi_tx_pld_pcs_interface" { Text "F:/project_072_z/custom_phy_dac/av_pcs_ch.sv" 2495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm " "Elaborating entity \"av_xcvr_avmm\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\"" {  } { { "custom_phy_dac/av_xcvr_native.sv" "inst_av_xcvr_avmm" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_native.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_avmm_csr custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"av_xcvr_avmm_csr\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_native:gen.av_xcvr_native_insts\[0\].gen_bonded_group.av_xcvr_native_inst\|av_xcvr_avmm:inst_av_xcvr_avmm\|av_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "custom_phy_dac/av_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_avmm.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462566977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_merger custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst " "Elaborating entity \"sv_reconfig_bundle_merger\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|sv_reconfig_bundle_merger:av_reconfig_bundle_merger_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "av_reconfig_bundle_merger_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "av_xcvr_data_adapter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst " "Elaborating entity \"av_xcvr_data_adapter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|av_xcvr_data_adapter:av_xcvr_data_adapter_inst\"" {  } { { "custom_phy_dac/av_xcvr_custom_native.sv" "av_xcvr_data_adapter_inst" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_native.sv" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_common custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr " "Elaborating entity \"alt_xcvr_csr_common\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_common:csr\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "csr" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait " "Elaborating entity \"altera_wait_generate\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "top_wait" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_wait_generate:top_wait\|alt_xcvr_resync:rst_sync\"" {  } { { "custom_phy_dac/altera_wait_generate.v" "rst_sync" { Text "F:/project_072_z/custom_phy_dac/altera_wait_generate.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_csr_pcs8g custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs " "Elaborating entity \"alt_xcvr_csr_pcs8g\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "csr_pcs" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "wmux_tx_invpolarity" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_invpolarity\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_write_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect " "Elaborating entity \"csr_indexed_write_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "wmux_tx_bitslipboundaryselect" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_write_mux:wmux_tx_bitslipboundaryselect\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462568732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_patterndetect" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462569331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow " "Elaborating entity \"csr_mux\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_patterndetect\|csr_mux:o_narrow\"" {  } { { "custom_phy_dac/alt_xcvr_csr_selector.sv" "o_narrow" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_selector.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462569382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_phase_comp_fifo_error\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_phase_comp_fifo_error" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462569816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_indexed_read_only_reg custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout " "Elaborating entity \"csr_indexed_read_only_reg\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|alt_xcvr_csr_pcs8g:csr_pcs\|csr_indexed_read_only_reg:mux_rx_bitslipboundaryselectout\"" {  } { { "custom_phy_dac/alt_xcvr_csr_pcs8g.sv" "mux_rx_bitslipboundaryselectout" { Text "F:/project_072_z/custom_phy_dac/alt_xcvr_csr_pcs8g.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462569936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_xcvr_reset_control custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller " "Elaborating entity \"altera_xcvr_reset_control\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\"" {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "gen_embedded_reset.reset_controller" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_pll.counter_pll_powerdown" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_resync:g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.resync_tx_cal_busy" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_digitalreset" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reset_counter custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready " "Elaborating entity \"alt_xcvr_reset_counter\" for hierarchy \"custom_phy_dac:dac1\|altera_xcvr_custom:custom_phy_dac_inst\|av_xcvr_custom_nr:A5\|altera_xcvr_reset_control:gen_embedded_reset.reset_controller\|alt_xcvr_reset_counter:g_tx.g_tx\[0\].g_tx.counter_tx_ready\"" {  } { { "custom_phy_dac/altera_xcvr_reset_control.sv" "g_tx.g_tx\[0\].g_tx.counter_tx_ready" { Text "F:/project_072_z/custom_phy_dac/altera_xcvr_reset_control.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_dac1 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_dac1\"" {  } { { "arria5_tst1.v" "spi_custom_phy_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462570826 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570826 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570826 "|top_module|Block_read_spi:spi_custom_phy_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_custom_phy_dac1 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_custom_phy_dac1\"" {  } { { "arria5_tst1.v" "spi_wr_custom_phy_dac1" { Text "F:/project_072_z/arria5_tst1.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462570857 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570857 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570857 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac1_D2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac1_D2\"" {  } { { "arria5_tst1.v" "spi_error_dac1_D2" { Text "F:/project_072_z/arria5_tst1.v" 2344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570926 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462570928 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570928 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570928 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570928 "|top_module|Block_read_spi_v2:spi_error_dac1_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi_v2 Block_read_spi_v2:spi_error_dac2_D2 " "Elaborating entity \"Block_read_spi_v2\" for hierarchy \"Block_read_spi_v2:spi_error_dac2_D2\"" {  } { { "arria5_tst1.v" "spi_error_dac2_D2" { Text "F:/project_072_z/arria5_tst1.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462570968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port block_read_spi_v2.v(27) " "Verilog HDL or VHDL warning at block_read_spi_v2.v(27): object \"data_port\" assigned a value but never read" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462570970 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(58) " "Verilog HDL assignment warning at block_read_spi_v2.v(58): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570970 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_read_spi_v2.v(75) " "Verilog HDL assignment warning at block_read_spi_v2.v(75): truncated value with size 32 to match size of target (8)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570970 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 block_read_spi_v2.v(84) " "Verilog HDL assignment warning at block_read_spi_v2.v(84): truncated value with size 4 to match size of target (1)" {  } { { "block_read_spi_v2.v" "" { Text "F:/project_072_z/block_read_spi_v2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462570970 "|top_module|Block_read_spi_v2:spi_error_dac2_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_custom_phy_dac2_D2 " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_custom_phy_dac2_D2\"" {  } { { "arria5_tst1.v" "spi_custom_phy_dac2_D2" { Text "F:/project_072_z/arria5_tst1.v" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462574769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462574771 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574771 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574771 "|top_module|Block_read_spi:spi_custom_phy_dac2_D2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi Block_write_spi:spi_wr_custom_phy_dac1_D2 " "Elaborating entity \"Block_write_spi\" for hierarchy \"Block_write_spi:spi_wr_custom_phy_dac1_D2\"" {  } { { "arria5_tst1.v" "spi_wr_custom_phy_dac1_D2" { Text "F:/project_072_z/arria5_tst1.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462574800 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_wr block_write_spi.v(54) " "Verilog HDL or VHDL warning at block_write_spi.v(54): object \"flag_wr\" assigned a value but never read" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462574802 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(73) " "Verilog HDL assignment warning at block_write_spi.v(73): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574802 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 block_write_spi.v(91) " "Verilog HDL assignment warning at block_write_spi.v(91): truncated value with size 32 to match size of target (8)" {  } { { "block_write_spi.v" "" { Text "F:/project_072_z/block_write_spi.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574802 "|top_module|Block_write_spi:spi_wr_custom_phy_dac1_D2"}
{ "Warning" "WSGN_SEARCH_FILE" "test_gen.v 1 1 " "Using design file test_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test_gen " "Found entity 1: test_gen" {  } { { "test_gen.v" "" { Text "F:/project_072_z/test_gen.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462574913 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1589462574913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_gen test_gen:tst1 " "Elaborating entity \"test_gen\" for hierarchy \"test_gen:tst1\"" {  } { { "arria5_tst1.v" "tst1" { Text "F:/project_072_z/arria5_tst1.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462574941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 test_gen.v(50) " "Verilog HDL assignment warning at test_gen.v(50): truncated value with size 32 to match size of target (8)" {  } { { "test_gen.v" "" { Text "F:/project_072_z/test_gen.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574943 "|top_module|test_gen:tst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cntr sdram_cntr:SDRAM_CNTR0 " "Elaborating entity \"sdram_cntr\" for hierarchy \"sdram_cntr:SDRAM_CNTR0\"" {  } { { "arria5_tst1.v" "SDRAM_CNTR0" { Text "F:/project_072_z/arria5_tst1.v" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462574985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(281) " "Verilog HDL assignment warning at sdram_cntr.v(281): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574990 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(298) " "Verilog HDL assignment warning at sdram_cntr.v(298): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574990 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sdram_cntr.v(319) " "Verilog HDL assignment warning at sdram_cntr.v(319): truncated value with size 32 to match size of target (13)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574990 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_cntr.v(375) " "Verilog HDL assignment warning at sdram_cntr.v(375): truncated value with size 32 to match size of target (16)" {  } { { "sdram_cntr.v" "" { Text "F:/project_072_z/sdram_cntr.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462574990 "|top_module|sdram_cntr:SDRAM_CNTR0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mk_upr sdram_mk_upr:u1 " "Elaborating entity \"sdram_mk_upr\" for hierarchy \"sdram_mk_upr:u1\"" {  } { { "arria5_tst1.v" "u1" { Text "F:/project_072_z/arria5_tst1.v" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462575002 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adr_reg sdram_mk_upr.v(73) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(73): object \"adr_reg\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575006 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sch sdram_mk_upr.v(77) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(77): object \"sch\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575006 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N_BURST_r sdram_mk_upr.v(79) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(79): object \"N_BURST_r\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575006 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag sdram_mk_upr.v(80) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(80): object \"flag\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_new_data sdram_mk_upr.v(81) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(81): object \"flag_new_data\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_dqm sdram_mk_upr.v(82) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(82): object \"reg_dqm\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_en sdram_mk_upr.v(86) " "Verilog HDL or VHDL warning at sdram_mk_upr.v(86): object \"data_en\" assigned a value but never read" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 sdram_mk_upr.v(73) " "Verilog HDL assignment warning at sdram_mk_upr.v(73): truncated value with size 32 to match size of target (25)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sdram_mk_upr.v(91) " "Verilog HDL assignment warning at sdram_mk_upr.v(91): truncated value with size 11 to match size of target (10)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(129) " "Verilog HDL assignment warning at sdram_mk_upr.v(129): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(130) " "Verilog HDL assignment warning at sdram_mk_upr.v(130): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 sdram_mk_upr.v(144) " "Verilog HDL assignment warning at sdram_mk_upr.v(144): truncated value with size 11 to match size of target (10)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sdram_mk_upr.v(154) " "Verilog HDL assignment warning at sdram_mk_upr.v(154): truncated value with size 32 to match size of target (24)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(182) " "Verilog HDL assignment warning at sdram_mk_upr.v(182): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sdram_mk_upr.v(183) " "Verilog HDL assignment warning at sdram_mk_upr.v(183): truncated value with size 32 to match size of target (11)" {  } { { "sdram_mk_upr.v" "" { Text "F:/project_072_z/sdram_mk_upr.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462575007 "|top_module|sdram_mk_upr:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_for_sdram_v1 mem_for_sdram_v1:m_rd " "Elaborating entity \"mem_for_sdram_v1\" for hierarchy \"mem_for_sdram_v1:m_rd\"" {  } { { "arria5_tst1.v" "m_rd" { Text "F:/project_072_z/arria5_tst1.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462575027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\"" {  } { { "mem_for_sdram_v1.v" "altsyncram_component" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462575121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\"" {  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462575125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462575126 ""}  } { { "mem_for_sdram_v1.v" "" { Text "F:/project_072_z/mem_for_sdram_v1.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462575126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9lt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9lt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9lt1 " "Found entity 1: altsyncram_9lt1" {  } { { "db/altsyncram_9lt1.tdf" "" { Text "F:/project_072_z/db/altsyncram_9lt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462575688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462575688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9lt1 mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\|altsyncram_9lt1:auto_generated " "Elaborating entity \"altsyncram_9lt1\" for hierarchy \"mem_for_sdram_v1:m_rd\|altsyncram:altsyncram_component\|altsyncram_9lt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462575713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac Block_write_spi_mac:spi_test_sdram_wr " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"Block_write_spi_mac:spi_test_sdram_wr\"" {  } { { "arria5_tst1.v" "spi_test_sdram_wr" { Text "F:/project_072_z/arria5_tst1.v" 2753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462576784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576786 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576786 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576786 "|top_module|Block_write_spi_mac:spi_test_sdram_wr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_read_spi Block_read_spi:spi_read_data_MEM " "Elaborating entity \"Block_read_spi\" for hierarchy \"Block_read_spi:spi_read_data_MEM\"" {  } { { "arria5_tst1.v" "spi_read_data_MEM" { Text "F:/project_072_z/arria5_tst1.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462576809 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_port Block_read_spi.v(26) " "Verilog HDL or VHDL warning at Block_read_spi.v(26): object \"data_port\" assigned a value but never read" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589462576811 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(57) " "Verilog HDL assignment warning at Block_read_spi.v(57): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576812 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_read_spi.v(74) " "Verilog HDL assignment warning at Block_read_spi.v(74): truncated value with size 32 to match size of target (8)" {  } { { "Block_read_spi.v" "" { Text "F:/project_072_z/Block_read_spi.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576812 "|top_module|Block_read_spi:spi_read_data_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block_write_spi_mac Block_write_spi_mac:spi_adr_read_MEM " "Elaborating entity \"Block_write_spi_mac\" for hierarchy \"Block_write_spi_mac:spi_adr_read_MEM\"" {  } { { "arria5_tst1.v" "spi_adr_read_MEM" { Text "F:/project_072_z/arria5_tst1.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462576833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(77) " "Verilog HDL assignment warning at Block_write_spi_mac.v(77): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576836 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Block_write_spi_mac.v(95) " "Verilog HDL assignment warning at Block_write_spi_mac.v(95): truncated value with size 32 to match size of target (8)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576836 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Block_write_spi_mac.v(112) " "Verilog HDL assignment warning at Block_write_spi_mac.v(112): truncated value with size 2 to match size of target (1)" {  } { { "Block_write_spi_mac.v" "" { Text "F:/project_072_z/Block_write_spi_mac.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589462576836 "|top_module|Block_write_spi_mac:spi_adr_read_MEM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 2 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589462580330 "|top_module|custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 2 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_dac/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_dac/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589462580602 "|top_module|custom_phy_dac:dac1|altera_xcvr_custom:custom_phy_dac_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 4 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589462581321 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581324 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581324 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581324 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581334 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581334 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581334 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581343 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581353 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581353 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581359 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581359 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581359 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581366 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581369 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581369 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581373 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581373 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581376 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581376 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581380 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581383 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581383 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581387 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581387 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581390 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581390 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581393 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581393 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462581406 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462581406 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "tx_analogreset transceiver_core 4 1 " "Port \"tx_analogreset\" on the entity instantiation of \"transceiver_core\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "custom_phy_4line/av_xcvr_custom_nr.sv" "transceiver_core" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_nr.sv" 332 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589462581998 "|top_module|custom_phy_4line:adc1_phy|altera_xcvr_custom:custom_phy_4line_inst|av_xcvr_custom_nr:A5|av_xcvr_custom_native:transceiver_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc1_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582020 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582020 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582027 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582027 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582031 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582031 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582035 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582035 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582040 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582040 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582044 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582044 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582048 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582048 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582052 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582057 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582057 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582061 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582061 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582066 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582066 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582070 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582070 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582074 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582079 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582079 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582083 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582083 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582088 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582088 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582092 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582092 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582096 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582096 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582101 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582101 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582105 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582105 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582109 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582109 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582114 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582114 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582118 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582118 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582123 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582123 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582127 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582127 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582131 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582131 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582135 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582135 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582140 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582140 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582144 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582144 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582148 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582148 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582153 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582153 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582158 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582158 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582162 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582162 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582168 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582168 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582173 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582173 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582177 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582177 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582181 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582181 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582185 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582185 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582190 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582190 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582194 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582194 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582198 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582198 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582202 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582202 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582206 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582206 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582211 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582211 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582216 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582216 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582221 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582221 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582226 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582226 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582231 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582231 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582235 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582235 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "locked_120 " "Net \"locked_120\" is missing source, defaulting to GND" {  } { { "arria5_tst1.v" "locked_120" { Text "F:/project_072_z/arria5_tst1.v" 1687 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|cpulse_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "cpulse_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 371 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|hclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "hclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 372 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|lfclk_master\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "lfclk_master" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 373 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[2\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[2\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[1\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[1\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\] " "Net \"custom_phy_4line:adc2_phy\|altera_xcvr_custom:custom_phy_4line_inst\|av_xcvr_custom_nr:A5\|av_xcvr_custom_native:transceiver_core\|pclk_master\[0\]\" is missing source, defaulting to GND" {  } { { "custom_phy_4line/av_xcvr_custom_native.sv" "pclk_master\[0\]" { Text "F:/project_072_z/custom_phy_4line/av_xcvr_custom_native.sv" 374 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1589462582240 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1589462582240 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_96_48:pll_96_dac2\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_96_48:pll_96_dac2\|pll_96_48_0002:pll_96_48_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_96_48/pll_96_48_0002.v" "" { Text "F:/project_072_z/pll_96_48/pll_96_48_0002.v" 88 0 0 } } { "pll_96_48.v" "" { Text "F:/project_072_z/pll_96_48.v" 22 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 440 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462584743 "|top_module|pll_96_48:pll_96_dac2|pll_96_48_0002:pll_96_48_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 420 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462584743 "|top_module|pll_240_120_0002:pll240_120_ADC2|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"pll_0002:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll/pll_0002.v" "" { Text "F:/project_072_z/pll/pll_0002.v" 91 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 399 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462584743 "|top_module|pll_0002:pll_1|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1589462584743 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1589462584743 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_125_0002:pll_125_eth1\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_125_0002:pll_125_eth1\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462584765 "|top_module|pll_125_0002:pll_125_eth1|altera_pll:altera_pll_i|general[0].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_125_0002:pll_125_eth0\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_125/pll_125_0002.v" "" { Text "F:/project_072_z/pll_125/pll_125_0002.v" 85 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 449 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462584765 "|top_module|pll_125_0002:pll_125_eth0|altera_pll:altera_pll_i|general[0].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_240_120_0002:pll240_120_ADC2\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "pll_240_120/pll_240_120_0002.v" "" { Text "F:/project_072_z/pll_240_120/pll_240_120_0002.v" 88 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 420 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462584765 "|top_module|pll_240_120_0002:pll240_120_ADC2|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1589462584765 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1589462584765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589462589307 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462592268 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462592268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462592285 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462592285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462592285 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462592285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462592285 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462592285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462592285 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462592285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462592287 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462592287 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462592287 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462592287 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462592287 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462592287 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462592287 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462592287 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462592289 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462592289 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462592289 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462592289 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462592289 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462592289 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462592289 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462592289 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462592313 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462592313 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462592313 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462592313 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462592313 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462592313 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462592313 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462592313 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593640 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593640 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593640 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593641 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593641 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593641 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593641 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593642 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593643 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593643 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593643 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593644 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593645 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593645 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593645 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593645 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593646 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593646 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593646 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593646 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593648 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593648 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593649 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593649 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593649 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593649 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593649 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593650 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593650 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593650 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593652 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593652 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593652 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593652 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593653 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593653 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593653 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593655 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593655 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593655 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593655 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593655 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593657 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593657 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593657 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593657 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593658 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593659 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593659 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593659 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593660 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593660 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593660 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593660 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593662 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593663 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593663 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593663 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593664 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593664 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593664 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593666 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593666 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593666 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593666 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593668 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593670 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593671 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593673 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593677 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593677 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593677 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593675 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593677 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593677 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1589462593677 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1589462593677 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593678 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593678 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593678 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593679 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593680 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593680 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593680 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593680 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593680 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593682 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593682 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593682 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593683 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593683 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593683 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593683 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593683 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593685 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593686 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593686 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593686 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593686 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593687 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593687 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593687 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593687 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593689 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593689 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593689 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593690 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593690 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593690 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593692 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593692 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593692 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593692 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593694 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593694 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593694 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593694 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593694 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593695 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593696 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593696 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593696 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593696 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593699 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593699 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593697 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593697 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593697 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593697 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593699 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593700 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593700 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593700 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593700 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593700 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593700 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593700 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593700 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593701 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593701 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593701 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593701 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593703 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593702 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593702 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593702 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593703 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593703 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593703 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593703 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593703 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593704 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593704 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593705 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593705 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593705 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593705 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593705 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593706 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593705 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593705 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593705 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593705 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593707 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593707 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593707 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593707 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593707 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593707 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593708 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593708 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593708 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593708 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593710 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593709 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593709 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593709 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593709 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593710 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593710 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593710 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593710 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593712 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593711 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593711 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593712 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593712 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593712 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593712 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593712 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593714 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1589462593714 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1589462593714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593716 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593716 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593716 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593716 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593716 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593719 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593719 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593719 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593717 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593718 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593718 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593718 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593719 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593719 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593719 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593721 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593722 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593722 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593722 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593723 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593723 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593723 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593725 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593725 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593725 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593725 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593727 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593727 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593727 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593728 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593729 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593729 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593729 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593729 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593730 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593730 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593730 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593730 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593732 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593732 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593732 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593732 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593732 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593734 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593734 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593734 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593734 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593734 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593736 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593736 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1589462593736 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1589462593736 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593719 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593720 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593720 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593720 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593721 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593746 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593746 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593747 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593748 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593748 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593748 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593748 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593749 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593749 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593749 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593749 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593751 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593751 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593752 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593752 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593752 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593752 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593753 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593753 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593753 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593753 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593755 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593755 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593756 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593756 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593756 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593758 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593758 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593758 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593758 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593758 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593760 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593760 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593760 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593760 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593761 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593762 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593762 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593762 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593763 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593763 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593763 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593765 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593766 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593766 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593766 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593766 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593767 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593767 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593767 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593767 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593769 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593771 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593772 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593773 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593773 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593773 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593774 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593774 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593774 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593776 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593776 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593776 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593776 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593778 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593778 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593778 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593778 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593778 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593780 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1589462593780 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1589462593780 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593878 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593878 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593878 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593878 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593879 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593880 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593880 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593880 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593881 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593882 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593882 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593882 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593882 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593882 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593883 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593884 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593884 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593884 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593884 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593885 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593885 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593885 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593885 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593885 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593887 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593887 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593888 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593888 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593888 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593888 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593892 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593889 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593889 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593889 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593889 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593891 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593891 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593891 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593893 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593893 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593893 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593892 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593892 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593892 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593895 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593895 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593895 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593895 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593894 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593894 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593894 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593896 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593896 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593896 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593896 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593897 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593897 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593897 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593898 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593898 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593898 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593898 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593900 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593899 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593899 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593899 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593901 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593901 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593901 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593902 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593902 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593902 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593903 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593903 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593903 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593904 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593904 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593904 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593905 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593905 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593905 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593905 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593907 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593908 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593907 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593907 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593907 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593909 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593909 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593909 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593909 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593911 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593911 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593912 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593910 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593910 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593912 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593912 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593912 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593912 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593912 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593912 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593914 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593914 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593914 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593914 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593914 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593915 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593915 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593915 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593915 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1589462593916 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1589462593916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593916 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593916 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593916 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593918 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593918 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593918 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593920 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593920 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593920 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593921 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593922 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593922 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593923 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593923 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593923 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593923 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593923 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593925 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593925 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593925 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593925 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593925 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593927 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593927 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593927 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593927 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593927 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593929 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593929 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1589462593929 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1589462593929 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al2\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc2_jesd_rcv:adc2\|adc2_align:al1\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc1_jesd_rcv:adc1\|adc1_align:al1\|elastic_buffer:elastic0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset008\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset008\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset_u1_1\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset_u1_1\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rst:reset002\|a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rst:reset002\|a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 28 " "Parameter TAP_DISTANCE set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462594817 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589462594817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset_u1_1\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset_u1_1\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462595770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset_u1_1\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset_u1_1\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462595770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462595770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462595770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462595770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462595770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3ou " "Found entity 1: shift_taps_3ou" {  } { { "db/shift_taps_3ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_3ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462596134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462596134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l91 " "Found entity 1: altsyncram_1l91" {  } { { "db/altsyncram_1l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_1l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462596278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462596278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kcf " "Found entity 1: cntr_kcf" {  } { { "db/cntr_kcf.tdf" "" { Text "F:/project_072_z/db/cntr_kcf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462596474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462596474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f2c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f2c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f2c " "Found entity 1: cmpr_f2c" {  } { { "db/cmpr_f2c.tdf" "" { Text "F:/project_072_z/db/cmpr_f2c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462596663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462596663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462596862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"adc1_jesd_rcv:adc1\|adc1_align:al2\|elastic_buffer:elastic1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462596862 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462596862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0pp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0pp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0pp1 " "Found entity 1: altsyncram_0pp1" {  } { { "db/altsyncram_0pp1.tdf" "" { Text "F:/project_072_z/db/altsyncram_0pp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462597411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462597411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset008\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset008\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462601545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset008\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset008\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462601546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462601546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462601546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462601546 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462601546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6ou " "Found entity 1: shift_taps_6ou" {  } { { "db/shift_taps_6ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_6ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462601898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462601898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8l91 " "Found entity 1: altsyncram_8l91" {  } { { "db/altsyncram_8l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_8l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462602043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462602043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rst:reset002\|altshift_taps:a_rtl_0 " "Elaborated megafunction instantiation \"rst:reset002\|altshift_taps:a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462602480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rst:reset002\|altshift_taps:a_rtl_0 " "Instantiated megafunction \"rst:reset002\|altshift_taps:a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462602480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 28 " "Parameter \"TAP_DISTANCE\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462602480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462602480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589462602480 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589462602480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2ou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2ou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2ou " "Found entity 1: shift_taps_2ou" {  } { { "db/shift_taps_2ou.tdf" "" { Text "F:/project_072_z/db/shift_taps_2ou.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462602826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462602826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0l91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0l91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0l91 " "Found entity 1: altsyncram_0l91" {  } { { "db/altsyncram_0l91.tdf" "" { Text "F:/project_072_z/db/altsyncram_0l91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589462602969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462602969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589462603764 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi1:bufi1_inst2\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\|wire_ibufa_o\[0\] " "WYSIWYG I/O primitive \"bufi1:bufi1_inst2\|bufi1_iobuf_in_1qh:bufi1_iobuf_in_1qh_component\|wire_ibufa_o\[0\]\" converted to equivalent logic" {  } { { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 69 -1 0 } } { "bufi1.v" "" { Text "F:/project_072_z/bufi1.v" 95 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1872 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1589462604696 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[4\] " "WYSIWYG I/O primitive \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[4\]\" converted to equivalent logic" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 141 -1 0 } } { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 169 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1181 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1589462604696 ""} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[3\] " "WYSIWYG I/O primitive \"bufi5:bufi5_inst\|bufi5_iobuf_in_5qh:bufi5_iobuf_in_5qh_component\|wire_ibufa_o\[3\]\" converted to equivalent logic" {  } { { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 123 -1 0 } } { "bufi5.v" "" { Text "F:/project_072_z/bufi5.v" 169 0 0 } } { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 1181 0 0 } }  } 0 17013 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1589462604696 ""}  } {  } 0 17012 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1589462604696 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462606839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462606839 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462606839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462606839 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462606839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462606839 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1589462606839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1589462606839 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1589462606861 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1589462606861 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462606871 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462606871 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462606871 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462606871 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462606871 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462606871 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1589462606871 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1589462606871 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462606876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462606876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462606876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462606876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462606876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462606876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1589462606876 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1589462606876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462606877 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462606877 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462606877 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462606877 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462606877 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462606877 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1589462606877 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1589462606877 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDATA1_I2C " "bidirectional pin \"SDATA1_I2C\" has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 283 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 5 1589462608007 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SDATA2_I2C " "bidirectional pin \"SDATA2_I2C\" has no driver" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 291 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 5 1589462608007 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 5 1589462608007 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SCKE VCC " "Pin \"SCKE\" is stuck at VCC" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 324 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|SCKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABE1 GND " "Pin \"ABE1\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|ABE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK1 GND " "Pin \"WDATA_MK1\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|WDATA_MK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK2 GND " "Pin \"WDATA_MK2\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|WDATA_MK2"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK4 GND " "Pin \"WDATA_MK4\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|WDATA_MK4"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK5 GND " "Pin \"WDATA_MK5\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|WDATA_MK5"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK6 GND " "Pin \"WDATA_MK6\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|WDATA_MK6"} { "Warning" "WMLS_MLS_STUCK_PIN" "WDATA_MK7 GND " "Pin \"WDATA_MK7\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|WDATA_MK7"} { "Warning" "WMLS_MLS_STUCK_PIN" "OK_BUS GND " "Pin \"OK_BUS\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|OK_BUS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI4_MISO_MK GND " "Pin \"SPI4_MISO_MK\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|SPI4_MISO_MK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK1_I2C GND " "Pin \"SCLK1_I2C\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|SCLK1_I2C"} { "Warning" "WMLS_MLS_STUCK_PIN" "RATE1_SELECTION GND " "Pin \"RATE1_SELECTION\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|RATE1_SELECTION"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFP1_TX_DISABLE GND " "Pin \"SFP1_TX_DISABLE\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|SFP1_TX_DISABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK2_I2C GND " "Pin \"SCLK2_I2C\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|SCLK2_I2C"} { "Warning" "WMLS_MLS_STUCK_PIN" "RATE2_SELECTION GND " "Pin \"RATE2_SELECTION\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 296 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|RATE2_SELECTION"} { "Warning" "WMLS_MLS_STUCK_PIN" "SFP2_TX_DISABLE GND " "Pin \"SFP2_TX_DISABLE\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|SFP2_TX_DISABLE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ABE0 GND " "Pin \"ABE0\" is stuck at GND" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589462608948 "|top_module|ABE0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1589462608948 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "295 " "295 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589462613060 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PHY_pll 15 " "Ignored 15 assignments for entity \"PHY_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_pll_av -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613667 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613667 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PHY_pll -sip PHY_pll.sip -library lib_PHY_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613667 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "alt_xcvr_reconfig 40 " "Ignored 40 assignments for entity \"alt_xcvr_reconfig\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_avalon_arbiter 12 " "Ignored 12 assignments for entity \"altera_eth_tse_avalon_arbiter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_mac 51 " "Ignored 51 assignments for entity \"altera_eth_tse_mac\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_pcs_pma_phyip 20 " "Ignored 20 assignments for entity \"altera_eth_tse_pcs_pma_phyip\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_eth_tse_phyip_terminator 13 " "Ignored 13 assignments for entity \"altera_eth_tse_phyip_terminator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic 19 " "Ignored 19 assignments for entity \"cic\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cic_cic_ii_0 59 " "Ignored 59 assignments for entity \"cic_cic_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613667 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_phy 16 " "Ignored 16 assignments for entity \"custom_phy\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_custom_phy -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity custom_phy -sip custom_phy.sip -library lib_custom_phy was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds 19 " "Ignored 19 assignments for entity \"dds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dds_nco_ii_0 32 " "Ignored 32 assignments for entity \"dds_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1 16 " "Ignored 16 assignments for entity \"eth1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_eth_tse -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity eth1 -sip eth1.sip -library lib_eth1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "eth1_0002 52 " "Ignored 52 assignments for entity \"eth1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir 16 " "Ignored 16 assignments for entity \"fir\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir -sip fir.sip -library lib_fir was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613668 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613668 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_0002 71 " "Ignored 71 assignments for entity \"fir_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2 16 " "Ignored 16 assignments for entity \"fir_v2\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_v2 -sip fir_v2.sip -library lib_fir_v2 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613669 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_v2_0002 71 " "Ignored 71 assignments for entity \"fir_v2_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test 19 " "Ignored 19 assignments for entity \"nco_test\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nco_test_nco_ii_0 32 " "Ignored 32 assignments for entity \"nco_test_nco_ii_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_reconfig 16 " "Ignored 16 assignments for entity \"phy_reconfig\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613669 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_reconfig -sip phy_reconfig.sip -library lib_phy_reconfig was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613669 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613669 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "phy_rst 15 " "Ignored 15 assignments for entity \"phy_rst\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_reset_control -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity phy_rst -sip phy_rst.sip -library lib_phy_rst was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll 16 " "Ignored 16 assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100 16 " "Ignored 16 assignments for entity \"pll100\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll100 -sip pll100.sip -library lib_pll100 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613670 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll100_0002 318 " "Ignored 318 assignments for entity \"pll100_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613670 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125 16 " "Ignored 16 assignments for entity \"pll125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll125 -sip pll125.sip -library lib_pll125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613671 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll125_0002 318 " "Ignored 318 assignments for entity \"pll125_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120 16 " "Ignored 16 assignments for entity \"pll240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613671 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll240_120 -sip pll240_120.sip -library lib_pll240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613671 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll240_120_0002 318 " "Ignored 318 assignments for entity \"pll240_120_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96 16 " "Ignored 16 assignments for entity \"pll96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll96 -sip pll96.sip -library lib_pll96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613672 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll96_0002 318 " "Ignored 318 assignments for entity \"pll96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613672 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96 16 " "Ignored 16 assignments for entity \"pll_120_120_96_96_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_120_120_96_96_96 -sip pll_120_120_96_96_96.sip -library lib_pll_120_120_96_96_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613672 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_120_120_96_96_96_0002 318 " "Ignored 318 assignments for entity \"pll_120_120_96_96_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613672 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125 16 " "Ignored 16 assignments for entity \"pll_125\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125 -sip pll_125.sip -library lib_pll_125 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613672 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613672 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1 16 " "Ignored 16 assignments for entity \"pll_125_120_96_96_96_v1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_125_120_96_96_96_v1 -sip pll_125_120_96_96_96_v1.sip -library lib_pll_125_120_96_96_96_v1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613673 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_125_120_96_96_96_v1_0002 317 " "Ignored 317 assignments for entity \"pll_125_120_96_96_96_v1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_240_120 16 " "Ignored 16 assignments for entity \"pll_240_120\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613673 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_240_120 -sip pll_240_120.sip -library lib_pll_240_120 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613673 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613673 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96 16 " "Ignored 16 assignments for entity \"pll_96\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_96 -sip pll_96.sip -library lib_pll_96 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_96_0002 317 " "Ignored 317 assignments for entity \"pll_96_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1 16 " "Ignored 16 assignments for entity \"pll_delay1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_delay1 -sip pll_delay1.sip -library lib_pll_delay1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_delay1_0002 318 " "Ignored 318 assignments for entity \"pll_delay1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans 16 " "Ignored 16 assignments for entity \"pll_gigtrans\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_gigtrans -sip pll_gigtrans.sip -library lib_pll_gigtrans was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613674 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613674 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_gigtrans_0002 318 " "Ignored 318 assignments for entity \"pll_gigtrans_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1 16 " "Ignored 16 assignments for entity \"pll_v040219_1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v040219_1 -sip pll_v040219_1.sip -library lib_pll_v040219_1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613675 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v040219_1_0002 317 " "Ignored 317 assignments for entity \"pll_v040219_1_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319 16 " "Ignored 16 assignments for entity \"pll_v070319\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613675 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_v070319 -sip pll_v070319.sip -library lib_pll_v070319 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613675 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_v070319_0002 317 " "Ignored 317 assignments for entity \"pll_v070319_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613675 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "reconfig_phy1 16 " "Ignored 16 assignments for entity \"reconfig_phy1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613676 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity reconfig_phy1 -sip reconfig_phy1.sip -library lib_reconfig_phy1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589462613676 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589462613676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/project_072_z/output_files/arria5_tst1.map.smsg " "Generated suppressed messages file F:/project_072_z/output_files/arria5_tst1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462615066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "167 0 7 0 0 " "Adding 167 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589462634155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589462634155 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "22 " "Ignored 22 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_mty " "Ignored Virtual Pin assignment to \"rxrdp_mty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_ena " "Ignored Virtual Pin assignment to \"rxrdp_ena\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_sop " "Ignored Virtual Pin assignment to \"rxrdp_sop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_err " "Ignored Virtual Pin assignment to \"rxrdp_err\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "stat_rxrdp_empty " "Ignored Virtual Pin assignment to \"stat_rxrdp_empty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_mty " "Ignored Virtual Pin assignment to \"txrdp_mty\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_ena " "Ignored Virtual Pin assignment to \"txrdp_ena\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_err " "Ignored Virtual Pin assignment to \"txrdp_err\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_dav " "Ignored Virtual Pin assignment to \"rxrdp_dav\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "err_txrdp_oflw " "Ignored Virtual Pin assignment to \"err_txrdp_oflw\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_dat " "Ignored Virtual Pin assignment to \"rxrdp_dat\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_adr " "Ignored Virtual Pin assignment to \"rxrdp_adr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_dat " "Ignored Virtual Pin assignment to \"txrdp_dat\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_val " "Ignored Virtual Pin assignment to \"rxrdp_val\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "stat_rr_link " "Ignored Virtual Pin assignment to \"stat_rr_link\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "err_rr_rxrdp_oflw " "Ignored Virtual Pin assignment to \"err_rr_rxrdp_oflw\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_adr " "Ignored Virtual Pin assignment to \"txrdp_adr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_dav " "Ignored Virtual Pin assignment to \"txrdp_dav\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_sop " "Ignored Virtual Pin assignment to \"txrdp_sop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "txrdp_eop " "Ignored Virtual Pin assignment to \"txrdp_eop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ctrl_tc_force_train " "Ignored Virtual Pin assignment to \"ctrl_tc_force_train\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rxrdp_eop " "Ignored Virtual Pin assignment to \"rxrdp_eop\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1589462635667 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1589462635667 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_SYNC1 " "No output dependent on input pin \"FPGA_SYNC1\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|FPGA_SYNC1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_100MHZ " "No output dependent on input pin \"clk_100MHZ\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|clk_100MHZ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYSREF5 " "No output dependent on input pin \"SYSREF5\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SYSREF5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYSREF6 " "No output dependent on input pin \"SYSREF6\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SYSREF6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP1_TX_FAULT " "No output dependent on input pin \"SFP1_TX_FAULT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SFP1_TX_FAULT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP1_PRESENT " "No output dependent on input pin \"SFP1_PRESENT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SFP1_PRESENT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP1_LOS " "No output dependent on input pin \"SFP1_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SFP1_LOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP2_TX_FAULT " "No output dependent on input pin \"SFP2_TX_FAULT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SFP2_TX_FAULT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP2_PRESENT " "No output dependent on input pin \"SFP2_PRESENT\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SFP2_PRESENT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SFP2_LOS " "No output dependent on input pin \"SFP2_LOS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 295 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SFP2_LOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLASH_MISO_3V3 " "No output dependent on input pin \"FLASH_MISO_3V3\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 270 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|FLASH_MISO_3V3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2_OVRB_1V8 " "No output dependent on input pin \"A2_OVRB_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 236 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|A2_OVRB_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A2_OVRA_1V8 " "No output dependent on input pin \"A2_OVRA_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 235 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|A2_OVRA_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1_OVRB_1V8 " "No output dependent on input pin \"A1_OVRB_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 224 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|A1_OVRB_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1_OVRA_1V8 " "No output dependent on input pin \"A1_OVRA_1V8\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|A1_OVRA_1V8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2_SYNC_N_CD " "No output dependent on input pin \"D2_SYNC_N_CD\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|D2_SYNC_N_CD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2_SYNC_N_AB " "No output dependent on input pin \"D2_SYNC_N_AB\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 216 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|D2_SYNC_N_AB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1_SYNC_N_CD " "No output dependent on input pin \"D1_SYNC_N_CD\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|D1_SYNC_N_CD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1_SYNC_N_AB " "No output dependent on input pin \"D1_SYNC_N_AB\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|D1_SYNC_N_AB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI3_CS " "No output dependent on input pin \"SPI3_CS\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SPI3_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SYS_REF " "No output dependent on input pin \"SYS_REF\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|SYS_REF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D_MOSI " "No output dependent on input pin \"D_MOSI\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|D_MOSI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_MO " "No output dependent on input pin \"CLK_MO\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|CLK_MO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CE_MO " "No output dependent on input pin \"CE_MO\"" {  } { { "arria5_tst1.v" "" { Text "F:/project_072_z/arria5_tst1.v" 276 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589462636321 "|top_module|CE_MO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1589462636321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11105 " "Implemented 11105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589462636357 ""} { "Info" "ICUT_CUT_TM_OPINS" "140 " "Implemented 140 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589462636357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589462636357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9961 " "Implemented 9961 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589462636357 ""} { "Info" "ICUT_CUT_TM_RAMS" "765 " "Implemented 765 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589462636357 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1589462636357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589462636357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1695 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1695 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1401 " "Peak virtual memory: 1401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589462636676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 16:23:56 2020 " "Processing ended: Thu May 14 16:23:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589462636676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:33 " "Elapsed time: 00:05:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589462636676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:58 " "Total CPU time (on all processors): 00:04:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589462636676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589462636676 ""}
