@W: MT532 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\i2c_core_apb3.vhd":396:19:396:20|Found signal identified as System clock which controls 6 sequential elements including I2C_Core_APB3_0.i2c_adr_to_mem[5:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd":103:4:103:13|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 429 sequential elements including COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR16\.ram_r0c0.U_RAM64x18. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\i2c_core\hdl\timer.vhd":47:12:47:13|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 39 sequential elements including LED_Controller_0.timer_Comp.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
