{
  "design": {
    "design_info": {
      "boundary_crc": "0x6A015DDCE7EC83EC",
      "device": "xc7s50csga324-1",
      "gen_directory": "../../../../Test_DDR.gen/sources_1/bd/BareMetal_TestDDR",
      "name": "BareMetal_TestDDR",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "TestDDR_top_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "led_4bits_tri_o_0": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "push_buttons_4bits_tri_i_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "rgb_led_tri_o_0": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "ddr_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "BareMetal_TestDDR_ddr_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "BA_0": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "CAS_0": {
        "direction": "O"
      },
      "CS_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR_ADDR_0": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "DDR_CKE_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR_CLKN_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR_CLKP_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DDR_DATA_0": {
        "direction": "IO",
        "left": "15",
        "right": "0"
      },
      "DDR_WE_0": {
        "direction": "O"
      },
      "DM_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "LDQS_N_0": {
        "direction": "IO"
      },
      "LDQS_P_0": {
        "direction": "IO"
      },
      "ODT_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "RAS_0": {
        "direction": "O"
      },
      "RESET_N_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "UDQS_N_0": {
        "direction": "IO"
      },
      "UDQS_P_0": {
        "direction": "IO"
      }
    },
    "components": {
      "TestDDR_top_0": {
        "vlnv": "xilinx.com:module_ref:TestDDR_top:1.0",
        "xci_name": "BareMetal_TestDDR_TestDDR_top_0_0",
        "xci_path": "ip\\BareMetal_TestDDR_TestDDR_top_0_0\\BareMetal_TestDDR_TestDDR_top_0_0.xci",
        "inst_hier_path": "TestDDR_top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TestDDR_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Clk_100MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "CpldRst": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "Clk_200MHz": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "led_4bits_tri_o": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rgb_led_tri_o": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "push_buttons_4bits_tri_i": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "DDR_DATA": {
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DDR_ADDR": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "BA": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "DDR_CKE": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ODT": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RAS": {
            "direction": "O"
          },
          "CAS": {
            "direction": "O"
          },
          "DDR_WE": {
            "direction": "O"
          },
          "DDR_CLKP": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DDR_CLKN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "LDQS_P": {
            "direction": "IO"
          },
          "LDQS_N": {
            "direction": "IO"
          },
          "UDQS_P": {
            "direction": "IO"
          },
          "UDQS_N": {
            "direction": "IO"
          },
          "RESET_N": {
            "type": "rst",
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "BareMetal_TestDDR_clk_wiz_0_4",
        "xci_path": "ip\\BareMetal_TestDDR_clk_wiz_0_4\\BareMetal_TestDDR_clk_wiz_0_4.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "130.958"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "114.829"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "ddr_clock"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "PLL"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "DDR_DATA_0",
          "TestDDR_top_0/DDR_DATA"
        ]
      },
      "Net1": {
        "ports": [
          "LDQS_N_0",
          "TestDDR_top_0/LDQS_N"
        ]
      },
      "Net2": {
        "ports": [
          "LDQS_P_0",
          "TestDDR_top_0/LDQS_P"
        ]
      },
      "Net3": {
        "ports": [
          "UDQS_N_0",
          "TestDDR_top_0/UDQS_N"
        ]
      },
      "Net4": {
        "ports": [
          "UDQS_P_0",
          "TestDDR_top_0/UDQS_P"
        ]
      },
      "TestDDR_top_0_BA": {
        "ports": [
          "TestDDR_top_0/BA",
          "BA_0"
        ]
      },
      "TestDDR_top_0_CAS": {
        "ports": [
          "TestDDR_top_0/CAS",
          "CAS_0"
        ]
      },
      "TestDDR_top_0_CS": {
        "ports": [
          "TestDDR_top_0/CS",
          "CS_0"
        ]
      },
      "TestDDR_top_0_DDR_ADDR": {
        "ports": [
          "TestDDR_top_0/DDR_ADDR",
          "DDR_ADDR_0"
        ]
      },
      "TestDDR_top_0_DDR_CKE": {
        "ports": [
          "TestDDR_top_0/DDR_CKE",
          "DDR_CKE_0"
        ]
      },
      "TestDDR_top_0_DDR_CLKN": {
        "ports": [
          "TestDDR_top_0/DDR_CLKN",
          "DDR_CLKN_0"
        ]
      },
      "TestDDR_top_0_DDR_CLKP": {
        "ports": [
          "TestDDR_top_0/DDR_CLKP",
          "DDR_CLKP_0"
        ]
      },
      "TestDDR_top_0_DDR_WE": {
        "ports": [
          "TestDDR_top_0/DDR_WE",
          "DDR_WE_0"
        ]
      },
      "TestDDR_top_0_DM": {
        "ports": [
          "TestDDR_top_0/DM",
          "DM_0"
        ]
      },
      "TestDDR_top_0_ODT": {
        "ports": [
          "TestDDR_top_0/ODT",
          "ODT_0"
        ]
      },
      "TestDDR_top_0_RAS": {
        "ports": [
          "TestDDR_top_0/RAS",
          "RAS_0"
        ]
      },
      "TestDDR_top_0_RESET_N": {
        "ports": [
          "TestDDR_top_0/RESET_N",
          "RESET_N_0"
        ]
      },
      "TestDDR_top_0_led_4bits_tri_o": {
        "ports": [
          "TestDDR_top_0/led_4bits_tri_o",
          "led_4bits_tri_o_0"
        ]
      },
      "TestDDR_top_0_rgb_led_tri_o": {
        "ports": [
          "TestDDR_top_0/rgb_led_tri_o",
          "rgb_led_tri_o_0"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "TestDDR_top_0/Clk_100MHz"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "TestDDR_top_0/Clk_200MHz"
        ]
      },
      "ddr_clock_1": {
        "ports": [
          "ddr_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "push_buttons_4bits_tri_i_0_1": {
        "ports": [
          "push_buttons_4bits_tri_i_0",
          "TestDDR_top_0/push_buttons_4bits_tri_i"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "TestDDR_top_0/CpldRst",
          "clk_wiz_0/resetn"
        ]
      }
    }
  }
}