{"vcs1":{"timestamp_begin":1704208672.213928106, "rt":0.94, "ut":0.42, "st":0.19}}
{"vcselab":{"timestamp_begin":1704208673.239591996, "rt":1.04, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1704208674.342053398, "rt":0.28, "ut":0.20, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704208671.746744130}
{"VCS_COMP_START_TIME": 1704208671.746744130}
{"VCS_COMP_END_TIME": 1704208676.715657899}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 341092}}
{"vcselab": {"peak_mem": 227240}}
