
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 3.2.0.18.0

// backanno -o matrix_driver_ms_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui matrix_driver_ms_impl_1.udb 
// Netlist created on Thu Nov 30 15:28:54 2023
// Netlist written on Thu Nov 30 15:28:59 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module displaydriver_top ( csclk, done, data, wr, cs, led, clk, reset, sck, 
                           sdi, cen );
  input  clk, reset, sck, sdi, cen;
  output csclk, done, data, wr, cs;
  output [3:0] led;
  wire   \dd.dcnt.n49[10] , \dd.dcnt.n2103 , \dd.dcnt.n1262 , 
         \dd.dcnt.shftcnt[10] , VCC_net, \dd.shftset , dclk, \dd.dcnt.n49[9] , 
         \dd.dcnt.n49[8] , \dd.dcnt.n2100 , \dd.dcnt.shftcnt[9] , 
         \dd.dcnt.n1260 , \dd.dcnt.shftcnt[8] , \dd.dcnt.n49[7] , 
         \dd.dcnt.n49[6] , \dd.dcnt.n2097 , \dd.dcnt.shftcnt[7] , 
         \dd.dcnt.n1258 , \dd.dcnt.shftcnt[6] , \dd.dcnt.n49[5] , 
         \dd.dcnt.n49[4] , \dd.dcnt.n2094 , \dd.dcnt.shftcnt[5] , 
         \dd.dcnt.n1256 , \dd.dcnt.shftcnt[4] , \dd.dcnt.n49[3] , 
         \dd.dcnt.n2091 , \dd.dcnt.shftcnt[3] , \dd.dcnt.n1254 , 
         \dd.dcnt.shftcnt[2] , \dd.dcnt.n49[2] , \dd.dcnt.n49[0] , 
         \dd.dcnt.n2079 , \dd.dcnt.shftcnt[1] , \dd.dcnt.shftcnt[0] , 
         \dd.dcnt.n4 , \dd.dcnt.n49[1] , \dd.dc.n2076 , \dd.dc.chp1_13__N_65 , 
         \dd.dc.n1235 , \dd.msg[3] , \dd.dc.chp2_13__N_174[4] , 
         \dd.dc.chp2_13__N_174[5] , \dd.dc.n1237 , \dd.dc.n2067 , 
         \dd.dc.chp3_13__N_130 , \dd.msg[4] , \dd.dc.n1249 , 
         \dd.dc.chp3_13__N_109[4] , \dd.dc.chp3_13__N_109[5] , \dd.dc.n1251 , 
         \dd.dc.n2052 , \dd.msg[0] , \dd.dc.chp4_13__N_153[1] , \dd.dc.n1240 , 
         \dd.dc.n2070 , \dd.msg[6] , \dd.dc.chp2_13__N_174[1] , \dd.dc.n1233 , 
         \dd.dc.n2073 , \dd.msg[2] , \dd.msg[1] , \dd.dc.chp2_13__N_174[2] , 
         \dd.dc.chp2_13__N_174[3] , \dd.dc.n2064 , \dd.dc.n1247 , 
         \dd.dc.chp3_13__N_109[2] , \dd.dc.chp3_13__N_109[3] , \dd.dc.n2055 , 
         \dd.dc.chp4_13__N_153[2] , \dd.dc.chp4_13__N_153[3] , \dd.dc.n1242 , 
         \dd.dc.n2061 , \dd.dc.chp3_13__N_109[1] , \dd.dc.n2085 , 
         \dd.dc.chp3_13__N_109[6] , \dd.dc.n2082 , \dd.dc.n1244 , 
         \dd.dc.chp4_13__N_153[6] , \dd.dc.n2058 , \dd.dc.chp4_13__N_153[4] , 
         \dd.dc.chp4_13__N_153[5] , \dd.dc.n2088 , \dd.dc.chp2_13__N_174[6] , 
         n27, n28, n2, n5_2, n4, n3, reset_N_12, clk_c, n26, n1208, 
         \counter[4] , n30, \dd.wd.n141 , \dd.wd.n788 , \dd.wd.cnt[1] , 
         \dd.wd.nextstate_2__N_204 , \dd.wd.state[1] , \dd.state[0] , 
         \dd.wd.state_FSM_illegal , \dd.wd.n764 , 
         \dd.wd.sr.d1[13].sig_001.FeedThruLUT , 
         \dd.wd.sr.d1[12].sig_000.FeedThruLUT , \dd.wd.sr.d1[13] , 
         \dd.wd.sr.d1[12] , \dd.wd.sr.n883 , \dd.init , data_c, 
         \dd.d1_13__N_218[11] , \dd.wd.sr.d1_13__N_218[9] , \dd.n1576 , 
         \dd.msg[15] , \dd.d1[10] , \dd.wd.sr.d1[8] , \dd.chpdata[9] , 
         \dd.wd.sr.d1[9] , \dd.wd.sr.d1[11] , \dd.wd.sr.d1_13__N_218[7] , 
         \dd.wd.sr.d1_13__N_218[8] , \dd.chpdata[7] , \dd.wd.sr.d1[6] , 
         \dd.chpdata[8] , \dd.wd.sr.d1[7] , \dd.wd.sr.n794 , 
         \dd.wd.sr.enpulse , \dd.wd.sr.state[1] , \dd.wd.sr.state_FSM_illegal , 
         \dd.wd.sr.d1_13__N_218[5] , \dd.wd.sr.d1_13__N_218[6] , 
         \dd.chpdata[5] , \dd.wd.sr.d1[4] , \dd.chpdata[6] , \dd.wd.sr.d1[5] , 
         \dd.wd.sr.d1_13__N_218[3] , \dd.wd.sr.d1_13__N_218[4] , 
         \dd.wd.sr.n18_adj_339 , \dd.wd.sr.d1[2] , \dd.wd.sr.n18_adj_340 , 
         \dd.wd.sr.d1[3] , \dd.wd.sr.d1_13__N_218[1] , 
         \dd.wd.sr.d1_13__N_218[2] , \dd.wd.sr.d1[0] , \dd.wd.sr.n21 , 
         \dd.wd.sr.n1725 , \dd.wd.sr.n18 , \dd.wd.sr.d1[1] , 
         \dd.wd.sr.d1_13__N_218[10] , \dd.chpdata[10] , \dd.wd.sr.n792 , 
         \dd.wd.sr.n290 , \dd.wd.sr.nextstate_2__N_236 , 
         \dd.chpdata_13__N_197.sig_005.FeedThruLUT , 
         \dd.ucnt.n60[7].sig_002.FeedThruLUT , \dd.chpdata_13__N_197 , 
         \dd.ucnt.n60[7] , \dd.ucnt.n920 , \dd.cnt_FSM_illegal , 
         \dd.ucnt.n60[0] , \dd.ucnt.n60[5] , 
         \dd.ucnt.n60[5].sig_004.FeedThruLUT , 
         \dd.ucnt.n60[6].sig_003.FeedThruLUT , \dd.ucnt.n60[6] , 
         \dd.ucnt.chpdata_13__N_194.sig_008.FeedThruLUT , 
         \dd.chpdata_13__N_195.sig_007.FeedThruLUT , 
         \dd.ucnt.chpdata_13__N_194 , \dd.chpdata_13__N_195 , 
         \dd.chpdata_13__N_196 , \dd.ucnt.n60[0].sig_009.FeedThruLUT , 
         \dd.n914 , \dd.cn.nextstate_4__N_265 , done_c, \dd.n113 , \dd.n575 , 
         \dd.msg[1].sig_011.FeedThruLUT , \dd.msg[0].sig_010.FeedThruLUT , 
         cen_c, sck_c, \dd.msg[3].sig_013.FeedThruLUT , 
         \dd.msg[2].sig_012.FeedThruLUT , \dd.msg[5].sig_015.FeedThruLUT , 
         \dd.msg[4].sig_014.FeedThruLUT , \dd.msg[5] , 
         \dd.msg[7].sig_017.FeedThruLUT , \dd.msg[6].sig_016.FeedThruLUT , 
         \dd.msg[7] , \dd.msg[8] , \dd.msg[9].sig_019.FeedThruLUT , 
         \dd.msg[8].sig_018.FeedThruLUT , \dd.msg[9] , \dd.msg[10] , 
         \dd.msg[11].sig_021.FeedThruLUT , \dd.msg[10].sig_020.FeedThruLUT , 
         \dd.msg[11] , \dd.msg[12] , \dd.msg[13].sig_023.FeedThruLUT , 
         \dd.msg[12].sig_022.FeedThruLUT , \dd.msg[13] , \dd.msg[14] , 
         \dd.dcnt.n62[2] , \dd.dcnt.n62[1] , \dd.nextstate_4__N_268 , 
         \dd.nextstate_4__N_273 , 
         \dd.cn.nextstate_4__N_270.sig_026.FeedThruLUT , \dd.cn.n778 , 
         \dd.cn.nextstate_4__N_270 , \dd.cn.nextstate_4__N_274 , 
         \dd.nextstate_4__N_278[2] , \dd.cn.state_FSM_illegal , 
         \dd.cn.nextstate_4__N_271 , 
         \dd.cn.nextstate_4__N_271.sig_025.FeedThruLUT , \dd.cn.n233 , 
         \dd.nextstate_4__N_272 , \dd.cn.n776 , \dd.cn.n772 , 
         \dd.cn.nextstate_4__N_269 , \dd.cn.n223 , 
         \dd.nextstate_4__N_267.sig_027.FeedThruLUT , 
         \dd.cn.nextstate_4__N_266 , \dd.nextstate_4__N_267 , \dd.cn.n769 , 
         \dd.cn.n790 , \dd.ucnt.n105 , \dd.ucnt.n106 , \dd.ucnt.n109 , 
         \dd.ucnt.n1965 , \dd.ucnt.n111 , \dd.n2_adj_342 , \dd.n70 , 
         \dd.n1554 , \dd.dc.n1704 , \dd.dc.chp3_13__N_111 , \dd.dc.n715 , 
         \dd.dc.n1703 , \dd.chpdata_13__N_35[0] , \dd.n9 , \dd.n1561 , 
         \dd.wd.sr.n908 , \dd.dc.n1562 , \dd.dc.n6_adj_336 , \dd.n1568 , 
         \dd.cn.n249 , \dd.cn.n250 , \dd.cn.n253 , \dd.cn.n255 , \dd.cn.n1980 , 
         \dd.cn.n1987 , \dd.cn.n257 , \dd.cn.n1974 , \dd.cn.n259 , 
         \dd.cn.n1971 , \dd.cn.n261 , \dd.cn.n1969 , n263, \dd.n2 , \dd.n72 , 
         \dd.n6 , \dd.wd.sr.n1695 , \dd.ucnt.n1963 , \dd.dc.n1556 , 
         \dd.dcnt.n18 , \dd.dcnt.n20 , \dd.dcnt.n16 , \dd.dc.n610 , 
         \dd.dc.n1563 , \dd.dc.n1698 , \dd.dc.n6_c , \dd.dc.n1729 , 
         \dd.dc.n1727 , \dd.dc.n1728 , \dd.dc.n1717 , \dd.dc.n4 , 
         \dd.dc.n1726 , \dd.dc.n1715 , \dd.dc.n4_adj_333 , \dd.dc.n1719 , 
         \dd.dc.n1718 , \dd.dc.n1713 , \dd.dc.n4_adj_334 , \dd.dc.n6_adj_335 , 
         \dd.dc.n1708 , \dd.dc.n708 , \dd.dc.n1557 , \dd.cn.n876 , led_c_0, 
         \dd.cn.n6 , led_c_1, \dd.chpdata_13__N_196.sig_006.FeedThruLUT , 
         led_c_2, n29, \dd.wd.wrcnt.n5[1] , \dd.wd.wrcnt.cnt[0] , \dd.n526 , 
         \dd.wrreset , wr_c_1, n910, reset_c, \dd.wd.n571 , n911, 
         \dd.wd.sr.n579 , n912, \dd.wd.sr.d1_13__N_218[12] , 
         \dd.msg[14].sig_024.FeedThruLUT , cs_c, csclk_c, n915, \dd.cn.n573 , 
         \dd.cn.n780 , led_c_3, \dd.wd.wrcnt.n9[0] , sdi_c;

  dd_dcnt_SLICE_0 \dd.dcnt.SLICE_0 ( .DI0(\dd.dcnt.n49[10] ), 
    .D1(\dd.dcnt.n2103 ), .D0(\dd.dcnt.n1262 ), .C0(\dd.dcnt.shftcnt[10] ), 
    .B0(VCC_net), .LSR(\dd.shftset ), .CLK(dclk), .CIN0(\dd.dcnt.n1262 ), 
    .CIN1(\dd.dcnt.n2103 ), .Q0(\dd.dcnt.shftcnt[10] ), .F0(\dd.dcnt.n49[10] ), 
    .COUT0(\dd.dcnt.n2103 ));
  dd_dcnt_SLICE_1 \dd.dcnt.SLICE_1 ( .DI1(\dd.dcnt.n49[9] ), 
    .DI0(\dd.dcnt.n49[8] ), .D1(\dd.dcnt.n2100 ), .C1(\dd.dcnt.shftcnt[9] ), 
    .B1(VCC_net), .D0(\dd.dcnt.n1260 ), .C0(\dd.dcnt.shftcnt[8] ), 
    .B0(VCC_net), .LSR(\dd.shftset ), .CLK(dclk), .CIN0(\dd.dcnt.n1260 ), 
    .CIN1(\dd.dcnt.n2100 ), .Q0(\dd.dcnt.shftcnt[8] ), 
    .Q1(\dd.dcnt.shftcnt[9] ), .F0(\dd.dcnt.n49[8] ), .F1(\dd.dcnt.n49[9] ), 
    .COUT1(\dd.dcnt.n1262 ), .COUT0(\dd.dcnt.n2100 ));
  dd_dcnt_SLICE_2 \dd.dcnt.SLICE_2 ( .DI1(\dd.dcnt.n49[7] ), 
    .DI0(\dd.dcnt.n49[6] ), .D1(\dd.dcnt.n2097 ), .C1(\dd.dcnt.shftcnt[7] ), 
    .B1(VCC_net), .D0(\dd.dcnt.n1258 ), .C0(\dd.dcnt.shftcnt[6] ), 
    .B0(VCC_net), .LSR(\dd.shftset ), .CLK(dclk), .CIN0(\dd.dcnt.n1258 ), 
    .CIN1(\dd.dcnt.n2097 ), .Q0(\dd.dcnt.shftcnt[6] ), 
    .Q1(\dd.dcnt.shftcnt[7] ), .F0(\dd.dcnt.n49[6] ), .F1(\dd.dcnt.n49[7] ), 
    .COUT1(\dd.dcnt.n1260 ), .COUT0(\dd.dcnt.n2097 ));
  dd_dcnt_SLICE_3 \dd.dcnt.SLICE_3 ( .DI1(\dd.dcnt.n49[5] ), 
    .DI0(\dd.dcnt.n49[4] ), .D1(\dd.dcnt.n2094 ), .C1(\dd.dcnt.shftcnt[5] ), 
    .B1(VCC_net), .D0(\dd.dcnt.n1256 ), .C0(\dd.dcnt.shftcnt[4] ), 
    .B0(VCC_net), .LSR(\dd.shftset ), .CLK(dclk), .CIN0(\dd.dcnt.n1256 ), 
    .CIN1(\dd.dcnt.n2094 ), .Q0(\dd.dcnt.shftcnt[4] ), 
    .Q1(\dd.dcnt.shftcnt[5] ), .F0(\dd.dcnt.n49[4] ), .F1(\dd.dcnt.n49[5] ), 
    .COUT1(\dd.dcnt.n1258 ), .COUT0(\dd.dcnt.n2094 ));
  dd_dcnt_SLICE_4 \dd.dcnt.SLICE_4 ( .DI1(\dd.dcnt.n49[3] ), 
    .D1(\dd.dcnt.n2091 ), .C1(\dd.dcnt.shftcnt[3] ), .B1(VCC_net), 
    .D0(\dd.dcnt.n1254 ), .C0(\dd.dcnt.shftcnt[2] ), .B0(VCC_net), 
    .LSR(\dd.shftset ), .CLK(dclk), .CIN0(\dd.dcnt.n1254 ), 
    .CIN1(\dd.dcnt.n2091 ), .Q1(\dd.dcnt.shftcnt[3] ), .F0(\dd.dcnt.n49[2] ), 
    .F1(\dd.dcnt.n49[3] ), .COUT1(\dd.dcnt.n1256 ), .COUT0(\dd.dcnt.n2091 ));
  dd_dcnt_SLICE_5 \dd.dcnt.SLICE_5 ( .DI0(\dd.dcnt.n49[0] ), 
    .D1(\dd.dcnt.n2079 ), .C1(\dd.dcnt.shftcnt[1] ), .B1(VCC_net), 
    .D0(VCC_net), .C0(\dd.dcnt.shftcnt[0] ), .B0(\dd.dcnt.n4 ), 
    .LSR(\dd.shftset ), .CLK(dclk), .CIN1(\dd.dcnt.n2079 ), 
    .Q0(\dd.dcnt.shftcnt[0] ), .F0(\dd.dcnt.n49[0] ), .F1(\dd.dcnt.n49[1] ), 
    .COUT1(\dd.dcnt.n1254 ), .COUT0(\dd.dcnt.n2079 ));
  dd_dc_SLICE_6 \dd.dc.SLICE_6 ( .D1(\dd.dc.n2076 ), 
    .B1(\dd.dc.chp1_13__N_65 ), .D0(\dd.dc.n1235 ), .B0(\dd.msg[3] ), 
    .CIN0(\dd.dc.n1235 ), .CIN1(\dd.dc.n2076 ), .F0(\dd.dc.chp2_13__N_174[4] ), 
    .F1(\dd.dc.chp2_13__N_174[5] ), .COUT1(\dd.dc.n1237 ), 
    .COUT0(\dd.dc.n2076 ));
  dd_dc_SLICE_7 \dd.dc.SLICE_7 ( .D1(\dd.dc.n2067 ), 
    .C1(\dd.dc.chp3_13__N_130 ), .B1(\dd.msg[4] ), .D0(\dd.dc.n1249 ), 
    .C0(\dd.dc.chp3_13__N_130 ), .B0(\dd.msg[3] ), .CIN0(\dd.dc.n1249 ), 
    .CIN1(\dd.dc.n2067 ), .F0(\dd.dc.chp3_13__N_109[4] ), 
    .F1(\dd.dc.chp3_13__N_109[5] ), .COUT1(\dd.dc.n1251 ), 
    .COUT0(\dd.dc.n2067 ));
  dd_dc_SLICE_8 \dd.dc.SLICE_8 ( .D1(\dd.dc.n2052 ), 
    .C1(\dd.dc.chp3_13__N_130 ), .B1(\dd.msg[0] ), .CIN1(\dd.dc.n2052 ), 
    .F1(\dd.dc.chp4_13__N_153[1] ), .COUT1(\dd.dc.n1240 ), 
    .COUT0(\dd.dc.n2052 ));
  dd_dc_SLICE_9 \dd.dc.SLICE_9 ( .D1(\dd.dc.n2070 ), .C1(\dd.msg[6] ), 
    .B1(\dd.msg[0] ), .CIN1(\dd.dc.n2070 ), .F1(\dd.dc.chp2_13__N_174[1] ), 
    .COUT1(\dd.dc.n1233 ), .COUT0(\dd.dc.n2070 ));
  dd_dc_SLICE_10 \dd.dc.SLICE_10 ( .D1(\dd.dc.n2073 ), .B1(\dd.msg[2] ), 
    .D0(\dd.dc.n1233 ), .B0(\dd.msg[1] ), .CIN0(\dd.dc.n1233 ), 
    .CIN1(\dd.dc.n2073 ), .F0(\dd.dc.chp2_13__N_174[2] ), 
    .F1(\dd.dc.chp2_13__N_174[3] ), .COUT1(\dd.dc.n1235 ), 
    .COUT0(\dd.dc.n2073 ));
  dd_dc_SLICE_11 \dd.dc.SLICE_11 ( .D1(\dd.dc.n2064 ), 
    .C1(\dd.dc.chp3_13__N_130 ), .B1(\dd.msg[2] ), .D0(\dd.dc.n1247 ), 
    .C0(\dd.dc.chp3_13__N_130 ), .B0(\dd.msg[1] ), .CIN0(\dd.dc.n1247 ), 
    .CIN1(\dd.dc.n2064 ), .F0(\dd.dc.chp3_13__N_109[2] ), 
    .F1(\dd.dc.chp3_13__N_109[3] ), .COUT1(\dd.dc.n1249 ), 
    .COUT0(\dd.dc.n2064 ));
  dd_dc_SLICE_12 \dd.dc.SLICE_12 ( .D1(\dd.dc.n2055 ), 
    .C1(\dd.dc.chp3_13__N_130 ), .B1(\dd.msg[2] ), .D0(\dd.dc.n1240 ), 
    .C0(\dd.dc.chp3_13__N_130 ), .B0(\dd.msg[1] ), .CIN0(\dd.dc.n1240 ), 
    .CIN1(\dd.dc.n2055 ), .F0(\dd.dc.chp4_13__N_153[2] ), 
    .F1(\dd.dc.chp4_13__N_153[3] ), .COUT1(\dd.dc.n1242 ), 
    .COUT0(\dd.dc.n2055 ));
  dd_dc_SLICE_13 \dd.dc.SLICE_13 ( .D1(\dd.dc.n2061 ), 
    .C1(\dd.dc.chp3_13__N_130 ), .B1(\dd.msg[0] ), .CIN1(\dd.dc.n2061 ), 
    .F1(\dd.dc.chp3_13__N_109[1] ), .COUT1(\dd.dc.n1247 ), 
    .COUT0(\dd.dc.n2061 ));
  dd_dc_SLICE_14 \dd.dc.SLICE_14 ( .D1(\dd.dc.n2085 ), .D0(\dd.dc.n1251 ), 
    .C0(\dd.dc.chp3_13__N_130 ), .CIN0(\dd.dc.n1251 ), .CIN1(\dd.dc.n2085 ), 
    .F0(\dd.dc.chp3_13__N_109[6] ), .COUT0(\dd.dc.n2085 ));
  dd_dc_SLICE_15 \dd.dc.SLICE_15 ( .D1(\dd.dc.n2082 ), .D0(\dd.dc.n1244 ), 
    .C0(\dd.dc.chp3_13__N_130 ), .B0(\dd.dc.chp1_13__N_65 ), 
    .CIN0(\dd.dc.n1244 ), .CIN1(\dd.dc.n2082 ), .F0(\dd.dc.chp4_13__N_153[6] ), 
    .COUT0(\dd.dc.n2082 ));
  dd_dc_SLICE_16 \dd.dc.SLICE_16 ( .D1(\dd.dc.n2058 ), 
    .C1(\dd.dc.chp3_13__N_130 ), .B1(\dd.dc.chp1_13__N_65 ), 
    .D0(\dd.dc.n1242 ), .C0(\dd.dc.chp3_13__N_130 ), .B0(\dd.msg[3] ), 
    .CIN0(\dd.dc.n1242 ), .CIN1(\dd.dc.n2058 ), .F0(\dd.dc.chp4_13__N_153[4] ), 
    .F1(\dd.dc.chp4_13__N_153[5] ), .COUT1(\dd.dc.n1244 ), 
    .COUT0(\dd.dc.n2058 ));
  dd_dc_SLICE_17 \dd.dc.SLICE_17 ( .D1(\dd.dc.n2088 ), .D0(\dd.dc.n1237 ), 
    .B0(\dd.dc.chp1_13__N_65 ), .CIN0(\dd.dc.n1237 ), .CIN1(\dd.dc.n2088 ), 
    .F0(\dd.dc.chp2_13__N_174[6] ), .COUT0(\dd.dc.n2088 ));
  SLICE_19 SLICE_19( .DI1(n27), .DI0(n28), .D1(n2), .C1(n5_2), .B1(n4), 
    .A1(n3), .D0(n5_2), .B0(n3), .A0(n4), .LSR(reset_N_12), .CLK(clk_c), 
    .Q0(n3), .Q1(n2), .F0(n28), .F1(n27));
  SLICE_21 SLICE_21( .DI0(n26), .D0(n1208), .C0(n3), .B0(\counter[4] ), 
    .A0(n2), .LSR(reset_N_12), .CLK(clk_c), .Q0(\counter[4] ), .F0(n26));
  SLICE_22 SLICE_22( .DI0(n30), .B0(n5_2), .LSR(reset_N_12), .CLK(clk_c), 
    .Q0(n5_2), .F0(n30));
  dd_wd_SLICE_23 \dd.wd.SLICE_23 ( .DI1(\dd.wd.n141 ), .DI0(\dd.wd.n788 ), 
    .B1(\dd.wd.cnt[1] ), .A1(\dd.wd.nextstate_2__N_204 ), 
    .D0(\dd.wd.state[1] ), .C0(\dd.wd.cnt[1] ), 
    .B0(\dd.wd.nextstate_2__N_204 ), .A0(\dd.state[0] ), 
    .LSR(\dd.wd.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.wd.nextstate_2__N_204 ), .Q1(\dd.state[0] ), .F0(\dd.wd.n788 ), 
    .F1(\dd.wd.n141 ));
  dd_wd_SLICE_24 \dd.wd.SLICE_24 ( .DI0(\dd.wd.n764 ), .D0(\dd.wd.state[1] ), 
    .C0(\dd.wd.cnt[1] ), .A0(\dd.state[0] ), .LSR(\dd.wd.state_FSM_illegal ), 
    .CLK(dclk), .Q0(\dd.wd.state[1] ), .F0(\dd.wd.n764 ));
  dd_wd_sr_SLICE_29 \dd.wd.sr.SLICE_29 ( 
    .DI1(\dd.wd.sr.d1[13].sig_001.FeedThruLUT ), 
    .DI0(\dd.wd.sr.d1[12].sig_000.FeedThruLUT ), .A1(\dd.wd.sr.d1[13] ), 
    .A0(\dd.wd.sr.d1[12] ), .CE(\dd.wd.sr.n883 ), .LSR(\dd.init ), .CLK(dclk), 
    .Q0(\dd.wd.sr.d1[13] ), .Q1(data_c), 
    .F0(\dd.wd.sr.d1[12].sig_000.FeedThruLUT ), 
    .F1(\dd.wd.sr.d1[13].sig_001.FeedThruLUT ));
  dd_wd_sr_SLICE_32 \dd.wd.sr.SLICE_32 ( .DI1(\dd.d1_13__N_218[11] ), 
    .DI0(\dd.wd.sr.d1_13__N_218[9] ), .D1(\dd.n1576 ), .C1(\dd.msg[15] ), 
    .B1(\dd.d1[10] ), .A1(\dd.init ), .D0(\dd.init ), .C0(\dd.wd.sr.d1[8] ), 
    .A0(\dd.chpdata[9] ), .CE(\dd.wd.sr.n883 ), .CLK(dclk), 
    .Q0(\dd.wd.sr.d1[9] ), .Q1(\dd.wd.sr.d1[11] ), 
    .F0(\dd.wd.sr.d1_13__N_218[9] ), .F1(\dd.d1_13__N_218[11] ));
  dd_wd_sr_SLICE_33 \dd.wd.sr.SLICE_33 ( .DI1(\dd.wd.sr.d1_13__N_218[7] ), 
    .DI0(\dd.wd.sr.d1_13__N_218[8] ), .D1(\dd.chpdata[7] ), 
    .C1(\dd.wd.sr.d1[6] ), .B1(\dd.init ), .C0(\dd.init ), 
    .B0(\dd.chpdata[8] ), .A0(\dd.wd.sr.d1[7] ), .CE(\dd.wd.sr.n883 ), 
    .CLK(dclk), .Q0(\dd.wd.sr.d1[8] ), .Q1(\dd.wd.sr.d1[7] ), 
    .F0(\dd.wd.sr.d1_13__N_218[8] ), .F1(\dd.wd.sr.d1_13__N_218[7] ));
  dd_wd_sr_SLICE_34 \dd.wd.sr.SLICE_34 ( .DI0(\dd.wd.sr.n794 ), 
    .D0(\dd.wd.sr.enpulse ), .B0(\dd.wd.sr.state[1] ), .A0(\dd.wd.cnt[1] ), 
    .LSR(\dd.wd.sr.state_FSM_illegal ), .CLK(dclk), .Q0(\dd.wd.sr.state[1] ), 
    .F0(\dd.wd.sr.n794 ));
  dd_wd_sr_SLICE_36 \dd.wd.sr.SLICE_36 ( .DI1(\dd.wd.sr.d1_13__N_218[5] ), 
    .DI0(\dd.wd.sr.d1_13__N_218[6] ), .D1(\dd.init ), .C1(\dd.chpdata[5] ), 
    .B1(\dd.wd.sr.d1[4] ), .D0(\dd.chpdata[6] ), .C0(\dd.init ), 
    .A0(\dd.wd.sr.d1[5] ), .CE(\dd.wd.sr.n883 ), .CLK(dclk), 
    .Q0(\dd.wd.sr.d1[6] ), .Q1(\dd.wd.sr.d1[5] ), 
    .F0(\dd.wd.sr.d1_13__N_218[6] ), .F1(\dd.wd.sr.d1_13__N_218[5] ));
  dd_wd_sr_SLICE_38 \dd.wd.sr.SLICE_38 ( .DI1(\dd.wd.sr.d1_13__N_218[3] ), 
    .DI0(\dd.wd.sr.d1_13__N_218[4] ), .D1(\dd.wd.sr.n18_adj_339 ), 
    .C1(\dd.init ), .A1(\dd.wd.sr.d1[2] ), .C0(\dd.wd.sr.n18_adj_340 ), 
    .B0(\dd.init ), .A0(\dd.wd.sr.d1[3] ), .CE(\dd.wd.sr.n883 ), .CLK(dclk), 
    .Q0(\dd.wd.sr.d1[4] ), .Q1(\dd.wd.sr.d1[3] ), 
    .F0(\dd.wd.sr.d1_13__N_218[4] ), .F1(\dd.wd.sr.d1_13__N_218[3] ));
  dd_wd_sr_SLICE_40 \dd.wd.sr.SLICE_40 ( .DI1(\dd.wd.sr.d1_13__N_218[1] ), 
    .DI0(\dd.wd.sr.d1_13__N_218[2] ), .D1(\dd.wd.sr.d1[0] ), 
    .C1(\dd.wd.sr.n21 ), .B1(\dd.init ), .A1(\dd.wd.sr.n1725 ), 
    .D0(\dd.wd.sr.n18 ), .C0(\dd.init ), .B0(\dd.wd.sr.d1[1] ), 
    .CE(\dd.wd.sr.n883 ), .CLK(dclk), .Q0(\dd.wd.sr.d1[2] ), 
    .Q1(\dd.wd.sr.d1[1] ), .F0(\dd.wd.sr.d1_13__N_218[2] ), 
    .F1(\dd.wd.sr.d1_13__N_218[1] ));
  dd_wd_sr_SLICE_43 \dd.wd.sr.SLICE_43 ( .DI0(\dd.wd.sr.d1_13__N_218[10] ), 
    .C0(\dd.wd.sr.d1[9] ), .B0(\dd.chpdata[10] ), .A0(\dd.init ), 
    .CE(\dd.wd.sr.n883 ), .CLK(dclk), .Q0(\dd.d1[10] ), 
    .F0(\dd.wd.sr.d1_13__N_218[10] ));
  dd_wd_sr_SLICE_46 \dd.wd.sr.SLICE_46 ( .DI1(\dd.wd.sr.n792 ), 
    .DI0(\dd.wd.sr.n290 ), .D1(\dd.wd.sr.nextstate_2__N_236 ), 
    .C1(\dd.wd.sr.state[1] ), .B1(\dd.wd.cnt[1] ), .A1(\dd.wd.sr.enpulse ), 
    .C0(\dd.wd.cnt[1] ), .A0(\dd.wd.sr.nextstate_2__N_236 ), 
    .LSR(\dd.wd.sr.state_FSM_illegal ), .CLK(dclk), .Q0(\dd.wd.sr.enpulse ), 
    .Q1(\dd.wd.sr.nextstate_2__N_236 ), .F0(\dd.wd.sr.n290 ), 
    .F1(\dd.wd.sr.n792 ));
  dd_ucnt_SLICE_48 \dd.ucnt.SLICE_48 ( 
    .DI1(\dd.chpdata_13__N_197.sig_005.FeedThruLUT ), 
    .DI0(\dd.ucnt.n60[7].sig_002.FeedThruLUT ), .D1(\dd.chpdata_13__N_197 ), 
    .B0(\dd.ucnt.n60[7] ), .CE(\dd.ucnt.n920 ), .LSR(\dd.cnt_FSM_illegal ), 
    .CLK(dclk), .Q0(\dd.ucnt.n60[0] ), .Q1(\dd.ucnt.n60[5] ), 
    .F0(\dd.ucnt.n60[7].sig_002.FeedThruLUT ), 
    .F1(\dd.chpdata_13__N_197.sig_005.FeedThruLUT ));
  dd_ucnt_SLICE_49 \dd.ucnt.SLICE_49 ( 
    .DI1(\dd.ucnt.n60[5].sig_004.FeedThruLUT ), 
    .DI0(\dd.ucnt.n60[6].sig_003.FeedThruLUT ), .D1(\dd.ucnt.n60[5] ), 
    .C0(\dd.ucnt.n60[6] ), .CE(\dd.ucnt.n920 ), .LSR(\dd.cnt_FSM_illegal ), 
    .CLK(dclk), .Q0(\dd.ucnt.n60[7] ), .Q1(\dd.ucnt.n60[6] ), 
    .F0(\dd.ucnt.n60[6].sig_003.FeedThruLUT ), 
    .F1(\dd.ucnt.n60[5].sig_004.FeedThruLUT ));
  dd_SLICE_53 \dd.SLICE_53 ( 
    .DI1(\dd.ucnt.chpdata_13__N_194.sig_008.FeedThruLUT ), 
    .DI0(\dd.chpdata_13__N_195.sig_007.FeedThruLUT ), 
    .A1(\dd.ucnt.chpdata_13__N_194 ), .A0(\dd.chpdata_13__N_195 ), 
    .CE(\dd.ucnt.n920 ), .LSR(\dd.cnt_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.chpdata_13__N_196 ), .Q1(\dd.chpdata_13__N_195 ), 
    .F0(\dd.chpdata_13__N_195.sig_007.FeedThruLUT ), 
    .F1(\dd.ucnt.chpdata_13__N_194.sig_008.FeedThruLUT ));
  dd_ucnt_SLICE_55 \dd.ucnt.SLICE_55 ( 
    .DI0(\dd.ucnt.n60[0].sig_009.FeedThruLUT ), .D0(\dd.ucnt.n60[0] ), 
    .CE(\dd.ucnt.n920 ), .LSR(\dd.cnt_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.ucnt.chpdata_13__N_194 ), 
    .F0(\dd.ucnt.n60[0].sig_009.FeedThruLUT ));
  dd_SLICE_56 \dd.SLICE_56 ( .DI0(\dd.n914 ), .C0(\dd.cn.nextstate_4__N_265 ), 
    .B0(done_c), .A0(\dd.n113 ), .CLK(dclk), .Q0(\dd.n575 ), .F0(\dd.n914 ));
  dd_SLICE_57 \dd.SLICE_57 ( .DI1(\dd.msg[1].sig_011.FeedThruLUT ), 
    .DI0(\dd.msg[0].sig_010.FeedThruLUT ), .C1(\dd.msg[1] ), .B0(\dd.msg[0] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[1] ), .Q1(\dd.msg[2] ), 
    .F0(\dd.msg[0].sig_010.FeedThruLUT ), .F1(\dd.msg[1].sig_011.FeedThruLUT ));
  dd_SLICE_59 \dd.SLICE_59 ( .DI1(\dd.msg[3].sig_013.FeedThruLUT ), 
    .DI0(\dd.msg[2].sig_012.FeedThruLUT ), .A1(\dd.msg[3] ), .D0(\dd.msg[2] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[3] ), .Q1(\dd.msg[4] ), 
    .F0(\dd.msg[2].sig_012.FeedThruLUT ), .F1(\dd.msg[3].sig_013.FeedThruLUT ));
  dd_SLICE_61 \dd.SLICE_61 ( .DI1(\dd.msg[5].sig_015.FeedThruLUT ), 
    .DI0(\dd.msg[4].sig_014.FeedThruLUT ), .A1(\dd.msg[5] ), .A0(\dd.msg[4] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[5] ), .Q1(\dd.msg[6] ), 
    .F0(\dd.msg[4].sig_014.FeedThruLUT ), .F1(\dd.msg[5].sig_015.FeedThruLUT ));
  dd_SLICE_63 \dd.SLICE_63 ( .DI1(\dd.msg[7].sig_017.FeedThruLUT ), 
    .DI0(\dd.msg[6].sig_016.FeedThruLUT ), .A1(\dd.msg[7] ), .C0(\dd.msg[6] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[7] ), .Q1(\dd.msg[8] ), 
    .F0(\dd.msg[6].sig_016.FeedThruLUT ), .F1(\dd.msg[7].sig_017.FeedThruLUT ));
  dd_SLICE_65 \dd.SLICE_65 ( .DI1(\dd.msg[9].sig_019.FeedThruLUT ), 
    .DI0(\dd.msg[8].sig_018.FeedThruLUT ), .A1(\dd.msg[9] ), .D0(\dd.msg[8] ), 
    .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[9] ), .Q1(\dd.msg[10] ), 
    .F0(\dd.msg[8].sig_018.FeedThruLUT ), .F1(\dd.msg[9].sig_019.FeedThruLUT ));
  dd_SLICE_67 \dd.SLICE_67 ( .DI1(\dd.msg[11].sig_021.FeedThruLUT ), 
    .DI0(\dd.msg[10].sig_020.FeedThruLUT ), .A1(\dd.msg[11] ), 
    .A0(\dd.msg[10] ), .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[11] ), 
    .Q1(\dd.msg[12] ), .F0(\dd.msg[10].sig_020.FeedThruLUT ), 
    .F1(\dd.msg[11].sig_021.FeedThruLUT ));
  dd_SLICE_69 \dd.SLICE_69 ( .DI1(\dd.msg[13].sig_023.FeedThruLUT ), 
    .DI0(\dd.msg[12].sig_022.FeedThruLUT ), .B1(\dd.msg[13] ), 
    .C0(\dd.msg[12] ), .CE(cen_c), .CLK(sck_c), .Q0(\dd.msg[13] ), 
    .Q1(\dd.msg[14] ), .F0(\dd.msg[12].sig_022.FeedThruLUT ), 
    .F1(\dd.msg[13].sig_023.FeedThruLUT ));
  dd_dcnt_SLICE_72 \dd.dcnt.SLICE_72 ( .DI1(\dd.dcnt.n62[2] ), 
    .DI0(\dd.dcnt.n62[1] ), .D1(\dd.nextstate_4__N_268 ), .C1(\dd.msg[15] ), 
    .B1(\dd.nextstate_4__N_273 ), .A1(\dd.dcnt.n49[2] ), .D0(\dd.msg[15] ), 
    .C0(\dd.nextstate_4__N_268 ), .B0(\dd.dcnt.n49[1] ), 
    .A0(\dd.nextstate_4__N_273 ), .CLK(dclk), .Q0(\dd.dcnt.shftcnt[1] ), 
    .Q1(\dd.dcnt.shftcnt[2] ), .F0(\dd.dcnt.n62[1] ), .F1(\dd.dcnt.n62[2] ));
  dd_cn_SLICE_76 \dd.cn.SLICE_76 ( 
    .DI1(\dd.cn.nextstate_4__N_270.sig_026.FeedThruLUT ), .DI0(\dd.cn.n778 ), 
    .A1(\dd.cn.nextstate_4__N_270 ), .D0(\dd.nextstate_4__N_273 ), 
    .B0(\dd.cn.nextstate_4__N_274 ), .A0(\dd.nextstate_4__N_278[2] ), 
    .LSR(\dd.cn.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.cn.nextstate_4__N_274 ), .Q1(\dd.cn.nextstate_4__N_271 ), 
    .F0(\dd.cn.n778 ), .F1(\dd.cn.nextstate_4__N_270.sig_026.FeedThruLUT ));
  dd_cn_SLICE_77 \dd.cn.SLICE_77 ( 
    .DI1(\dd.cn.nextstate_4__N_271.sig_025.FeedThruLUT ), .DI0(\dd.cn.n233 ), 
    .D1(\dd.cn.nextstate_4__N_271 ), .D0(\dd.chpdata_13__N_197 ), 
    .B0(\dd.nextstate_4__N_272 ), .LSR(\dd.cn.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.nextstate_4__N_273 ), .Q1(\dd.nextstate_4__N_272 ), 
    .F0(\dd.cn.n233 ), .F1(\dd.cn.nextstate_4__N_271.sig_025.FeedThruLUT ));
  dd_cn_SLICE_80 \dd.cn.SLICE_80 ( .DI1(\dd.cn.n776 ), .DI0(\dd.cn.n772 ), 
    .D1(\dd.nextstate_4__N_268 ), .B1(\dd.cn.nextstate_4__N_269 ), 
    .A1(\dd.nextstate_4__N_278[2] ), .C0(\dd.cn.nextstate_4__N_269 ), 
    .B0(\dd.cn.nextstate_4__N_274 ), .A0(\dd.nextstate_4__N_278[2] ), 
    .LSR(\dd.cn.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.cn.nextstate_4__N_270 ), .Q1(\dd.cn.nextstate_4__N_269 ), 
    .F0(\dd.cn.n772 ), .F1(\dd.cn.n776 ));
  dd_SLICE_82 \dd.SLICE_82 ( .DI1(\dd.cn.n223 ), 
    .DI0(\dd.nextstate_4__N_267.sig_027.FeedThruLUT ), .B1(cen_c), 
    .A1(\dd.cn.nextstate_4__N_266 ), .A0(\dd.nextstate_4__N_267 ), 
    .LSR(\dd.cn.state_FSM_illegal ), .CLK(dclk), .Q0(\dd.nextstate_4__N_268 ), 
    .Q1(\dd.nextstate_4__N_267 ), 
    .F0(\dd.nextstate_4__N_267.sig_027.FeedThruLUT ), .F1(\dd.cn.n223 ));
  dd_cn_SLICE_84 \dd.cn.SLICE_84 ( .DI1(\dd.cn.n769 ), .DI0(\dd.cn.n790 ), 
    .D1(\dd.cn.nextstate_4__N_265 ), .B1(cen_c), .D0(cen_c), 
    .C0(\dd.cn.nextstate_4__N_265 ), .B0(\dd.cn.nextstate_4__N_266 ), 
    .A0(done_c), .LSR(\dd.cn.state_FSM_illegal ), .CLK(dclk), 
    .Q0(\dd.cn.nextstate_4__N_266 ), .Q1(\dd.cn.nextstate_4__N_265 ), 
    .F0(\dd.cn.n790 ), .F1(\dd.cn.n769 ));
  dd_ucnt_SLICE_87 \dd.ucnt.SLICE_87 ( .D1(\dd.ucnt.n60[5] ), 
    .C1(\dd.ucnt.n105 ), .B1(\dd.chpdata_13__N_197 ), .A1(\dd.ucnt.n106 ), 
    .D0(\dd.ucnt.n60[0] ), .C0(\dd.ucnt.chpdata_13__N_194 ), 
    .B0(\dd.chpdata_13__N_196 ), .A0(\dd.chpdata_13__N_195 ), 
    .F0(\dd.ucnt.n105 ), .F1(\dd.ucnt.n109 ));
  dd_ucnt_SLICE_88 \dd.ucnt.SLICE_88 ( .D0(\dd.ucnt.n60[6] ), 
    .C0(\dd.ucnt.n109 ), .B0(\dd.ucnt.n60[5] ), .A0(\dd.ucnt.n1965 ), 
    .F0(\dd.ucnt.n111 ));
  dd_spi_SLICE_89 \dd.spi.SLICE_89 ( .D1(\dd.msg[6] ), .C1(\dd.n2_adj_342 ), 
    .B1(\dd.msg[4] ), .D0(\dd.chpdata_13__N_196 ), .B0(\dd.chpdata_13__N_195 ), 
    .A0(\dd.chpdata_13__N_197 ), .F0(\dd.n2_adj_342 ), .F1(\dd.n70 ));
  dd_dc_SLICE_90 \dd.dc.SLICE_90 ( .D1(\dd.n1554 ), .C1(\dd.dc.n1704 ), 
    .B1(\dd.dc.chp3_13__N_111 ), .A1(\dd.dc.chp4_13__N_153[5] ), 
    .D0(\dd.msg[4] ), .C0(\dd.dc.n715 ), .B0(\dd.n70 ), 
    .A0(\dd.dc.chp3_13__N_111 ), .F0(\dd.dc.n1704 ), .F1(\dd.dc.n1703 ));
  dd_spi_SLICE_91 \dd.spi.SLICE_91 ( .DI1(\dd.chpdata_13__N_35[0] ), 
    .D1(\dd.msg[7] ), .C1(\dd.n1576 ), .D0(\dd.n1554 ), .C0(\dd.msg[4] ), 
    .B0(\dd.n9 ), .A0(\dd.n1561 ), .CE(\dd.init ), .LSR(\dd.wd.sr.n908 ), 
    .CLK(dclk), .Q1(\dd.wd.sr.d1[0] ), .F0(\dd.n1576 ), 
    .F1(\dd.chpdata_13__N_35[0] ));
  dd_dc_SLICE_92 \dd.dc.SLICE_92 ( .C1(\dd.dc.chp2_13__N_174[5] ), 
    .B1(\dd.dc.chp3_13__N_111 ), .A1(\dd.n1561 ), .D0(\dd.msg[4] ), 
    .C0(\dd.msg[6] ), .B0(\dd.chpdata_13__N_195 ), .F0(\dd.n1561 ), 
    .F1(\dd.dc.n1562 ));
  dd_dc_SLICE_94 \dd.dc.SLICE_94 ( .D1(\dd.dc.n1703 ), .C1(\dd.dc.n6_adj_336 ), 
    .B1(\dd.msg[13] ), .A1(\dd.msg[15] ), .D0(\dd.dc.chp3_13__N_109[5] ), 
    .C0(\dd.dc.n1562 ), .B0(\dd.n1568 ), .A0(\dd.dc.chp3_13__N_111 ), 
    .F0(\dd.dc.n6_adj_336 ), .F1(\dd.chpdata[9] ));
  dd_cn_SLICE_95 \dd.cn.SLICE_95 ( .D1(\dd.cn.nextstate_4__N_270 ), 
    .C1(\dd.cn.n249 ), .B1(\dd.cn.n250 ), .A1(\dd.cn.nextstate_4__N_271 ), 
    .D0(done_c), .C0(\dd.nextstate_4__N_272 ), .B0(\dd.nextstate_4__N_273 ), 
    .A0(\dd.cn.nextstate_4__N_274 ), .F0(\dd.cn.n249 ), .F1(\dd.cn.n253 ));
  dd_cn_SLICE_96 \dd.cn.SLICE_96 ( .D1(\dd.cn.nextstate_4__N_269 ), 
    .C1(\dd.cn.n255 ), .B1(\dd.cn.n1980 ), .A1(\dd.nextstate_4__N_268 ), 
    .D0(\dd.cn.n1987 ), .C0(\dd.cn.n253 ), .B0(\dd.cn.nextstate_4__N_269 ), 
    .A0(\dd.cn.nextstate_4__N_270 ), .F0(\dd.cn.n255 ), .F1(\dd.cn.n257 ));
  dd_cn_SLICE_98 \dd.cn.SLICE_98 ( .D1(\dd.nextstate_4__N_268 ), 
    .C1(\dd.cn.n1974 ), .B1(\dd.nextstate_4__N_267 ), .A1(\dd.cn.n257 ), 
    .D0(\dd.cn.n250 ), .C0(\dd.cn.nextstate_4__N_269 ), 
    .B0(\dd.cn.nextstate_4__N_270 ), .A0(\dd.cn.nextstate_4__N_271 ), 
    .F0(\dd.cn.n1974 ), .F1(\dd.cn.n259 ));
  dd_cn_SLICE_99 \dd.cn.SLICE_99 ( .D1(\dd.cn.n259 ), .C1(\dd.cn.n1971 ), 
    .B1(\dd.nextstate_4__N_267 ), .A1(\dd.cn.nextstate_4__N_266 ), 
    .D0(\dd.cn.nextstate_4__N_270 ), .C0(\dd.cn.n1987 ), 
    .B0(\dd.nextstate_4__N_268 ), .A0(\dd.cn.nextstate_4__N_269 ), 
    .F0(\dd.cn.n1971 ), .F1(\dd.cn.n261 ));
  dd_cn_SLICE_100 \dd.cn.SLICE_100 ( .D0(\dd.cn.nextstate_4__N_266 ), 
    .C0(\dd.cn.n261 ), .B0(\dd.cn.n1969 ), .A0(\dd.cn.nextstate_4__N_265 ), 
    .F0(n263));
  dd_wd_sr_SLICE_101 \dd.wd.sr.SLICE_101 ( .C1(\dd.init ), 
    .B1(\dd.wd.sr.enpulse ), .D0(\dd.cn.nextstate_4__N_269 ), 
    .C0(\dd.cn.nextstate_4__N_270 ), .B0(\dd.cn.nextstate_4__N_271 ), 
    .A0(\dd.cn.nextstate_4__N_274 ), .F0(\dd.init ), .F1(\dd.wd.sr.n883 ));
  dd_wd_sr_SLICE_103 \dd.wd.sr.SLICE_103 ( .D1(\dd.n2 ), .C1(\dd.n72 ), 
    .B1(\dd.n2_adj_342 ), .A1(\dd.n6 ), .C0(\dd.msg[6] ), .A0(\dd.msg[4] ), 
    .F0(\dd.n72 ), .F1(\dd.wd.sr.n1695 ));
  dd_wd_sr_SLICE_105 \dd.wd.sr.SLICE_105 ( .D1(\dd.msg[6] ), 
    .C1(\dd.wd.sr.n21 ), .B1(\dd.msg[15] ), .A1(\dd.msg[9] ), .D0(\dd.n1561 ), 
    .C0(\dd.n70 ), .B0(\dd.n1568 ), .A0(\dd.n1554 ), .F0(\dd.wd.sr.n21 ), 
    .F1(\dd.wd.sr.n18 ));
  dd_ucnt_SLICE_107 \dd.ucnt.SLICE_107 ( .D1(\dd.chpdata_13__N_197 ), 
    .C1(\dd.ucnt.n106 ), .D0(\dd.chpdata_13__N_196 ), 
    .C0(\dd.ucnt.chpdata_13__N_194 ), .B0(\dd.ucnt.n60[0] ), 
    .A0(\dd.chpdata_13__N_195 ), .F0(\dd.ucnt.n106 ), .F1(\dd.ucnt.n1965 ));
  dd_ucnt_SLICE_108 \dd.ucnt.SLICE_108 ( .D1(\dd.ucnt.n111 ), 
    .C1(\dd.ucnt.n1963 ), .B1(\dd.ucnt.n60[6] ), .A1(\dd.ucnt.n60[7] ), 
    .D0(\dd.ucnt.n60[5] ), .C0(\dd.ucnt.n106 ), .A0(\dd.chpdata_13__N_197 ), 
    .F0(\dd.ucnt.n1963 ), .F1(\dd.n113 ));
  dd_ucnt_SLICE_109 \dd.ucnt.SLICE_109 ( .D1(\dd.nextstate_4__N_272 ), 
    .C1(\dd.nextstate_4__N_267 ), .A1(\dd.cnt_FSM_illegal ), .C0(done_c), 
    .B0(\dd.cn.nextstate_4__N_265 ), .A0(\dd.n575 ), .F0(\dd.cnt_FSM_illegal ), 
    .F1(\dd.ucnt.n920 ));
  dd_spi_SLICE_111 \dd.spi.SLICE_111 ( .D1(\dd.dc.chp4_13__N_153[6] ), 
    .C1(\dd.n1554 ), .B1(\dd.dc.chp4_13__N_153[5] ), 
    .A1(\dd.dc.chp3_13__N_111 ), .D0(\dd.msg[4] ), .B0(\dd.chpdata_13__N_197 ), 
    .A0(\dd.msg[6] ), .F0(\dd.n1554 ), .F1(\dd.dc.n1556 ));
  dd_dcnt_SLICE_113 \dd.dcnt.SLICE_113 ( .D1(\dd.dcnt.shftcnt[6] ), 
    .C1(\dd.dcnt.n18 ), .B1(\dd.dcnt.shftcnt[3] ), .A1(\dd.dcnt.shftcnt[10] ), 
    .D0(\dd.dcnt.shftcnt[7] ), .C0(\dd.dcnt.shftcnt[0] ), 
    .B0(\dd.dcnt.shftcnt[2] ), .A0(\dd.dcnt.shftcnt[9] ), .F0(\dd.dcnt.n18 ), 
    .F1(\dd.dcnt.n20 ));
  dd_dcnt_SLICE_115 \dd.dcnt.SLICE_115 ( .B0(\dd.dcnt.shftcnt[1] ), 
    .A0(\dd.dcnt.shftcnt[5] ), .F0(\dd.dcnt.n16 ));
  dd_dcnt_SLICE_116 \dd.dcnt.SLICE_116 ( .C1(\dd.nextstate_4__N_278[2] ), 
    .A1(\dd.state[0] ), .D0(\dd.dcnt.shftcnt[8] ), .C0(\dd.dcnt.n20 ), 
    .B0(\dd.dcnt.n16 ), .A0(\dd.dcnt.shftcnt[4] ), 
    .F0(\dd.nextstate_4__N_278[2] ), .F1(\dd.dcnt.n4 ));
  dd_dc_SLICE_117 \dd.dc.SLICE_117 ( .C1(\dd.dc.chp3_13__N_111 ), 
    .A1(\dd.dc.chp3_13__N_109[5] ), .D0(\dd.msg[11] ), .C0(\dd.msg[14] ), 
    .B0(\dd.msg[12] ), .A0(\dd.msg[13] ), .F0(\dd.dc.chp3_13__N_111 ), 
    .F1(\dd.dc.n610 ));
  dd_dc_SLICE_119 \dd.dc.SLICE_119 ( .D0(\dd.dc.chp2_13__N_174[5] ), 
    .C0(\dd.dc.chp3_13__N_111 ), .B0(\dd.n1561 ), 
    .A0(\dd.dc.chp2_13__N_174[6] ), .F0(\dd.dc.n1563 ));
  dd_dc_SLICE_120 \dd.dc.SLICE_120 ( .D1(\dd.msg[15] ), .C1(\dd.dc.n1698 ), 
    .B1(\dd.msg[14] ), .A1(\dd.dc.n6_c ), .D0(\dd.dc.n1563 ), 
    .C0(\dd.dc.n610 ), .B0(\dd.dc.chp3_13__N_109[6] ), .A0(\dd.n1568 ), 
    .F0(\dd.dc.n6_c ), .F1(\dd.chpdata[10] ));
  dd_dc_SLICE_122 \dd.dc.SLICE_122 ( .D0(\dd.msg[4] ), .C0(\dd.dc.n1556 ), 
    .B0(\dd.dc.n715 ), .A0(\dd.n70 ), .F0(\dd.dc.n1698 ));
  dd_dc_SLICE_123 \dd.dc.SLICE_123 ( .C1(\dd.chpdata_13__N_196 ), 
    .B1(\dd.dc.chp3_13__N_109[2] ), .D0(\dd.chpdata_13__N_196 ), 
    .C0(\dd.dc.chp3_13__N_109[1] ), .F0(\dd.dc.n1729 ), .F1(\dd.dc.n1727 ));
  dd_dc_SLICE_124 \dd.dc.SLICE_124 ( .D1(\dd.msg[6] ), .C1(\dd.msg[4] ), 
    .B1(\dd.dc.n1728 ), .A1(\dd.dc.n1729 ), .D0(\dd.chpdata_13__N_196 ), 
    .C0(\dd.chpdata_13__N_197 ), .B0(\dd.chpdata_13__N_195 ), .A0(\dd.msg[0] ), 
    .F0(\dd.dc.n1728 ), .F1(\dd.dc.n1717 ));
  dd_dc_SLICE_125 \dd.dc.SLICE_125 ( .D1(\dd.dc.n1717 ), .C1(\dd.dc.n4 ), 
    .B1(\dd.msg[9] ), .A1(\dd.msg[15] ), .D0(\dd.dc.chp2_13__N_174[1] ), 
    .C0(\dd.n1554 ), .B0(\dd.dc.chp4_13__N_153[1] ), .A0(\dd.n1561 ), 
    .F0(\dd.dc.n4 ), .F1(\dd.chpdata[5] ));
  dd_dc_SLICE_128 \dd.dc.SLICE_128 ( .D1(\dd.msg[6] ), .C1(\dd.dc.n1726 ), 
    .B1(\dd.dc.n1727 ), .A1(\dd.msg[4] ), .D0(\dd.chpdata_13__N_195 ), 
    .C0(\dd.chpdata_13__N_197 ), .B0(\dd.chpdata_13__N_196 ), .A0(\dd.msg[1] ), 
    .F0(\dd.dc.n1726 ), .F1(\dd.dc.n1715 ));
  dd_dc_SLICE_129 \dd.dc.SLICE_129 ( .D1(\dd.dc.n1715 ), 
    .C1(\dd.dc.n4_adj_333 ), .B1(\dd.msg[10] ), .A1(\dd.msg[15] ), 
    .D0(\dd.dc.chp2_13__N_174[2] ), .C0(\dd.n1554 ), 
    .B0(\dd.dc.chp4_13__N_153[2] ), .A0(\dd.n1561 ), .F0(\dd.dc.n4_adj_333 ), 
    .F1(\dd.chpdata[6] ));
  dd_dc_SLICE_131 \dd.dc.SLICE_131 ( .D1(\dd.msg[6] ), 
    .C0(\dd.dc.chp3_13__N_109[3] ), .A0(\dd.msg[6] ), .F0(\dd.dc.n1719 ), 
    .F1(\dd.dc.chp3_13__N_130 ));
  dd_dc_SLICE_132 \dd.dc.SLICE_132 ( .D1(\dd.msg[4] ), .C1(\dd.dc.n1718 ), 
    .B1(\dd.chpdata_13__N_196 ), .A1(\dd.dc.n1719 ), 
    .D0(\dd.chpdata_13__N_197 ), .C0(\dd.msg[6] ), .B0(\dd.msg[2] ), 
    .A0(\dd.chpdata_13__N_195 ), .F0(\dd.dc.n1718 ), .F1(\dd.dc.n1713 ));
  dd_dc_SLICE_133 \dd.dc.SLICE_133 ( .D1(\dd.msg[11] ), .C1(\dd.dc.n1713 ), 
    .B1(\dd.msg[15] ), .A1(\dd.dc.n4_adj_334 ), .D0(\dd.dc.chp4_13__N_153[3] ), 
    .C0(\dd.n1554 ), .B0(\dd.dc.chp2_13__N_174[3] ), .A0(\dd.n1561 ), 
    .F0(\dd.dc.n4_adj_334 ), .F1(\dd.chpdata[7] ));
  dd_dc_SLICE_135 \dd.dc.SLICE_135 ( .D1(\dd.n1561 ), .C1(\dd.n1568 ), 
    .B1(\dd.dc.chp3_13__N_109[4] ), .A1(\dd.dc.chp2_13__N_174[4] ), 
    .C0(\dd.msg[4] ), .B0(\dd.chpdata_13__N_196 ), .A0(\dd.msg[6] ), 
    .F0(\dd.n1568 ), .F1(\dd.dc.n6_adj_335 ));
  dd_dc_SLICE_137 \dd.dc.SLICE_137 ( .D1(\dd.msg[15] ), .C1(\dd.dc.n1708 ), 
    .B1(\dd.dc.n6_adj_335 ), .A1(\dd.msg[12] ), .D0(\dd.dc.n708 ), 
    .C0(\dd.msg[3] ), .B0(\dd.n70 ), .A0(\dd.dc.n1557 ), .F0(\dd.dc.n1708 ), 
    .F1(\dd.chpdata[8] ));
  dd_dc_SLICE_138 \dd.dc.SLICE_138 ( .C1(\dd.msg[4] ), .B1(\dd.msg[6] ), 
    .A1(\dd.chpdata_13__N_197 ), .D0(\dd.msg[4] ), .C0(\dd.msg[6] ), 
    .B0(\dd.chpdata_13__N_197 ), .A0(\dd.dc.chp4_13__N_153[4] ), 
    .F0(\dd.dc.n1557 ), .F1(\dd.n2 ));
  dd_dc_SLICE_139 \dd.dc.SLICE_139 ( .C1(\dd.dc.n708 ), .A1(\dd.msg[3] ), 
    .D0(\dd.msg[1] ), .C0(\dd.msg[6] ), .B0(\dd.msg[2] ), .A0(\dd.msg[0] ), 
    .F0(\dd.dc.n708 ), .F1(\dd.dc.n715 ));
  dd_cn_SLICE_141 \dd.cn.SLICE_141 ( .C1(\dd.cn.n250 ), 
    .B1(\dd.cn.nextstate_4__N_271 ), .D0(done_c), .C0(\dd.nextstate_4__N_273 ), 
    .B0(\dd.nextstate_4__N_272 ), .A0(\dd.cn.nextstate_4__N_274 ), 
    .F0(\dd.cn.n250 ), .F1(\dd.cn.n1987 ));
  dd_cn_SLICE_145 \dd.cn.SLICE_145 ( .D1(\dd.nextstate_4__N_267 ), 
    .C1(\dd.cn.n1980 ), .B1(\dd.nextstate_4__N_268 ), 
    .A1(\dd.cn.nextstate_4__N_269 ), .D0(\dd.cn.n250 ), 
    .C0(\dd.cn.nextstate_4__N_271 ), .A0(\dd.cn.nextstate_4__N_270 ), 
    .F0(\dd.cn.n1980 ), .F1(\dd.cn.n1969 ));
  dd_cn_SLICE_147 \dd.cn.SLICE_147 ( .D1(\dd.cn.nextstate_4__N_270 ), 
    .C1(\dd.cn.n876 ), .B1(\dd.nextstate_4__N_268 ), 
    .A1(\dd.cn.nextstate_4__N_266 ), .C0(\dd.cn.nextstate_4__N_274 ), 
    .A0(\dd.nextstate_4__N_272 ), .F0(\dd.cn.n876 ), .F1(led_c_0));
  dd_cn_SLICE_149 \dd.cn.SLICE_149 ( .D1(\dd.cn.n6 ), 
    .C1(\dd.cn.nextstate_4__N_271 ), .B1(\dd.nextstate_4__N_268 ), 
    .A1(\dd.nextstate_4__N_273 ), .C0(\dd.cn.nextstate_4__N_274 ), 
    .A0(\dd.nextstate_4__N_267 ), .F0(\dd.cn.n6 ), .F1(led_c_1));
  dd_dc_SLICE_151 \dd.dc.SLICE_151 ( .B1(\dd.msg[4] ), 
    .D0(\dd.chpdata_13__N_195 ), .C0(\dd.msg[4] ), .B0(\dd.chpdata_13__N_196 ), 
    .A0(\dd.msg[6] ), .F0(\dd.n6 ), .F1(\dd.dc.chp1_13__N_65 ));
  dd_dc_SLICE_152 \dd.dc.SLICE_152 ( 
    .DI1(\dd.chpdata_13__N_196.sig_006.FeedThruLUT ), 
    .C1(\dd.chpdata_13__N_196 ), .D0(\dd.chpdata_13__N_196 ), 
    .C0(\dd.chpdata_13__N_195 ), .B0(\dd.msg[6] ), .A0(\dd.chpdata_13__N_197 ), 
    .CE(\dd.ucnt.n920 ), .LSR(\dd.cnt_FSM_illegal ), .CLK(dclk), 
    .Q1(\dd.chpdata_13__N_197 ), .F0(\dd.n9 ), 
    .F1(\dd.chpdata_13__N_196.sig_006.FeedThruLUT ));
  dd_cn_SLICE_154 \dd.cn.SLICE_154 ( .D1(\dd.nextstate_4__N_273 ), 
    .A1(\dd.nextstate_4__N_268 ), .D0(\dd.nextstate_4__N_272 ), 
    .C0(\dd.cn.nextstate_4__N_269 ), .B0(\dd.nextstate_4__N_273 ), 
    .A0(\dd.cn.nextstate_4__N_274 ), .F0(led_c_2), .F1(\dd.shftset ));
  SLICE_159 SLICE_159( .F0(VCC_net));
  SLICE_160 SLICE_160( .DI1(n29), .B1(n4), .A1(n5_2), .B0(n5_2), .A0(n4), 
    .LSR(reset_N_12), .CLK(clk_c), .Q1(n4), .F0(n1208), .F1(n29));
  dd_wd_SLICE_161 \dd.wd.SLICE_161 ( .DI1(\dd.wd.wrcnt.n5[1] ), 
    .D1(\dd.wd.cnt[1] ), .B1(\dd.wd.wrcnt.cnt[0] ), .A0(\dd.wd.cnt[1] ), 
    .CE(\dd.n526 ), .LSR(\dd.wrreset ), .CLK(dclk), .Q1(\dd.wd.cnt[1] ), 
    .F0(wr_c_1), .F1(\dd.wd.wrcnt.n5[1] ));
  dd_wd_SLICE_162 \dd.wd.SLICE_162 ( .DI1(n910), .D1(\dd.wd.state[1] ), 
    .C1(\dd.wd.nextstate_2__N_204 ), .B1(\dd.state[0] ), .A1(reset_c), 
    .D0(reset_c), .A0(\dd.wd.n571 ), .CLK(dclk), .Q1(\dd.wd.n571 ), 
    .F0(\dd.wd.state_FSM_illegal ), .F1(n910));
  dd_wd_sr_SLICE_163 \dd.wd.sr.SLICE_163 ( .DI1(n911), 
    .D1(\dd.wd.sr.state[1] ), .C1(\dd.wd.sr.nextstate_2__N_236 ), .B1(reset_c), 
    .A1(\dd.wd.sr.enpulse ), .C0(\dd.wd.sr.n579 ), .A0(reset_c), .CLK(dclk), 
    .Q1(\dd.wd.sr.n579 ), .F0(\dd.wd.sr.state_FSM_illegal ), .F1(n911));
  dd_wd_sr_SLICE_164 \dd.wd.sr.SLICE_164 ( .DI1(n912), .D1(reset_c), .B1(dclk), 
    .A0(reset_c), .CLK(\counter[4] ), .Q1(dclk), .F0(reset_N_12), .F1(n912));
  dd_wd_sr_SLICE_165 \dd.wd.sr.SLICE_165 ( .D1(\dd.msg[10] ), 
    .C1(\dd.msg[15] ), .B1(\dd.msg[7] ), .A1(\dd.wd.sr.n21 ), 
    .B0(\dd.msg[15] ), .A0(\dd.msg[8] ), .F0(\dd.wd.sr.n1725 ), 
    .F1(\dd.wd.sr.n18_adj_339 ));
  dd_wd_sr_SLICE_166 \dd.wd.sr.SLICE_166 ( .DI1(\dd.wd.sr.d1_13__N_218[12] ), 
    .D1(\dd.wd.sr.d1[11] ), .C1(\dd.msg[15] ), .B1(\dd.wd.sr.n1695 ), 
    .A1(\dd.init ), .B0(\dd.msg[15] ), .A0(\dd.init ), .CE(\dd.wd.sr.n883 ), 
    .CLK(dclk), .Q1(\dd.wd.sr.d1[12] ), .F0(\dd.wd.sr.n908 ), 
    .F1(\dd.wd.sr.d1_13__N_218[12] ));
  dd_wd_sr_SLICE_168 \dd.wd.sr.SLICE_168 ( 
    .DI1(\dd.msg[14].sig_024.FeedThruLUT ), .A1(\dd.msg[14] ), 
    .D0(\dd.msg[8] ), .C0(\dd.wd.sr.n21 ), .B0(\dd.msg[15] ), .A0(\dd.msg[5] ), 
    .CE(cen_c), .CLK(sck_c), .Q1(\dd.msg[15] ), .F0(\dd.wd.sr.n18_adj_340 ), 
    .F1(\dd.msg[14].sig_024.FeedThruLUT ));
  dd_cn_SLICE_179 \dd.cn.SLICE_179 ( .B0(\dd.cn.nextstate_4__N_270 ), 
    .A0(\dd.nextstate_4__N_267 ), .F0(\dd.wrreset ));
  dd_cn_SLICE_180 \dd.cn.SLICE_180 ( .D1(\dd.nextstate_4__N_272 ), 
    .B1(\dd.nextstate_4__N_267 ), .C0(\dd.nextstate_4__N_267 ), .F0(cs_c), 
    .F1(csclk_c));
  dd_cn_SLICE_182 \dd.cn.SLICE_182 ( .DI1(n915), .D1(reset_c), .B1(n263), 
    .C0(reset_c), .A0(\dd.cn.n573 ), .CLK(dclk), .Q1(\dd.cn.n573 ), 
    .F0(\dd.cn.state_FSM_illegal ), .F1(n915));
  dd_cn_SLICE_184 \dd.cn.SLICE_184 ( .DI1(\dd.cn.n780 ), .D1(cen_c), 
    .C1(\dd.nextstate_4__N_272 ), .B1(done_c), .A1(\dd.chpdata_13__N_197 ), 
    .D0(done_c), .C0(\dd.cn.nextstate_4__N_270 ), 
    .B0(\dd.cn.nextstate_4__N_271 ), .LSR(\dd.cn.state_FSM_illegal ), 
    .CLK(dclk), .Q1(done_c), .F0(led_c_3), .F1(\dd.cn.n780 ));
  dd_cn_SLICE_185 \dd.cn.SLICE_185 ( .DI1(\dd.wd.wrcnt.n9[0] ), .C1(\dd.n526 ), 
    .B1(\dd.wd.wrcnt.cnt[0] ), .D0(\dd.cn.nextstate_4__N_270 ), 
    .C0(\dd.cn.nextstate_4__N_274 ), .B0(\dd.nextstate_4__N_267 ), 
    .A0(\dd.cn.nextstate_4__N_269 ), .LSR(\dd.wrreset ), .CLK(dclk), 
    .Q1(\dd.wd.wrcnt.cnt[0] ), .F0(\dd.n526 ), .F1(\dd.wd.wrcnt.n9[0] ));
  dd_spi_msg_i0_i0 \dd.spi.msg_i0_i0 ( .PADDI(sdi_c), .CE(cen_c), 
    .INCLK(sck_c), .DI0(\dd.msg[0] ));
  csclk csclk_I( .PADDO(csclk_c), .csclk(csclk));
  done done_I( .PADDO(done_c), .done(done));
  data data_I( .PADDO(data_c), .data(data));
  wr wr_I( .PADDO(wr_c_1), .wr(wr));
  cs cs_I( .PADDO(cs_c), .cs(cs));
  led_3_ \led[3]_I ( .PADDO(led_c_3), .led3(led[3]));
  led_2_ \led[2]_I ( .PADDO(led_c_2), .led2(led[2]));
  led_1_ \led[1]_I ( .PADDO(led_c_1), .led1(led[1]));
  led_0_ \led[0]_I ( .PADDO(led_c_0), .led0(led[0]));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  reset reset_I( .PADDI(reset_c), .reset(reset));
  sck sck_I( .PADDI(sck_c), .sck(sck));
  sdi sdi_I( .PADDI(sdi_c), .sdi(sdi));
  cen cen_I( .PADDI(cen_c), .cen(cen));
endmodule

module dd_dcnt_SLICE_0 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \dd/dcnt/cnt_321_add_4_12 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/dcnt/cnt_321__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module dd_dcnt_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dd/dcnt/cnt_321_add_4_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/dcnt/cnt_321__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/dcnt/cnt_321__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dd_dcnt_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dd/dcnt/cnt_321_add_4_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/dcnt/cnt_321__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/dcnt/cnt_321__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dd_dcnt_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \dd/dcnt/cnt_321_add_4_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/dcnt/cnt_321__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/dcnt/cnt_321__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dd_dcnt_SLICE_4 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \dd/dcnt/cnt_321_add_4_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dd/dcnt/cnt_321__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module dd_dcnt_SLICE_5 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \dd/dcnt/cnt_321_add_4_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \dd/dcnt/cnt_321__i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dd_dc_SLICE_6 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_312_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_7 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_311_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_8 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dd/dc/add_313_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_9 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dd/dc/add_312_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_10 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, 
    COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_312_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_11 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_311_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_12 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_313_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_13 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \dd/dc/add_311_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_14 ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_311_add_5_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_15 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_313_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_313_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_17 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \dd/dc/add_312_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 i963_2_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 i956_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 counter_320__i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 counter_320__i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_21 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 i970_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 counter_320__i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_22 ( input DI0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 i947_1_lut( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 counter_320__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_SLICE_23 ( input DI1, DI0, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \dd/wd/i77_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40006 \dd/wd/i533_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \dd/wd/state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \dd/wd/state_FSM_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_SLICE_24 ( input DI0, D0, C0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40007 \dd/wd/i513_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/state_FSM_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_29 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \dd.wd.sr.SLICE_29_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \dd.wd.sr.SLICE_29_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \dd/wd/sr/sdo ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre20001 \dd/wd/sr/d1_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module dd_wd_sr_SLICE_32 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40010 \dd/spi/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \dd/wd/sr/d1_13__I_0_2_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/sr/d1_i11 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \dd/wd/sr/d1_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x4E44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_33 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40012 \dd/wd/sr/d1_13__I_0_2_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \dd/wd/sr/d1_13__I_0_2_i9_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \dd/wd/sr/d1_i7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \dd/wd/sr/d1_i8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_34 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40014 \dd/wd/sr/i536_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/sr/state_FSM_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xAA88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \dd/wd/sr/d1_13__I_0_2_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \dd/wd/sr/d1_13__I_0_2_i7_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \dd/wd/sr/d1_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \dd/wd/sr/d1_i6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_38 ( input DI1, DI0, D1, C1, A1, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \dd/wd/sr/i37_3_lut_adj_48 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \dd/wd/sr/i37_3_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \dd/wd/sr/d1_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \dd/wd/sr/d1_i4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_40 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \dd/wd/sr/i27_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \dd/wd/sr/i37_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/sr/d1_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));
  ffsre2 \dd/wd/sr/d1_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_43 ( input DI0, C0, B0, A0, CE, CLK, output Q0, F0 );
  wire   GNDI, CLK_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40021 \dd/wd/sr/d1_13__I_0_2_i11_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/sr/d1_i10 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q0));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_46 ( input DI1, DI0, D1, C1, B1, A1, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \dd/wd/sr/i535_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \dd/wd/sr/i194_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \dd/wd/sr/state_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/wd/sr/state_FSM_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_48 ( input DI1, DI0, D1, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \dd.ucnt.SLICE_48_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \dd.ucnt.SLICE_48_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dd/ucnt/cnt_FSM_i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \dd/ucnt/cnt_FSM_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_49 ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \dd.ucnt.SLICE_49_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \dd.ucnt.SLICE_49_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dd/ucnt/cnt_FSM_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \dd/ucnt/cnt_FSM_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_SLICE_53 ( input DI1, DI0, A1, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40008 \dd.SLICE_53_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \dd.SLICE_53_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dd/ucnt/cnt_FSM_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \dd/ucnt/cnt_FSM_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dd_ucnt_SLICE_55 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40027 \dd.ucnt.SLICE_55_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/ucnt/cnt_FSM_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_SLICE_56 ( input DI0, C0, B0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40028 \dd/cn/i656_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/ucnt/i60 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_SLICE_57 ( input DI1, DI0, C1, B0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40029 \dd.SLICE_57_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \dd.SLICE_57_K0 ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_SLICE_59 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \dd.SLICE_59_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \dd.SLICE_59_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dd_SLICE_61 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \dd.SLICE_61_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \dd.SLICE_61_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dd_SLICE_63 ( input DI1, DI0, A1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \dd.SLICE_63_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \dd.SLICE_63_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dd_SLICE_65 ( input DI1, DI0, A1, D0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \dd.SLICE_65_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \dd.SLICE_65_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dd_SLICE_67 ( input DI1, DI0, A1, A0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40008 \dd.SLICE_67_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \dd.SLICE_67_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module dd_SLICE_69 ( input DI1, DI0, B1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \dd.SLICE_69_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \dd.SLICE_69_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \dd/spi/msg_i0_i13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dcnt_SLICE_72 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40031 \dd/dcnt/cnt_321_mux_6_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \dd/dcnt/cnt_321_mux_6_i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \dd/dcnt/cnt_321__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/dcnt/cnt_321__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_76 ( input DI1, DI0, A1, D0, B0, A0, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \dd.cn.SLICE_76_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \dd/cn/i525_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \dd/cn/state_FSM_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/cn/state_FSM_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_77 ( input DI1, DI0, D1, D0, B0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40024 \dd.cn.SLICE_77_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40034 \dd/cn/i145_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \dd/cn/state_FSM_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/cn/state_FSM_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_80 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40035 \dd/cn/i523_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \dd/cn/i519_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dd/cn/state_FSM_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/cn/state_FSM_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFF88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5454") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_SLICE_82 ( input DI1, DI0, B1, A1, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \dd/cn/i135_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 \dd.SLICE_82_K0 ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \dd/cn/state_FSM_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/cn/state_FSM_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module dd_cn_SLICE_84 ( input DI1, DI0, D1, B1, D0, C0, B0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \dd/cn/i517_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \dd/cn/i534_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \dd/cn/state_FSM_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \dd/cn/state_FSM_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40039 \dd/ucnt/i53_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \dd/ucnt/i49_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xEEB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFEE9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_88 ( input D0, C0, B0, A0, output F0 );

  lut40041 \dd/ucnt/i55_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_spi_SLICE_89 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \dd/spi/i83_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \dd/dc/i2_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \dd/dc/i1396_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \dd/dc/i1378_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF6F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x2112") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_spi_SLICE_91 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40046 \dd/dc/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \dd/spi/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \dd/wd/sr/d1_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(LSR_dly), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (negedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_92 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40048 \dd/dc/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \dd/dc/i1_2_lut_3_lut_adj_46 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x2828") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \dd/dc/rg_3__I_0_2_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \dd/dc/i2_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40052 \dd/cn/i165_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \dd/cn/i161_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xEED8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFEE9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \dd/cn/i169_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40055 \dd/cn/i167_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40056 \dd/cn/i171_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \dd/cn/i168_rep_26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40058 \dd/cn/i173_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \dd/cn/i170_rep_23_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xFDA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_100 ( input D0, C0, B0, A0, output F0 );

  lut40060 \dd/cn/i175_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_101 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \dd/wd/sr/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \dd/cn/i1457_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_103 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \dd/wd/sr/i1383_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \dd/spi/i85_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40065 \dd/wd/sr/i38_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 \dd/wd/sr/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_107 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \dd/ucnt/i52_rep_17_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 \dd/ucnt/i50_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_108 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \dd/ucnt/i57_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \dd/ucnt/i54_rep_15_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_ucnt_SLICE_109 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40070 \dd/ucnt/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \dd/cn/i61_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_spi_SLICE_111 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \dd/dc/i1_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \dd/spi/i80_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x7080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x8800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dcnt_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \dd/dcnt/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \dd/dcnt/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dcnt_SLICE_115 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40076 \dd/dcnt/i5_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dcnt_SLICE_116 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \dd/dcnt/i1460_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \dd/dcnt/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x5F5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_117 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \dd/dc/i392_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \dd/dc/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_119 ( input D0, C0, B0, A0, output F0 );

  lut40081 \dd/dc/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x4888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \dd/dc/rg_3__I_0_2_i11_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40083 \dd/dc/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFF28") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_122 ( input D0, C0, B0, A0, output F0 );

  lut40084 \dd/dc/i1370_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_123 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40085 \dd/dc/i1403_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40086 \dd/dc/i1404_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \dd.dc.i1386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \dd.dc.i1401_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \dd/dc/rg_3__I_0_2_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 \dd/dc/i1_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \dd.dc.i1387_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \dd.dc.i1400_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x4450") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40050 \dd/dc/rg_3__I_0_2_i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 \dd/dc/i1_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module dd_dc_SLICE_131 ( input D1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40092 \dd/dc/i449_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \dd/dc/i1374_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \dd.dc.i1394_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \dd/dc/i1406_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x00B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \dd/dc/rg_3__I_0_2_i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \dd/dc/i1_4_lut_adj_42 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_135 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \dd/dc/i2_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \dd/dc/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x0808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40099 \dd/dc/rg_3__I_0_2_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \dd/dc/i1389_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xABBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_138 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \dd/spi/select_262_Select_12_i2_2_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \dd.dc.i1_2_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x2A2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_139 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \dd/dc/i497_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \dd/dc/i490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_141 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40104 \dd/cn/i164_rep_39_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \dd/cn/i162_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_145 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \dd/cn/i172_rep_21_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \dd/cn/i166_rep_32_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_147 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \dd/cn/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \dd/cn/i1_2_lut_adj_38 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_149 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \dd/cn/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \dd/cn/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_151 ( input B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \dd/dc/i2_1_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \dd/dc/i2_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xEFC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_dc_SLICE_152 ( input DI1, C1, D0, C0, B0, A0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \dd.dc.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \dd/dc/i26_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \dd/ucnt/cnt_FSM_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xCC01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_154 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40114 \dd/cn/nextstate_4__N_268_I_0_2_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40115 \dd/cn/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_159 ( output F0 );
  wire   GNDI;

  lut40116 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input DI1, B1, A1, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40117 i949_2_lut( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 i952_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 counter_320__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_SLICE_161 ( input DI1, D1, B1, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40119 \dd/wd/wrcnt/i467_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \dd/wd/cnt_1__I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \dd/wd/wrcnt/cnt__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x5555") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_SLICE_162 ( input DI1, D1, C1, B1, A1, D0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40121 i652_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \dd/wd/i87_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/i86 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xA882") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_163 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40123 i653_2_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \dd/wd/sr/i204_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/sr/i203 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xC884") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_164 ( input DI1, D1, B1, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40037 i654_2_lut_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40120 \dd/wd/sr/reset_I_0_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \dd/counter ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module dd_wd_sr_SLICE_165 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \dd/wd/sr/i38_4_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \dd/wd/sr/i1393_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xCAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_166 ( input DI1, D1, C1, B1, A1, B0, A0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, CLK_NOTIN, DI1_dly, CLK_dly, CE_dly;

  lut40127 \dd/wd/sr/d1_13__I_0_2_i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \dd/wd/sr/i650_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/wd/sr/d1_i12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_NOTIN), 
    .LSR(GNDI), .Q(Q1));
  inverter CLK_INVERTERIN( .I(CLK_dly), .Z(CLK_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (negedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (negedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x5D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_wd_sr_SLICE_168 ( input DI1, A1, D0, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40008 \dd.wd.sr.SLICE_168_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \dd/wd/sr/i38_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \dd/spi/msg_i0_i15 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_179 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40129 \dd/cn/nextstate_4__N_267_I_0_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_180 ( input D1, B1, C0, output F0, F1 );
  wire   GNDI;

  lut40130 \dd/cn/nextstate_4__N_267_I_0_2_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \dd/cn/nextstate_4__N_267_I_0_3_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_182 ( input DI1, D1, B1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40132 i657_2_lut( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \dd/cn/i178_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \dd/cn/i177 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_184 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40134 \dd/cn/i527_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \dd/cn/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \dd/cn/state_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xA0EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_cn_SLICE_185 ( input DI1, C1, B1, D0, C0, B0, A0, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40136 \dd/wd/wrcnt/i508_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \dd/cn/i326_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \dd/wd/wrcnt/cnt__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module dd_spi_msg_i0_i0 ( input PADDI, CE, INCLK, output DI0 );
  wire   GNDI, PADDI_dly, INCLK_dly, CE_dly;

  IOL_B_B \dd/spi/msg_i0_i0 ( .PADDI(PADDI_dly), .DO1(GNDI), .DO0(GNDI), 
    .CE(CE_dly), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), .OUTCLK(GNDI), 
    .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
    $setuphold (posedge INCLK, CE, 0:0:0, 0:0:0,,,, INCLK_dly, CE_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module csclk ( input PADDO, output csclk );
  wire   VCCI;

  BB_B_B \csclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(csclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => csclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module done ( input PADDO, output done );
  wire   VCCI;

  BB_B_B \done_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(done));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => done) = (0:0:0,0:0:0);
  endspecify

endmodule

module data ( input PADDO, output data );
  wire   VCCI;

  BB_B_B \data_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(data));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => data) = (0:0:0,0:0:0);
  endspecify

endmodule

module wr ( input PADDO, output wr );
  wire   VCCI;

  BB_B_B \wr_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(wr));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => wr) = (0:0:0,0:0:0);
  endspecify

endmodule

module cs ( input PADDO, output cs );
  wire   VCCI;

  BB_B_B \cs_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(cs));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => cs) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_3_ ( input PADDO, output led3 );
  wire   VCCI;

  BB_B_B \led_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_2_ ( input PADDO, output led2 );
  wire   VCCI;

  BB_B_B \led_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_1_ ( input PADDO, output led1 );
  wire   VCCI;

  BB_B_B \led_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module led_0_ ( input PADDO, output led0 );
  wire   VCCI;

  BB_B_B \led_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module reset ( output PADDI, input reset );
  wire   GNDI;

  BB_B_B \reset_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(reset));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (reset => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sck ( output PADDI, input sck );
  wire   GNDI;

  BB_B_B \sck_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sck));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sck => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module sdi ( output PADDI, input sdi );
  wire   GNDI;

  BB_B_B \sdi_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(sdi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (sdi => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module cen ( output PADDI, input cen );
  wire   GNDI;

  BB_B_B \cen_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(cen));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (cen => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
