

================================================================
== Vivado HLS Report for 'noisy'
================================================================
* Date:           Tue Apr 23 23:55:54 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        noise
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   33|   33|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         1|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_18 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_V), !map !12

ST_1: StgValue_19 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @noisy_str) nounwind

ST_1: StgValue_20 (5)  [1/1] 0.00ns  loc: noisy.cpp:8
:2  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_21 (6)  [1/1] 0.00ns  loc: noisy.cpp:9
:3  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_22 (7)  [1/1] 1.59ns  loc: noisy.cpp:14
:4  br label %1


 <State 2>: 6.41ns
ST_2: i (9)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %._crit_edge ]

ST_2: exitcond (10)  [1/1] 3.31ns  loc: noisy.cpp:14
:1  %exitcond = icmp eq i5 %i, -16

ST_2: empty (11)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: i_1 (12)  [1/1] 2.33ns  loc: noisy.cpp:14
:3  %i_1 = add i5 %i, 1

ST_2: StgValue_27 (13)  [1/1] 0.00ns  loc: noisy.cpp:14
:4  br i1 %exitcond, label %2, label %._crit_edge

ST_2: state_load_1 (15)  [1/1] 0.00ns  loc: noisy.cpp:15
._crit_edge:0  %state_load_1 = load i32* @state, align 4

ST_2: tmp_3 (16)  [1/1] 0.00ns  loc: noisy.cpp:15
._crit_edge:1  %tmp_3 = shl i32 %state_load_1, 1

ST_2: tmp_4 (17)  [1/1] 0.00ns  loc: noisy.cpp:16 (grouped into LUT with out node storemerge)
._crit_edge:2  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %state_load_1, i32 15)

ST_2: tmp_7 (18)  [1/1] 0.00ns  loc: noisy.cpp:16 (grouped into LUT with out node storemerge)
._crit_edge:3  %tmp_7 = xor i32 %tmp_3, 69643

ST_2: storemerge (19)  [1/1] 2.07ns  loc: noisy.cpp:16 (out node of the LUT)
._crit_edge:4  %storemerge = select i1 %tmp_4, i32 %tmp_7, i32 %tmp_3

ST_2: StgValue_33 (20)  [1/1] 0.00ns  loc: noisy.cpp:15
._crit_edge:5  store i32 %storemerge, i32* @state, align 4

ST_2: StgValue_34 (21)  [1/1] 0.00ns  loc: noisy.cpp:14
._crit_edge:6  br label %1

ST_2: state_load (23)  [1/1] 0.00ns  loc: noisy.cpp:19
:0  %state_load = load i32* @state, align 4

ST_2: tmp (24)  [6/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 3>: 6.41ns
ST_3: tmp (24)  [5/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 4>: 6.41ns
ST_4: tmp (24)  [4/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 5>: 6.41ns
ST_5: tmp (24)  [3/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 6>: 6.41ns
ST_6: tmp (24)  [2/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 7>: 6.41ns
ST_7: tmp (24)  [1/6] 6.41ns  loc: noisy.cpp:19
:1  %tmp = uitofp i32 %state_load to float


 <State 8>: 7.26ns
ST_8: tmp_1 (25)  [5/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 9>: 7.26ns
ST_9: tmp_1 (25)  [4/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 10>: 7.26ns
ST_10: tmp_1 (25)  [3/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 11>: 7.26ns
ST_11: tmp_1 (25)  [2/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 12>: 7.26ns
ST_12: tmp_1 (25)  [1/5] 7.26ns  loc: noisy.cpp:19
:2  %tmp_1 = fadd float %tmp, -3.276800e+04


 <State 13>: 5.70ns
ST_13: f (26)  [4/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000


 <State 14>: 5.70ns
ST_14: f (26)  [3/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000


 <State 15>: 5.70ns
ST_15: f (26)  [2/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000


 <State 16>: 5.70ns
ST_16: f (26)  [1/4] 5.70ns  loc: noisy.cpp:19
:3  %f = fmul float %tmp_1, 0x3F00000000000000

ST_16: StgValue_51 (27)  [2/2] 0.00ns  loc: noisy.cpp:20
:4  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %f)


 <State 17>: 0.00ns
ST_17: StgValue_52 (27)  [1/2] 0.00ns  loc: noisy.cpp:20
:4  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %f)

ST_17: StgValue_53 (28)  [1/1] 0.00ns  loc: noisy.cpp:21
:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18  (specbitsmap      ) [ 000000000000000000]
StgValue_19  (spectopmodule    ) [ 000000000000000000]
StgValue_20  (specinterface    ) [ 000000000000000000]
StgValue_21  (specinterface    ) [ 000000000000000000]
StgValue_22  (br               ) [ 011000000000000000]
i            (phi              ) [ 001000000000000000]
exitcond     (icmp             ) [ 001000000000000000]
empty        (speclooptripcount) [ 000000000000000000]
i_1          (add              ) [ 011000000000000000]
StgValue_27  (br               ) [ 000000000000000000]
state_load_1 (load             ) [ 000000000000000000]
tmp_3        (shl              ) [ 000000000000000000]
tmp_4        (bitselect        ) [ 000000000000000000]
tmp_7        (xor              ) [ 000000000000000000]
storemerge   (select           ) [ 000000000000000000]
StgValue_33  (store            ) [ 000000000000000000]
StgValue_34  (br               ) [ 011000000000000000]
state_load   (load             ) [ 000111110000000000]
tmp          (uitofp           ) [ 000000001111100000]
tmp_1        (fadd             ) [ 000000000000011110]
f            (fmul             ) [ 000000000000000001]
StgValue_52  (write            ) [ 000000000000000000]
StgValue_53  (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="noisy_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="grp_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/16 "/>
</bind>
</comp>

<comp id="53" class="1005" name="i_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="1"/>
<pin id="55" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="5" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="1"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="1"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="f/13 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_load_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load_1/2 state_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="exitcond_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_1_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_3_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_4_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_7_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="18" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="storemerge_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="StgValue_33_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="i_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="state_load_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_1_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="f_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="44" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="69" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="57" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="57" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="78" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="78" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="113"><net_src comp="95" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="101" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="95" pin="2"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="89" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="140"><net_src comp="78" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="145"><net_src comp="75" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="150"><net_src comp="64" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="155"><net_src comp="69" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="46" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {17 }
	Port: state | {2 }
 - Input state : 
	Port: noisy : state | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_27 : 2
		tmp_3 : 1
		tmp_4 : 1
		tmp_7 : 1
		storemerge : 1
		StgValue_33 : 2
		tmp : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		StgValue_51 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|  uitofp  |     grp_fu_75     |    0    |   340   |   554   |
|----------|-------------------|---------|---------|---------|
|   fadd   |     grp_fu_64     |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_69     |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|    xor   |    tmp_7_fu_109   |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|  select  | storemerge_fu_115 |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|    add   |     i_1_fu_89     |    0    |    20   |    10   |
|----------|-------------------|---------|---------|---------|
|   icmp   |   exitcond_fu_83  |    0    |    0    |    2    |
|----------|-------------------|---------|---------|---------|
|   write  |  grp_write_fu_46  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    shl   |    tmp_3_fu_95    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|    tmp_4_fu_101   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    5    |   708   |   1341  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     f_reg_152    |   32   |
|    i_1_reg_132   |    5   |
|     i_reg_53     |    5   |
|state_load_reg_137|   32   |
|   tmp_1_reg_147  |   32   |
|    tmp_reg_142   |   32   |
+------------------+--------+
|       Total      |   138  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_46 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_75    |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  3.176  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   708  |  1341  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   138  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   846  |  1359  |
+-----------+--------+--------+--------+--------+
