============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Tue Oct 25 00:16:07 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1685 instances
RUN-0007 : 868 luts, 515 seqs, 103 mslices, 58 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1869 nets
RUN-1001 : 1318 nets have 2 pins
RUN-1001 : 355 nets have [3 - 5] pins
RUN-1001 : 119 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     52      
RUN-1001 :   No   |  No   |  Yes  |     323     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     82      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  12   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 27
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1683 instances, 868 luts, 515 seqs, 161 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7245, tnet num: 1867, tinst num: 1683, tnode num: 8897, tedge num: 11343.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.943859s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 377162
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1683.
PHY-3001 : End clustering;  0.000011s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 315198, overlap = 9
PHY-3002 : Step(2): len = 256453, overlap = 9
PHY-3002 : Step(3): len = 216939, overlap = 9
PHY-3002 : Step(4): len = 178453, overlap = 9
PHY-3002 : Step(5): len = 155493, overlap = 9
PHY-3002 : Step(6): len = 134812, overlap = 9
PHY-3002 : Step(7): len = 123942, overlap = 9
PHY-3002 : Step(8): len = 111422, overlap = 9
PHY-3002 : Step(9): len = 101347, overlap = 9
PHY-3002 : Step(10): len = 94063.2, overlap = 9
PHY-3002 : Step(11): len = 85860.5, overlap = 9
PHY-3002 : Step(12): len = 78865.4, overlap = 9.875
PHY-3002 : Step(13): len = 74682.4, overlap = 12.75
PHY-3002 : Step(14): len = 72005.6, overlap = 14.8438
PHY-3002 : Step(15): len = 68438.1, overlap = 16.25
PHY-3002 : Step(16): len = 65810.6, overlap = 16.3125
PHY-3002 : Step(17): len = 64143.7, overlap = 16.3438
PHY-3002 : Step(18): len = 62322, overlap = 17
PHY-3002 : Step(19): len = 60684.5, overlap = 16.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000233043
PHY-3002 : Step(20): len = 75542.9, overlap = 11.625
PHY-3002 : Step(21): len = 78449.9, overlap = 16.125
PHY-3002 : Step(22): len = 77964, overlap = 11.625
PHY-3002 : Step(23): len = 75200.4, overlap = 11.625
PHY-3002 : Step(24): len = 74959.6, overlap = 11.5312
PHY-3002 : Step(25): len = 73989.3, overlap = 6.90625
PHY-3002 : Step(26): len = 72913.3, overlap = 11.4062
PHY-3002 : Step(27): len = 72393.3, overlap = 11.5
PHY-3002 : Step(28): len = 71318.5, overlap = 16
PHY-3002 : Step(29): len = 71046.9, overlap = 15.9062
PHY-3002 : Step(30): len = 70905.5, overlap = 16
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000466085
PHY-3002 : Step(31): len = 71273, overlap = 16
PHY-3002 : Step(32): len = 71270.5, overlap = 16.0938
PHY-3002 : Step(33): len = 71162.4, overlap = 16.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000932171
PHY-3002 : Step(34): len = 71174.8, overlap = 11.6875
PHY-3002 : Step(35): len = 71146.2, overlap = 7.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008087s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031206s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177932
PHY-3002 : Step(36): len = 69976, overlap = 18.4375
PHY-3002 : Step(37): len = 70301.4, overlap = 18.25
PHY-3002 : Step(38): len = 67994.5, overlap = 17.7812
PHY-3002 : Step(39): len = 67773.2, overlap = 17.9062
PHY-3002 : Step(40): len = 66670.3, overlap = 18.0312
PHY-3002 : Step(41): len = 66554.4, overlap = 15.8125
PHY-3002 : Step(42): len = 66902, overlap = 15.5312
PHY-3002 : Step(43): len = 66266, overlap = 14.7188
PHY-3002 : Step(44): len = 65982, overlap = 14.0938
PHY-3002 : Step(45): len = 66042.3, overlap = 14
PHY-3002 : Step(46): len = 62637.4, overlap = 15.5
PHY-3002 : Step(47): len = 62248.9, overlap = 15.75
PHY-3002 : Step(48): len = 61299.6, overlap = 16.5
PHY-3002 : Step(49): len = 61012.7, overlap = 17.3125
PHY-3002 : Step(50): len = 60621.3, overlap = 19.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000355864
PHY-3002 : Step(51): len = 60044.2, overlap = 20.1875
PHY-3002 : Step(52): len = 59966.1, overlap = 20.7188
PHY-3002 : Step(53): len = 59926.7, overlap = 20.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000711728
PHY-3002 : Step(54): len = 59797.6, overlap = 20.4375
PHY-3002 : Step(55): len = 59789.5, overlap = 20.5312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031822s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.44585e-05
PHY-3002 : Step(56): len = 60094, overlap = 46.1875
PHY-3002 : Step(57): len = 60094, overlap = 46.1875
PHY-3002 : Step(58): len = 60161.5, overlap = 45.4375
PHY-3002 : Step(59): len = 60197, overlap = 45.2812
PHY-3002 : Step(60): len = 60439.1, overlap = 44.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.8917e-05
PHY-3002 : Step(61): len = 60796.9, overlap = 41.9375
PHY-3002 : Step(62): len = 60991.7, overlap = 41.6562
PHY-3002 : Step(63): len = 62660.1, overlap = 35.5625
PHY-3002 : Step(64): len = 63473.8, overlap = 36.5
PHY-3002 : Step(65): len = 63180.7, overlap = 35.875
PHY-3002 : Step(66): len = 63082.4, overlap = 36.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000137834
PHY-3002 : Step(67): len = 62963.9, overlap = 36.125
PHY-3002 : Step(68): len = 62965.7, overlap = 36.125
PHY-3002 : Step(69): len = 62959.7, overlap = 31.625
PHY-3002 : Step(70): len = 63165.8, overlap = 31.125
PHY-3002 : Step(71): len = 62896.4, overlap = 31.6562
PHY-3002 : Step(72): len = 62838.7, overlap = 32.4688
PHY-3002 : Step(73): len = 62431.8, overlap = 32.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 7245, tnet num: 1867, tinst num: 1683, tnode num: 8897, tedge num: 11343.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 76.12 peak overflow 4.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1869.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69104, over cnt = 192(0%), over = 642, worst = 18
PHY-1001 : End global iterations;  0.109607s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 32.16, top5 = 20.18, top10 = 14.12, top15 = 10.88.
PHY-1001 : End incremental global routing;  0.169462s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (138.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039408s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.238821s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (124.3%)

OPT-1001 : Current memory(MB): used = 180, reserve = 155, peak = 180.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1223/1869.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69104, over cnt = 192(0%), over = 642, worst = 18
PHY-1002 : len = 73592, over cnt = 90(0%), over = 190, worst = 8
PHY-1002 : len = 74872, over cnt = 20(0%), over = 48, worst = 8
PHY-1002 : len = 75520, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 75552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.124535s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.4%)

PHY-1001 : Congestion index: top1 = 29.70, top5 = 20.00, top10 = 14.54, top15 = 11.36.
OPT-1001 : End congestion update;  0.180677s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1867 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031390s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.6%)

OPT-0007 : Start: WNS 4270 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.212169s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.1%)

OPT-1001 : Current memory(MB): used = 182, reserve = 156, peak = 182.
OPT-1001 : End physical optimization;  1.322440s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (104.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 868 LUT to BLE ...
SYN-4008 : Packed 868 LUT and 288 SEQ to BLE.
SYN-4003 : Packing 227 remaining SEQ's ...
SYN-4005 : Packed 103 SEQ with LUT/SLICE
SYN-4006 : 503 single LUT's are left
SYN-4006 : 124 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 992/1454 primitive instances ...
PHY-3001 : End packing;  0.073923s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 858 instances
RUN-1001 : 358 mslices, 359 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1617 nets
RUN-1001 : 1054 nets have 2 pins
RUN-1001 : 365 nets have [3 - 5] pins
RUN-1001 : 124 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 856 instances, 717 slices, 33 macros(161 instances: 103 mslices 58 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 63467.8, Over = 47.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6485, tnet num: 1615, tinst num: 856, tnode num: 7685, tedge num: 10611.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.886334s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.31222e-05
PHY-3002 : Step(74): len = 62982.1, overlap = 46.75
PHY-3002 : Step(75): len = 62820.8, overlap = 45
PHY-3002 : Step(76): len = 62969.5, overlap = 44
PHY-3002 : Step(77): len = 62508.6, overlap = 42.75
PHY-3002 : Step(78): len = 62407, overlap = 41.75
PHY-3002 : Step(79): len = 61909.4, overlap = 41.25
PHY-3002 : Step(80): len = 61562.8, overlap = 40.25
PHY-3002 : Step(81): len = 61362.7, overlap = 38.5
PHY-3002 : Step(82): len = 60932.9, overlap = 37.5
PHY-3002 : Step(83): len = 60711.6, overlap = 37.75
PHY-3002 : Step(84): len = 60374.6, overlap = 39.75
PHY-3002 : Step(85): len = 60130, overlap = 41.75
PHY-3002 : Step(86): len = 59857.2, overlap = 40.75
PHY-3002 : Step(87): len = 59763.7, overlap = 39.25
PHY-3002 : Step(88): len = 59447.8, overlap = 39.25
PHY-3002 : Step(89): len = 59406.6, overlap = 39.75
PHY-3002 : Step(90): len = 59373.1, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126244
PHY-3002 : Step(91): len = 59848, overlap = 37.5
PHY-3002 : Step(92): len = 60079.9, overlap = 35.75
PHY-3002 : Step(93): len = 60283.4, overlap = 35.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000252489
PHY-3002 : Step(94): len = 60510.7, overlap = 32.5
PHY-3002 : Step(95): len = 60510.7, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.150528s wall, 0.093750s user + 0.312500s system = 0.406250s CPU (269.9%)

PHY-3001 : Trial Legalized: Len = 72955.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027251s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000802122
PHY-3002 : Step(96): len = 69949.8, overlap = 4.25
PHY-3002 : Step(97): len = 65969.3, overlap = 11.5
PHY-3002 : Step(98): len = 64486.1, overlap = 14.5
PHY-3002 : Step(99): len = 63628.8, overlap = 21.5
PHY-3002 : Step(100): len = 63198.9, overlap = 23.25
PHY-3002 : Step(101): len = 62767.6, overlap = 24.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00160424
PHY-3002 : Step(102): len = 62847.4, overlap = 24.5
PHY-3002 : Step(103): len = 62758.7, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00320849
PHY-3002 : Step(104): len = 62775.6, overlap = 24
PHY-3002 : Step(105): len = 62749.2, overlap = 24.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005692s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 67801.8, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.007629s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (204.8%)

PHY-3001 : 15 instances has been re-located, deltaX = 0, deltaY = 15, maxDist = 1.
PHY-3001 : Final: Len = 68089.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6485, tnet num: 1615, tinst num: 856, tnode num: 7685, tedge num: 10611.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/1617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78016, over cnt = 170(0%), over = 277, worst = 7
PHY-1002 : len = 79048, over cnt = 76(0%), over = 121, worst = 7
PHY-1002 : len = 80464, over cnt = 9(0%), over = 13, worst = 3
PHY-1002 : len = 80608, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 80656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.217489s wall, 0.312500s user + 0.156250s system = 0.468750s CPU (215.5%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 21.11, top10 = 16.20, top15 = 12.75.
PHY-1001 : End incremental global routing;  0.285582s wall, 0.390625s user + 0.156250s system = 0.546875s CPU (191.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038979s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.358965s wall, 0.453125s user + 0.156250s system = 0.609375s CPU (169.8%)

OPT-1001 : Current memory(MB): used = 188, reserve = 163, peak = 188.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1357/1617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (186.1%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 21.11, top10 = 16.20, top15 = 12.75.
OPT-1001 : End congestion update;  0.066458s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (117.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027521s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.8%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.094096s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.6%)

OPT-1001 : Current memory(MB): used = 189, reserve = 163, peak = 189.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027920s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1357/1617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008750s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (178.6%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 21.11, top10 = 16.20, top15 = 12.75.
PHY-1001 : End incremental global routing;  0.068414s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036163s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1357/1617.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009124s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (171.2%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 21.11, top10 = 16.20, top15 = 12.75.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027565s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.572850s wall, 1.671875s user + 0.156250s system = 1.828125s CPU (116.2%)

RUN-1003 : finish command "place" in  7.801987s wall, 9.734375s user + 3.796875s system = 13.531250s CPU (173.4%)

RUN-1004 : used memory is 170 MB, reserved memory is 144 MB, peak memory is 190 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 858 instances
RUN-1001 : 358 mslices, 359 lslices, 132 pads, 2 brams, 0 dsps
RUN-1001 : There are total 1617 nets
RUN-1001 : 1054 nets have 2 pins
RUN-1001 : 365 nets have [3 - 5] pins
RUN-1001 : 124 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 6485, tnet num: 1615, tinst num: 856, tnode num: 7685, tedge num: 10611.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 358 mslices, 359 lslices, 132 pads, 2 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1615 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 77568, over cnt = 168(0%), over = 274, worst = 7
PHY-1002 : len = 78600, over cnt = 77(0%), over = 120, worst = 7
PHY-1002 : len = 80096, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 80176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.202452s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (138.9%)

PHY-1001 : Congestion index: top1 = 28.00, top5 = 21.00, top10 = 16.22, top15 = 12.78.
PHY-1001 : End global routing;  0.265753s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (129.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 210, reserve = 186, peak = 225.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 478, reserve = 457, peak = 478.
PHY-1001 : End build detailed router design. 3.954752s wall, 3.921875s user + 0.031250s system = 3.953125s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.493622s wall, 3.484375s user + 0.000000s system = 3.484375s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 510, reserve = 490, peak = 510.
PHY-1001 : End phase 1; 3.500595s wall, 3.500000s user + 0.000000s system = 3.500000s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 706 net; 1.971995s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (99.8%)

PHY-1022 : len = 146040, over cnt = 76(0%), over = 77, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 512, reserve = 491, peak = 512.
PHY-1001 : End initial routed; 4.239546s wall, 4.578125s user + 0.031250s system = 4.609375s CPU (108.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1433(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.939947s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 513, reserve = 493, peak = 513.
PHY-1001 : End phase 2; 5.179561s wall, 5.515625s user + 0.031250s system = 5.546875s CPU (107.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 146040, over cnt = 76(0%), over = 77, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.007297s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 146024, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.064394s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (145.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 146248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.030818s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1433(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.940210s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (101.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.172588s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 526, reserve = 506, peak = 526.
PHY-1001 : End phase 3; 1.331964s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (102.1%)

PHY-1003 : Routed, final wirelength = 146248
PHY-1001 : Current memory(MB): used = 526, reserve = 506, peak = 526.
PHY-1001 : End export database. 0.010270s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  14.214332s wall, 14.562500s user + 0.062500s system = 14.625000s CPU (102.9%)

RUN-1003 : finish command "route" in  15.446255s wall, 15.812500s user + 0.125000s system = 15.937500s CPU (103.2%)

RUN-1004 : used memory is 458 MB, reserved memory is 437 MB, peak memory is 526 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     1248   out of  19600    6.37%
#reg                      530   out of  19600    2.70%
#le                      1372
  #lut only               842   out of   1372   61.37%
  #reg only               124   out of   1372    9.04%
  #lut&reg                406   out of   1372   29.59%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       9   out of     16   56.25%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                          Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0            174
#2        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di               42
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2            42
#4        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/reg3_syn_45.q0    24
#5        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4            22
#6        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/reg3_syn_45.q1    17
#7        clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                2
#8        Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1            0
#9        clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3            0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  Switch[15]      INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
   cam_href       INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk       INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
  cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
   clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
    rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
   Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
   Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
   Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
   Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
   Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]       OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]       OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]       OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]       OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]       OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]       OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]       OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]       OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]       OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn      OUTPUT        F14        LVCMOS33           8            NONE       NONE    
   cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic      OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk      OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]      OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]      OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]      OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]      OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]      OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]      OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]      OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]      OUTPUT         G1        LVCMOS25           8            NONE       NONE    
   vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]      OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]      OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]      OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]      OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]      OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]      OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]      OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]      OUTPUT         L1        LVCMOS25           8            NONE       NONE    
  vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]      OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]      OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]      OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]      OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]      OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]      OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]      OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]      OUTPUT         L5        LVCMOS25           8            NONE       NONE    
  vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid       INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------------+
|top                         |test_camera                                |1372   |1087    |161     |530     |2       |0       |
|  Sdram_Control_4Port       |Sdram_Control_4Port                        |614    |403     |87      |395     |2       |0       |
|    command1                |command                                    |56     |54      |0       |47      |0       |0       |
|    control1                |control_interface                          |99     |71      |24      |49      |0       |0       |
|    data_path1              |sdr_data_path                              |16     |16      |0       |0       |0       |0       |
|    read_fifo1              |Sdram_RD_FIFO                              |134    |63      |18      |106     |1       |0       |
|      dcfifo_component      |softfifo                                   |134    |63      |18      |106     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |38     |20      |0       |38      |0       |0       |
|    sdram1                  |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1             |Sdram_WR_FIFO                              |131    |60      |18      |103     |1       |0       |
|      dcfifo_component      |softfifo                                   |131    |60      |18      |103     |1       |0       |
|        ram_inst            |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_softfifo |37     |17      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_softfifo |38     |23      |0       |38      |0       |0       |
|  u_Mode_Switch             |Mode_Switch                                |1      |1       |0       |1       |0       |0       |
|  u_cam_vga_out             |Driver                                     |113    |69      |44      |23      |0       |0       |
|  u_camera_init             |camera_init                                |568    |555     |13      |87      |0       |0       |
|    u_i2c_write             |i2c_module                                 |171    |171     |0       |43      |0       |0       |
|  u_camera_reader           |camera_reader                              |56     |39      |17      |21      |0       |0       |
|  u_pll                     |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       998   
    #2          2       226   
    #3          3        79   
    #4          4        58   
    #5        5-10      128   
    #6        11-50      53   
    #7       51-100      7    
    #8       101-500     2    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 856
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1617, pip num: 13611
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1295 valid insts, and 41265 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  2.529934s wall, 20.140625s user + 0.125000s system = 20.265625s CPU (801.0%)

RUN-1004 : used memory is 465 MB, reserved memory is 448 MB, peak memory is 660 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221025_001607.log"
