{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import copy\n",
    "from pathlib import Path\n",
    "import json\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from tqdm import tqdm\n",
    "import itertools\n",
    "\n",
    "import tensorflow as tf\n",
    "from tensorflow.keras import layers\n",
    "from tensorflow.keras.models import Model, Sequential\n",
    "\n",
    "import hls4ml\n",
    "from hls4ml.converters.keras_to_hls import parse_default_keras_layer\n",
    "from hls4ml.model.attributes import ConfigurableAttribute, TypeAttribute\n",
    "from hls4ml.model.types import FixedPrecisionType, RoundingMode, SaturationMode\n",
    "from hls4ml.model.attributes import Attribute\n",
    "\n",
    "import h5py\n",
    "\n",
    "import qkeras as qk\n",
    "from qkeras.estimate import print_qstats\n",
    "from qkeras.utils import model_quantize\n",
    "from qkeras.utils import quantized_model_dump\n",
    "from qkeras import QActivation, QDense, QConv2DBatchnorm\n",
    "\n",
    "# Source the Vivado path\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "\n",
    "np.random.seed(0)\n",
    "tf.random.set_seed(0)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Helper functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [],
   "source": [
    "def print_quantization_info(model):\n",
    "    for layer in model.layers:\n",
    "        print(f\"Layer Name: {layer.name}\")\n",
    "        print(f\"Type: {layer.__class__.__name__}\")\n",
    "        \n",
    "        # Helper function to handle both quantizer objects and config dicts\n",
    "        def process_quantizer(quantizer, prefix=\"\"):\n",
    "            if quantizer:\n",
    "                if isinstance(quantizer, dict):\n",
    "                    # Handle dictionary config\n",
    "                    class_name = quantizer.get(\"class_name\", \"UnknownQuantizer\")\n",
    "                    config = quantizer.get(\"config\", {})\n",
    "                else:\n",
    "                    # Handle object with potential get_config()\n",
    "                    class_name = quantizer.__class__.__name__\n",
    "                    config = quantizer.get_config() if hasattr(quantizer, \"get_config\") else {}\n",
    "                \n",
    "                print(f\"  {prefix}Quantizer: {class_name}\")\n",
    "                print(f\"  {prefix}Config: {config}\")\n",
    "            else:\n",
    "                print(f\"  No {prefix}Quantizer\")\n",
    "\n",
    "        # Check for QKeras layers with kernel/bias quantizers\n",
    "        if isinstance(layer, (qk.QDense, qk.QConv2D, qk.QConv1D, \n",
    "                            qk.QConv2DTranspose, qk.QDepthwiseConv2D)):\n",
    "            # Kernel quantizer\n",
    "            process_quantizer(layer.kernel_quantizer, \"Kernel \")\n",
    "            \n",
    "            # Bias quantizer\n",
    "            process_quantizer(layer.bias_quantizer, \"Bias \")\n",
    "            \n",
    "            # Activation quantizer\n",
    "            activation = layer.activation\n",
    "            if activation:\n",
    "                if isinstance(activation, dict) or hasattr(activation, \"get_config\"):\n",
    "                    process_quantizer(activation, \"Activation \")\n",
    "                else:\n",
    "                    print(f\"  Activation: {activation} (Not Quantized)\")\n",
    "            else:\n",
    "                print(\"  No Activation\")\n",
    "\n",
    "        # Check for QActivation layers\n",
    "        elif isinstance(layer, qk.QActivation):\n",
    "            process_quantizer(layer.quantizer, \"Activation \")\n",
    "        \n",
    "        print(\"-\" * 50)\n",
    "\n",
    "def generate_binary_numbers(n_bits):\n",
    "    return np.array([''.join(bits) for bits in itertools.product('01', repeat=n_bits)])\n",
    "\n",
    "def bin_to_int(bin_str):\n",
    "    int_val = 0\n",
    "    for i, bit in enumerate(bin_str[::-1]):\n",
    "        int_val += int(bit)*(2**i)\n",
    "    return int_val\n",
    "\n",
    "def bin_to_frac(bin_str):\n",
    "    frac_val = 0\n",
    "    for i, bit in enumerate(bin_str):\n",
    "        frac_val += int(bit)*(2**(-i-1))\n",
    "    return frac_val\n",
    "\n",
    "def frac_to_bin(frac, n_bits=8):\n",
    "    bin_str = \"\"\n",
    "    for i in range(n_bits):\n",
    "        if frac >= 2**(-i-1):\n",
    "            bin_str += \"1\"\n",
    "            frac -= 2**(-i-1)\n",
    "        else:\n",
    "            bin_str += \"0\"\n",
    "    return bin_str\n",
    "\n",
    "def hex_str_to_float_frac(hex_str):\n",
    "    int_num = int(hex_str.replace(\"\\n\", \"\").strip(), 16)\n",
    "    int_bin_str = np.binary_repr(int_num)\n",
    "    float_frac = bin_to_frac(int_bin_str)\n",
    "    return float_frac\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1. Load Keras model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Layer Name: q_conv2d_batchnorm_5\n",
      "Type: QConv2DBatchnorm\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 0, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fe4815604c0> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_8\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: max_pooling2d_5\n",
      "Type: MaxPooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: q_conv2d_batchnorm_6\n",
      "Type: QConv2DBatchnorm\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fe4815604c0> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_9\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: max_pooling2d_6\n",
      "Type: MaxPooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: q_conv2d_batchnorm_7\n",
      "Type: QConv2DBatchnorm\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fe4815604c0> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_10\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: max_pooling2d_7\n",
      "Type: MaxPooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: global_average_pooling2d_1\n",
      "Type: GlobalAveragePooling2D\n",
      "--------------------------------------------------\n",
      "Layer Name: q_dense_5\n",
      "Type: QDense\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fe4815604c0> (Not Quantized)\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation_11\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: q_dense_6\n",
      "Type: QDense\n",
      "  Kernel Quantizer: quantized_bits\n",
      "  Kernel Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Bias Quantizer: quantized_bits\n",
      "  Bias Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "  Activation: <function linear at 0x7fe4815604c0> (Not Quantized)\n",
      "--------------------------------------------------\n"
     ]
    }
   ],
   "source": [
    "KERAS_DIR = \"keras_models\"\n",
    "RTL_DIR = \"rtl_models\"\n",
    "\n",
    "def dice_loss(y_true, y_pred, delta=0.6):\n",
    "    error = y_true - y_pred\n",
    "    is_small = tf.abs(error) <= delta\n",
    "    squared_loss = 0.5 * tf.square(error)\n",
    "    linear_loss = delta * (tf.abs(error) - 0.5 * delta)\n",
    "    return tf.reduce_mean(tf.where(is_small, squared_loss, linear_loss))\n",
    "\n",
    "fpath_model_keras = os.path.join(KERAS_DIR, \"model.keras\")\n",
    "with tf.keras.utils.custom_object_scope({'dice_loss': dice_loss,\n",
    "                                         'QConv2DBatchnorm': QConv2DBatchnorm,\n",
    "                                         'QActivation': QActivation,\n",
    "                                         'QDense': QDense\n",
    "                                         }):\n",
    "        model = tf.keras.models.load_model(fpath_model_keras)\n",
    "\n",
    "print_quantization_info(model)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2. Load testbench input data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "metadata": {},
   "outputs": [],
   "source": [
    "IN_ROWS = 100\n",
    "IN_COLS = 160\n",
    "OUT_ROWS = 48\n",
    "OUT_COLS = 48\n",
    "NUM_CROPS = 1\n",
    "data_dir = f\"tb_data_Mono8/{IN_ROWS}x{IN_COLS}_to_{OUT_ROWS}x{OUT_COLS}x{NUM_CROPS}\"\n",
    "\n",
    "CROP_X0 = [0, 13, 112]\n",
    "CROP_Y0 = [0, 1, 52]\n",
    "input_data = {}\n",
    "for y0 in CROP_Y0:\n",
    "    input_data[f\"y1_{y0}\"] = {}\n",
    "    for x0 in CROP_X0:\n",
    "        crop_data = []\n",
    "        fpath = os.path.join(data_dir, f\"Y1_{y0}/X1_{x0}/HDL_cropnorm_out.txt\")\n",
    "        with open(fpath, \"r\") as f:\n",
    "            for line in f.readlines():\n",
    "\n",
    "                line_float = np.zeros((OUT_COLS,))\n",
    "                for i, hex_str in enumerate(line.split(\" \")):\n",
    "                    hex_str_clean = hex_str.replace(\"\\n\", \"\").replace(\" \", \"\")\n",
    "                    if len(hex_str_clean) < 1: continue\n",
    "                    line_float[i] = hex_str_to_float_frac(hex_str_clean)\n",
    "\n",
    "                crop_data.append(line_float)\n",
    "        input_data[f\"y1_{y0}\"][f\"x1_{x0}\"] = np.expand_dims(np.expand_dims(np.array(crop_data), 0), 3)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 3. Generate predictions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'111100'"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "bin_str=\"11110000\"\n",
    "bin_str[:-2]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# NOTE: Output quantization is <8,2> not <8,0>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "metadata": {},
   "outputs": [],
   "source": [
    "def frac_to_bin_pos(frac, n_bits=8):\n",
    "    bin_str = \"0\"\n",
    "    for i in range(n_bits-1):\n",
    "        if frac >= 2**(-i-1):\n",
    "            bin_str += \"1\"\n",
    "            frac -= 2**(-i-1)\n",
    "        else:\n",
    "            bin_str += \"0\"\n",
    "    bin_str = \"00\" + bin_str[:-2]\n",
    "    return bin_str\n",
    "\n",
    "def frac_to_bin_neg(frac, n_bits=8): # Use 2's complement to invert\n",
    "    bin_str_2c = frac_to_bin_pos(-frac, n_bits=n_bits) \n",
    "    bin_str_minus_1 = \"\"\n",
    "    for b in bin_str_2c:\n",
    "        if b==\"0\": bin_str_minus_1 += \"1\"\n",
    "        elif b==\"1\": bin_str_minus_1 += \"0\"\n",
    "\n",
    "    int_of_bin_str = bin_to_int(bin_str_minus_1) + 1\n",
    "    bin_str = np.binary_repr(int_of_bin_str)\n",
    "    bin_str = \"00\" + bin_str[:-2]\n",
    "    return bin_str\n",
    "\n",
    "def frac_to_bin(frac, n_bits=8):\n",
    "    if frac >= 0: return frac_to_bin_pos(frac, n_bits=n_bits)\n",
    "    else: return frac_to_bin_neg(frac, n_bits=n_bits)\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "y0=0, x0=0\n",
      "1/1 [==============================] - 0s 364ms/step\n",
      "y0=0, x0=13\n",
      "1/1 [==============================] - 0s 22ms/step\n",
      "y0=0, x0=112\n",
      "1/1 [==============================] - 0s 26ms/step\n",
      "y0=1, x0=0\n",
      "1/1 [==============================] - 0s 22ms/step\n",
      "y0=1, x0=13\n",
      "1/1 [==============================] - 0s 26ms/step\n",
      "y0=1, x0=112\n",
      "1/1 [==============================] - 0s 23ms/step\n",
      "y0=52, x0=0\n",
      "1/1 [==============================] - 0s 22ms/step\n",
      "y0=52, x0=13\n",
      "1/1 [==============================] - 0s 20ms/step\n",
      "y0=52, x0=112\n",
      "1/1 [==============================] - 0s 22ms/step\n"
     ]
    }
   ],
   "source": [
    "pred_data = {}\n",
    "output_data = {}\n",
    "for y0 in CROP_Y0:\n",
    "    pred_data[f\"y1_{y0}\"] = {}\n",
    "    for x0 in CROP_X0:\n",
    "        print(f\"y0={y0}, x0={x0}\")\n",
    "        pred = model.predict(input_data[f\"y1_{y0}\"][f\"x1_{x0}\"])[0]\n",
    "        pred_data[f\"y1_{y0}\"][f\"x1_{x0}\"] = pred\n",
    "        fpath_txt = os.path.join(data_dir, f\"Y1_{y0}/X1_{x0}/QKeras_pred.txt\")\n",
    "        # with open(fpath_txt, \"w\") as f:\n",
    "        #     for val in pred:\n",
    "        #         bin_str = frac_to_bin(val)\n",
    "        #         int_num = bin_to_int(bin_str)\n",
    "        #         hex_str = hex(int_num).replace(\"0x\", \"\").upper()\n",
    "        #         if len(hex_str) < 2: hex_str = \"0\" + hex_str\n",
    "        #         f.write(f\"{hex_str} \")\n",
    "        for val in pred:\n",
    "            bin_str = frac_to_bin(val)\n",
    "            int_num = bin_to_int(bin_str)\n",
    "            hex_str = hex(int_num).replace(\"0x\", \"\").upper()\n",
    "            if len(hex_str) < 2: hex_str = \"0\" + hex_str\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 78,
   "metadata": {},
   "outputs": [],
   "source": [
    "def ap_fixed_8_2_to_float(bin_str_yo):\n",
    "    out_float = 0\n",
    "    if bin_str_yo[0]==\"1\": out_float += 2\n",
    "        \n",
    "    if bin_str_yo[1]==\"1\": out_float += 1        \n",
    "\n",
    "    for i in range(6):\n",
    "        if bin_str_yo[i+2]==\"1\": \n",
    "            out_float += 2**(-(i+1))\n",
    "        \n",
    "    return out_float"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_relu_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_relu_config8_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_flow_control_loop_pipe_no_ap_cont.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mul_8s_8s_13_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mux_94_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_fifo_w128_d16_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_fifo_w128_d81_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_fifo_w64_d121_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_fifo_w256_d1_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_relu_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_relu_config4_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mux_42_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_configceu.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pUhA.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_pooling2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_16u_config9_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_fifo_w64_d2116_A.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mul_8s_6s_13_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s_p_ZZN4nnfYi.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mul_8s_8s_15_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_fifo_w256_d4_S.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config12_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mux_366_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mul_8s_8s_16_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mul_8s_4s_12_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_ROM_AUThq.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_8u_config6_s_p_ZZN4nnet26conv_2d_bDeQ.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_relu_config17_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_0_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10cfu.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_0_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_32u_config10_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_flow_control_loop_pipe.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_mux_325_8_1_1.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s_w15_ROM_AUTOcdu.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_ROM_AUTO_1R.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_16u_config10_s_p_ZZN4nnet26conv_2dbak.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config10_mult_s_w10_ROM_bGp.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_regslice_both.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_8_2_5_3_0_8u_config5_U0.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_ROM_AUeOg.dat\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_ROdEe.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_dense_array_ap_fixed_32u_array_ap_fixed_8_2_5_3_0_32u_config15_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_32u_config10_s.v\n",
      "remove_files /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog/myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config14_U0.v\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "vdir = \"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog\"\n",
    "for f in os.listdir(vdir):\n",
    "    print(f\"remove_files {os.path.join(vdir, f)}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "cp -r /home/aelabd/RHEED/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/verilog /home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog\n"
     ]
    }
   ],
   "source": [
    "vdir_src = \"/home/aelabd/RHEED/rtl_models/vivado_2022.2/yuhao_model/myproject_prj/solution1/syn/verilog\"\n",
    "vdir_dest = \"/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/04_ref_design/myproject_syn_verilog\"\n",
    "print(f\"cp -r {vdir_src} {vdir_dest}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "rheed_hls4ml_dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
