<table width="100%">
  <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>2019.2 Vitis™ Application Acceleration Development Flow Tutorials</h1>
    <a href="https://github.com/Xilinx/SDAccel-Tutorials/branches/all">See SDAccel™ Development Environment 2019.1 Tutorials</a>
    </td>
 </tr>
 </table>

## Getting Started

Learn how to [develop accelerated applications using the Vitis™ core development kit](docs/vitis-getting-started/).

[![Pathways](docs/vitis-getting-started/images/pathway.png)](docs/vitis-getting-started/)

## Intermediate

  <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="15%" align="center"><b>Kernel</b>
 <td width="50%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="docs/getting-started-rtl-kernels/README.md">Getting Started with RTL Kernels</a></td>
 <td align="center">RTL</td>
 <td>This tutorial demonstrates how to use the Vitis core development kit to program an RTL kernel into an FPGA and build a Hardware Emulation using a common development flow.</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/mixing-c-rtl-kernels/README.md">Mixing C and RTL</a></td>
 <td align="center">C and RTL</td>
 <td>This tutorial demonstrates working with an application containing RTL and OpenCL™ kernels to familiarize yourself with the Vitis core development kit flow, along with various design analysis features.</td>
 </tr>
 <tr>
 </tr>
 <tr>
 <td align="center"><a href="docs/host-code-opt/README.md">Host Code Optimization</a></td>
 <td align="center">C and RTL</td>
 <td>This tutorial demonstrates applying host code optimization techniques to your design.</td>
 </tr>
 <tr>
 <td align="center"><a href="docs/mult-ddr-banks/README.md">Using Multiple DDR Banks</a></td>
 <td align="center">C and RTL</td>
 <td>This tutorial demonstrates how using multiple DDRs can improve data transfer between kernels and global memory.</td>
 </tr>
 </table>

## Advanced

 <table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="15%" align="center"><b>Kernel</b>
 <td width="50%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="docs/controlling-vivado-impl/README.md">Controlling Vivado Implementation</a></td>
 <td align="center">RTL</td>
 <td>This tutorial demonstrates how you can control the Vivado® tools flow when implementing your project.</td>
 </tr>
 </table>

<hr/>
<p align="center"><sup>Copyright&copy; 2019 Xilinx</sup></p>
