// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_101 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;
input  [17:0] p_read24;
input  [17:0] p_read25;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_436_p2;
reg   [0:0] icmp_ln86_reg_1439;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1439_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1975_fu_442_p2;
reg   [0:0] icmp_ln86_1975_reg_1450;
wire   [0:0] icmp_ln86_1976_fu_448_p2;
reg   [0:0] icmp_ln86_1976_reg_1455;
reg   [0:0] icmp_ln86_1976_reg_1455_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1976_reg_1455_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1977_fu_454_p2;
reg   [0:0] icmp_ln86_1977_reg_1461;
wire   [0:0] icmp_ln86_1978_fu_460_p2;
reg   [0:0] icmp_ln86_1978_reg_1467;
reg   [0:0] icmp_ln86_1978_reg_1467_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1979_fu_466_p2;
reg   [0:0] icmp_ln86_1979_reg_1473;
reg   [0:0] icmp_ln86_1979_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1979_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1979_reg_1473_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1980_fu_472_p2;
reg   [0:0] icmp_ln86_1980_reg_1479;
reg   [0:0] icmp_ln86_1980_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1980_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1980_reg_1479_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1981_fu_478_p2;
reg   [0:0] icmp_ln86_1981_reg_1485;
reg   [0:0] icmp_ln86_1981_reg_1485_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1982_fu_484_p2;
reg   [0:0] icmp_ln86_1982_reg_1491;
reg   [0:0] icmp_ln86_1982_reg_1491_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1983_fu_490_p2;
reg   [0:0] icmp_ln86_1983_reg_1497;
reg   [0:0] icmp_ln86_1983_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1983_reg_1497_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1984_fu_496_p2;
reg   [0:0] icmp_ln86_1984_reg_1503;
reg   [0:0] icmp_ln86_1984_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1984_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1984_reg_1503_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1985_fu_502_p2;
reg   [0:0] icmp_ln86_1985_reg_1509;
reg   [0:0] icmp_ln86_1985_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1985_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1985_reg_1509_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1986_fu_508_p2;
reg   [0:0] icmp_ln86_1986_reg_1515;
reg   [0:0] icmp_ln86_1986_reg_1515_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1986_reg_1515_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1986_reg_1515_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1986_reg_1515_pp0_iter4_reg;
reg   [0:0] tmp_reg_1521;
reg   [0:0] tmp_reg_1521_pp0_iter1_reg;
reg   [0:0] tmp_reg_1521_pp0_iter2_reg;
reg   [0:0] tmp_reg_1521_pp0_iter3_reg;
reg   [0:0] tmp_reg_1521_pp0_iter4_reg;
reg   [0:0] tmp_reg_1521_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1987_fu_522_p2;
reg   [0:0] icmp_ln86_1987_reg_1527;
reg   [0:0] icmp_ln86_1987_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1987_reg_1527_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1987_reg_1527_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1987_reg_1527_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1987_reg_1527_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1987_reg_1527_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1988_fu_528_p2;
reg   [0:0] icmp_ln86_1988_reg_1533;
reg   [0:0] icmp_ln86_1988_reg_1533_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1989_fu_534_p2;
reg   [0:0] icmp_ln86_1989_reg_1538;
reg   [0:0] icmp_ln86_1989_reg_1538_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1990_fu_540_p2;
reg   [0:0] icmp_ln86_1990_reg_1543;
reg   [0:0] icmp_ln86_1990_reg_1543_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1991_fu_546_p2;
reg   [0:0] icmp_ln86_1991_reg_1548;
reg   [0:0] icmp_ln86_1991_reg_1548_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1991_reg_1548_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1992_fu_562_p2;
reg   [0:0] icmp_ln86_1992_reg_1553;
reg   [0:0] icmp_ln86_1992_reg_1553_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1992_reg_1553_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1993_fu_568_p2;
reg   [0:0] icmp_ln86_1993_reg_1558;
reg   [0:0] icmp_ln86_1993_reg_1558_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1993_reg_1558_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1994_fu_584_p2;
reg   [0:0] icmp_ln86_1994_reg_1563;
reg   [0:0] icmp_ln86_1994_reg_1563_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1994_reg_1563_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1994_reg_1563_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1995_fu_590_p2;
reg   [0:0] icmp_ln86_1995_reg_1568;
reg   [0:0] icmp_ln86_1995_reg_1568_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1995_reg_1568_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1995_reg_1568_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1996_fu_596_p2;
reg   [0:0] icmp_ln86_1996_reg_1573;
reg   [0:0] icmp_ln86_1996_reg_1573_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1996_reg_1573_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1996_reg_1573_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1997_fu_602_p2;
reg   [0:0] icmp_ln86_1997_reg_1578;
reg   [0:0] icmp_ln86_1997_reg_1578_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1997_reg_1578_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1997_reg_1578_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1997_reg_1578_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1998_fu_618_p2;
reg   [0:0] icmp_ln86_1998_reg_1583;
reg   [0:0] icmp_ln86_1998_reg_1583_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1998_reg_1583_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1998_reg_1583_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1998_reg_1583_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1999_fu_624_p2;
reg   [0:0] icmp_ln86_1999_reg_1588;
reg   [0:0] icmp_ln86_1999_reg_1588_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1999_reg_1588_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1999_reg_1588_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1999_reg_1588_pp0_iter4_reg;
wire   [0:0] icmp_ln86_2000_fu_630_p2;
reg   [0:0] icmp_ln86_2000_reg_1593;
reg   [0:0] icmp_ln86_2000_reg_1593_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2000_reg_1593_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2000_reg_1593_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2000_reg_1593_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2000_reg_1593_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2001_fu_636_p2;
reg   [0:0] icmp_ln86_2001_reg_1598;
reg   [0:0] icmp_ln86_2001_reg_1598_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2001_reg_1598_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2001_reg_1598_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2001_reg_1598_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2001_reg_1598_pp0_iter5_reg;
wire   [0:0] icmp_ln86_2002_fu_642_p2;
reg   [0:0] icmp_ln86_2002_reg_1603;
reg   [0:0] icmp_ln86_2002_reg_1603_pp0_iter1_reg;
reg   [0:0] icmp_ln86_2002_reg_1603_pp0_iter2_reg;
reg   [0:0] icmp_ln86_2002_reg_1603_pp0_iter3_reg;
reg   [0:0] icmp_ln86_2002_reg_1603_pp0_iter4_reg;
reg   [0:0] icmp_ln86_2002_reg_1603_pp0_iter5_reg;
reg   [0:0] icmp_ln86_2002_reg_1603_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_648_p2;
reg   [0:0] and_ln102_reg_1608;
reg   [0:0] and_ln102_reg_1608_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1608_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_659_p2;
reg   [0:0] and_ln104_reg_1618;
wire   [0:0] and_ln102_2235_fu_664_p2;
reg   [0:0] and_ln102_2235_reg_1624;
wire   [0:0] and_ln104_374_fu_673_p2;
reg   [0:0] and_ln104_374_reg_1630;
wire   [0:0] and_ln102_2239_fu_678_p2;
reg   [0:0] and_ln102_2239_reg_1635;
wire   [0:0] and_ln102_2240_fu_683_p2;
reg   [0:0] and_ln102_2240_reg_1640;
wire   [0:0] or_ln117_1798_fu_688_p2;
reg   [0:0] or_ln117_1798_reg_1647;
wire   [0:0] xor_ln104_fu_694_p2;
reg   [0:0] xor_ln104_reg_1653;
wire   [0:0] and_ln102_2236_fu_699_p2;
reg   [0:0] and_ln102_2236_reg_1659;
wire   [0:0] and_ln104_375_fu_708_p2;
reg   [0:0] and_ln104_375_reg_1665;
reg   [0:0] and_ln104_375_reg_1665_pp0_iter3_reg;
wire   [0:0] and_ln102_2241_fu_723_p2;
reg   [0:0] and_ln102_2241_reg_1671;
wire   [2:0] select_ln117_1924_fu_824_p3;
reg   [2:0] select_ln117_1924_reg_1676;
wire   [0:0] or_ln117_1803_fu_831_p2;
reg   [0:0] or_ln117_1803_reg_1681;
wire   [0:0] and_ln102_2234_fu_836_p2;
reg   [0:0] and_ln102_2234_reg_1687;
wire   [0:0] and_ln104_373_fu_845_p2;
reg   [0:0] and_ln104_373_reg_1693;
wire   [0:0] and_ln102_2237_fu_850_p2;
reg   [0:0] and_ln102_2237_reg_1699;
wire   [0:0] and_ln102_2243_fu_864_p2;
reg   [0:0] and_ln102_2243_reg_1705;
wire   [0:0] or_ln117_1807_fu_942_p2;
reg   [0:0] or_ln117_1807_reg_1711;
wire   [3:0] select_ln117_1930_fu_956_p3;
reg   [3:0] select_ln117_1930_reg_1716;
wire   [0:0] and_ln104_376_fu_969_p2;
reg   [0:0] and_ln104_376_reg_1721;
wire   [0:0] and_ln102_2238_fu_974_p2;
reg   [0:0] and_ln102_2238_reg_1726;
reg   [0:0] and_ln102_2238_reg_1726_pp0_iter5_reg;
wire   [0:0] and_ln104_377_fu_983_p2;
reg   [0:0] and_ln104_377_reg_1733;
reg   [0:0] and_ln104_377_reg_1733_pp0_iter5_reg;
reg   [0:0] and_ln104_377_reg_1733_pp0_iter6_reg;
wire   [0:0] and_ln102_2244_fu_998_p2;
reg   [0:0] and_ln102_2244_reg_1739;
wire   [0:0] or_ln117_1812_fu_1081_p2;
reg   [0:0] or_ln117_1812_reg_1744;
wire   [4:0] select_ln117_1936_fu_1093_p3;
reg   [4:0] select_ln117_1936_reg_1749;
wire   [0:0] or_ln117_1814_fu_1101_p2;
reg   [0:0] or_ln117_1814_reg_1754;
wire   [0:0] or_ln117_1816_fu_1107_p2;
reg   [0:0] or_ln117_1816_reg_1760;
reg   [0:0] or_ln117_1816_reg_1760_pp0_iter5_reg;
wire   [0:0] or_ln117_1818_fu_1183_p2;
reg   [0:0] or_ln117_1818_reg_1768;
wire   [4:0] select_ln117_1942_fu_1196_p3;
reg   [4:0] select_ln117_1942_reg_1773;
wire   [0:0] or_ln117_1822_fu_1258_p2;
reg   [0:0] or_ln117_1822_reg_1778;
wire   [4:0] select_ln117_1946_fu_1272_p3;
reg   [4:0] select_ln117_1946_reg_1783;
wire    ap_block_pp0_stage0;
wire   [10:0] tmp_35_fu_552_p4;
wire   [13:0] tmp_36_fu_574_p4;
wire   [16:0] tmp_37_fu_608_p4;
wire   [0:0] xor_ln104_945_fu_654_p2;
wire   [0:0] xor_ln104_947_fu_668_p2;
wire   [0:0] xor_ln104_948_fu_703_p2;
wire   [0:0] xor_ln104_951_fu_713_p2;
wire   [0:0] and_ln102_2248_fu_732_p2;
wire   [0:0] xor_ln104_952_fu_718_p2;
wire   [0:0] and_ln102_2250_fu_742_p2;
wire   [0:0] and_ln102_2247_fu_728_p2;
wire   [0:0] xor_ln117_fu_757_p2;
wire   [0:0] or_ln117_fu_752_p2;
wire   [1:0] zext_ln117_fu_762_p1;
wire   [0:0] and_ln102_2249_fu_737_p2;
wire   [1:0] select_ln117_fu_766_p3;
wire   [1:0] select_ln117_1920_fu_779_p3;
wire   [0:0] or_ln117_1799_fu_774_p2;
wire   [2:0] zext_ln117_214_fu_786_p1;
wire   [0:0] or_ln117_1800_fu_790_p2;
wire   [0:0] and_ln102_2251_fu_747_p2;
wire   [2:0] select_ln117_1921_fu_794_p3;
wire   [0:0] or_ln117_1801_fu_802_p2;
wire   [2:0] select_ln117_1922_fu_808_p3;
wire   [2:0] select_ln117_1923_fu_816_p3;
wire   [0:0] xor_ln104_946_fu_840_p2;
wire   [0:0] xor_ln104_953_fu_855_p2;
wire   [0:0] and_ln102_2253_fu_873_p2;
wire   [0:0] and_ln102_2242_fu_860_p2;
wire   [0:0] and_ln102_2252_fu_869_p2;
wire   [0:0] or_ln117_1802_fu_888_p2;
wire   [3:0] zext_ln117_215_fu_893_p1;
wire   [0:0] and_ln102_2254_fu_878_p2;
wire   [3:0] select_ln117_1925_fu_896_p3;
wire   [0:0] or_ln117_1804_fu_904_p2;
wire   [3:0] select_ln117_1926_fu_909_p3;
wire   [0:0] or_ln117_1805_fu_916_p2;
wire   [0:0] and_ln102_2255_fu_883_p2;
wire   [3:0] select_ln117_1927_fu_920_p3;
wire   [0:0] or_ln117_1806_fu_928_p2;
wire   [3:0] select_ln117_1928_fu_934_p3;
wire   [3:0] select_ln117_1929_fu_948_p3;
wire   [0:0] xor_ln104_949_fu_964_p2;
wire   [0:0] xor_ln104_950_fu_978_p2;
wire   [0:0] xor_ln104_954_fu_988_p2;
wire   [0:0] and_ln102_2256_fu_1003_p2;
wire   [0:0] xor_ln104_955_fu_993_p2;
wire   [0:0] and_ln102_2259_fu_1017_p2;
wire   [0:0] and_ln102_2257_fu_1008_p2;
wire   [0:0] or_ln117_1808_fu_1027_p2;
wire   [0:0] and_ln102_2258_fu_1013_p2;
wire   [3:0] select_ln117_1931_fu_1032_p3;
wire   [3:0] select_ln117_1932_fu_1044_p3;
wire   [0:0] or_ln117_1809_fu_1039_p2;
wire   [4:0] zext_ln117_216_fu_1051_p1;
wire   [0:0] or_ln117_1810_fu_1055_p2;
wire   [0:0] and_ln102_2260_fu_1022_p2;
wire   [4:0] select_ln117_1933_fu_1059_p3;
wire   [0:0] or_ln117_1811_fu_1067_p2;
wire   [4:0] select_ln117_1934_fu_1073_p3;
wire   [4:0] select_ln117_1935_fu_1085_p3;
wire   [0:0] xor_ln104_956_fu_1111_p2;
wire   [0:0] and_ln102_2262_fu_1124_p2;
wire   [0:0] and_ln102_2245_fu_1116_p2;
wire   [0:0] and_ln102_2261_fu_1120_p2;
wire   [0:0] or_ln117_1813_fu_1139_p2;
wire   [0:0] and_ln102_2263_fu_1129_p2;
wire   [4:0] select_ln117_1937_fu_1144_p3;
wire   [0:0] or_ln117_1815_fu_1151_p2;
wire   [4:0] select_ln117_1938_fu_1156_p3;
wire   [0:0] and_ln102_2264_fu_1134_p2;
wire   [4:0] select_ln117_1939_fu_1163_p3;
wire   [0:0] or_ln117_1817_fu_1171_p2;
wire   [4:0] select_ln117_1940_fu_1176_p3;
wire   [4:0] select_ln117_1941_fu_1188_p3;
wire   [0:0] xor_ln104_957_fu_1204_p2;
wire   [0:0] and_ln102_2265_fu_1213_p2;
wire   [0:0] and_ln102_2246_fu_1209_p2;
wire   [0:0] and_ln102_2266_fu_1218_p2;
wire   [0:0] or_ln117_1819_fu_1228_p2;
wire   [0:0] or_ln117_1820_fu_1233_p2;
wire   [0:0] and_ln102_2267_fu_1223_p2;
wire   [4:0] select_ln117_1943_fu_1237_p3;
wire   [0:0] or_ln117_1821_fu_1244_p2;
wire   [4:0] select_ln117_1944_fu_1250_p3;
wire   [4:0] select_ln117_1945_fu_1264_p3;
wire   [0:0] xor_ln104_958_fu_1280_p2;
wire   [0:0] and_ln102_2268_fu_1285_p2;
wire   [0:0] and_ln102_2269_fu_1290_p2;
wire   [0:0] or_ln117_1823_fu_1295_p2;
wire   [11:0] agg_result_fu_1307_p63;
wire   [4:0] agg_result_fu_1307_p64;
wire   [11:0] agg_result_fu_1307_p65;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
reg   [17:0] p_read23_int_reg;
reg   [17:0] p_read24_int_reg;
reg   [17:0] p_read25_int_reg;
wire   [4:0] agg_result_fu_1307_p1;
wire   [4:0] agg_result_fu_1307_p3;
wire   [4:0] agg_result_fu_1307_p5;
wire   [4:0] agg_result_fu_1307_p7;
wire   [4:0] agg_result_fu_1307_p9;
wire   [4:0] agg_result_fu_1307_p11;
wire   [4:0] agg_result_fu_1307_p13;
wire   [4:0] agg_result_fu_1307_p15;
wire   [4:0] agg_result_fu_1307_p17;
wire   [4:0] agg_result_fu_1307_p19;
wire   [4:0] agg_result_fu_1307_p21;
wire   [4:0] agg_result_fu_1307_p23;
wire   [4:0] agg_result_fu_1307_p25;
wire   [4:0] agg_result_fu_1307_p27;
wire   [4:0] agg_result_fu_1307_p29;
wire   [4:0] agg_result_fu_1307_p31;
wire  signed [4:0] agg_result_fu_1307_p33;
wire  signed [4:0] agg_result_fu_1307_p35;
wire  signed [4:0] agg_result_fu_1307_p37;
wire  signed [4:0] agg_result_fu_1307_p39;
wire  signed [4:0] agg_result_fu_1307_p41;
wire  signed [4:0] agg_result_fu_1307_p43;
wire  signed [4:0] agg_result_fu_1307_p45;
wire  signed [4:0] agg_result_fu_1307_p47;
wire  signed [4:0] agg_result_fu_1307_p49;
wire  signed [4:0] agg_result_fu_1307_p51;
wire  signed [4:0] agg_result_fu_1307_p53;
wire  signed [4:0] agg_result_fu_1307_p55;
wire  signed [4:0] agg_result_fu_1307_p57;
wire  signed [4:0] agg_result_fu_1307_p59;
wire  signed [4:0] agg_result_fu_1307_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_63_5_12_1_1_x6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x6_U2672(
    .din0(12'd136),
    .din1(12'd620),
    .din2(12'd3940),
    .din3(12'd32),
    .din4(12'd813),
    .din5(12'd3622),
    .din6(12'd3056),
    .din7(12'd3195),
    .din8(12'd3795),
    .din9(12'd1096),
    .din10(12'd3711),
    .din11(12'd3461),
    .din12(12'd80),
    .din13(12'd907),
    .din14(12'd147),
    .din15(12'd1644),
    .din16(12'd3951),
    .din17(12'd3814),
    .din18(12'd3375),
    .din19(12'd247),
    .din20(12'd1185),
    .din21(12'd3628),
    .din22(12'd319),
    .din23(12'd3931),
    .din24(12'd746),
    .din25(12'd3926),
    .din26(12'd171),
    .din27(12'd787),
    .din28(12'd3954),
    .din29(12'd206),
    .din30(12'd4091),
    .def(agg_result_fu_1307_p63),
    .sel(agg_result_fu_1307_p64),
    .dout(agg_result_fu_1307_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2234_reg_1687 <= and_ln102_2234_fu_836_p2;
        and_ln102_2235_reg_1624 <= and_ln102_2235_fu_664_p2;
        and_ln102_2236_reg_1659 <= and_ln102_2236_fu_699_p2;
        and_ln102_2237_reg_1699 <= and_ln102_2237_fu_850_p2;
        and_ln102_2238_reg_1726 <= and_ln102_2238_fu_974_p2;
        and_ln102_2238_reg_1726_pp0_iter5_reg <= and_ln102_2238_reg_1726;
        and_ln102_2239_reg_1635 <= and_ln102_2239_fu_678_p2;
        and_ln102_2240_reg_1640 <= and_ln102_2240_fu_683_p2;
        and_ln102_2241_reg_1671 <= and_ln102_2241_fu_723_p2;
        and_ln102_2243_reg_1705 <= and_ln102_2243_fu_864_p2;
        and_ln102_2244_reg_1739 <= and_ln102_2244_fu_998_p2;
        and_ln102_reg_1608 <= and_ln102_fu_648_p2;
        and_ln102_reg_1608_pp0_iter1_reg <= and_ln102_reg_1608;
        and_ln102_reg_1608_pp0_iter2_reg <= and_ln102_reg_1608_pp0_iter1_reg;
        and_ln104_373_reg_1693 <= and_ln104_373_fu_845_p2;
        and_ln104_374_reg_1630 <= and_ln104_374_fu_673_p2;
        and_ln104_375_reg_1665 <= and_ln104_375_fu_708_p2;
        and_ln104_375_reg_1665_pp0_iter3_reg <= and_ln104_375_reg_1665;
        and_ln104_376_reg_1721 <= and_ln104_376_fu_969_p2;
        and_ln104_377_reg_1733 <= and_ln104_377_fu_983_p2;
        and_ln104_377_reg_1733_pp0_iter5_reg <= and_ln104_377_reg_1733;
        and_ln104_377_reg_1733_pp0_iter6_reg <= and_ln104_377_reg_1733_pp0_iter5_reg;
        and_ln104_reg_1618 <= and_ln104_fu_659_p2;
        icmp_ln86_1975_reg_1450 <= icmp_ln86_1975_fu_442_p2;
        icmp_ln86_1976_reg_1455 <= icmp_ln86_1976_fu_448_p2;
        icmp_ln86_1976_reg_1455_pp0_iter1_reg <= icmp_ln86_1976_reg_1455;
        icmp_ln86_1976_reg_1455_pp0_iter2_reg <= icmp_ln86_1976_reg_1455_pp0_iter1_reg;
        icmp_ln86_1977_reg_1461 <= icmp_ln86_1977_fu_454_p2;
        icmp_ln86_1978_reg_1467 <= icmp_ln86_1978_fu_460_p2;
        icmp_ln86_1978_reg_1467_pp0_iter1_reg <= icmp_ln86_1978_reg_1467;
        icmp_ln86_1979_reg_1473 <= icmp_ln86_1979_fu_466_p2;
        icmp_ln86_1979_reg_1473_pp0_iter1_reg <= icmp_ln86_1979_reg_1473;
        icmp_ln86_1979_reg_1473_pp0_iter2_reg <= icmp_ln86_1979_reg_1473_pp0_iter1_reg;
        icmp_ln86_1979_reg_1473_pp0_iter3_reg <= icmp_ln86_1979_reg_1473_pp0_iter2_reg;
        icmp_ln86_1980_reg_1479 <= icmp_ln86_1980_fu_472_p2;
        icmp_ln86_1980_reg_1479_pp0_iter1_reg <= icmp_ln86_1980_reg_1479;
        icmp_ln86_1980_reg_1479_pp0_iter2_reg <= icmp_ln86_1980_reg_1479_pp0_iter1_reg;
        icmp_ln86_1980_reg_1479_pp0_iter3_reg <= icmp_ln86_1980_reg_1479_pp0_iter2_reg;
        icmp_ln86_1981_reg_1485 <= icmp_ln86_1981_fu_478_p2;
        icmp_ln86_1981_reg_1485_pp0_iter1_reg <= icmp_ln86_1981_reg_1485;
        icmp_ln86_1982_reg_1491 <= icmp_ln86_1982_fu_484_p2;
        icmp_ln86_1982_reg_1491_pp0_iter1_reg <= icmp_ln86_1982_reg_1491;
        icmp_ln86_1983_reg_1497 <= icmp_ln86_1983_fu_490_p2;
        icmp_ln86_1983_reg_1497_pp0_iter1_reg <= icmp_ln86_1983_reg_1497;
        icmp_ln86_1983_reg_1497_pp0_iter2_reg <= icmp_ln86_1983_reg_1497_pp0_iter1_reg;
        icmp_ln86_1984_reg_1503 <= icmp_ln86_1984_fu_496_p2;
        icmp_ln86_1984_reg_1503_pp0_iter1_reg <= icmp_ln86_1984_reg_1503;
        icmp_ln86_1984_reg_1503_pp0_iter2_reg <= icmp_ln86_1984_reg_1503_pp0_iter1_reg;
        icmp_ln86_1984_reg_1503_pp0_iter3_reg <= icmp_ln86_1984_reg_1503_pp0_iter2_reg;
        icmp_ln86_1985_reg_1509 <= icmp_ln86_1985_fu_502_p2;
        icmp_ln86_1985_reg_1509_pp0_iter1_reg <= icmp_ln86_1985_reg_1509;
        icmp_ln86_1985_reg_1509_pp0_iter2_reg <= icmp_ln86_1985_reg_1509_pp0_iter1_reg;
        icmp_ln86_1985_reg_1509_pp0_iter3_reg <= icmp_ln86_1985_reg_1509_pp0_iter2_reg;
        icmp_ln86_1986_reg_1515 <= icmp_ln86_1986_fu_508_p2;
        icmp_ln86_1986_reg_1515_pp0_iter1_reg <= icmp_ln86_1986_reg_1515;
        icmp_ln86_1986_reg_1515_pp0_iter2_reg <= icmp_ln86_1986_reg_1515_pp0_iter1_reg;
        icmp_ln86_1986_reg_1515_pp0_iter3_reg <= icmp_ln86_1986_reg_1515_pp0_iter2_reg;
        icmp_ln86_1986_reg_1515_pp0_iter4_reg <= icmp_ln86_1986_reg_1515_pp0_iter3_reg;
        icmp_ln86_1987_reg_1527 <= icmp_ln86_1987_fu_522_p2;
        icmp_ln86_1987_reg_1527_pp0_iter1_reg <= icmp_ln86_1987_reg_1527;
        icmp_ln86_1987_reg_1527_pp0_iter2_reg <= icmp_ln86_1987_reg_1527_pp0_iter1_reg;
        icmp_ln86_1987_reg_1527_pp0_iter3_reg <= icmp_ln86_1987_reg_1527_pp0_iter2_reg;
        icmp_ln86_1987_reg_1527_pp0_iter4_reg <= icmp_ln86_1987_reg_1527_pp0_iter3_reg;
        icmp_ln86_1987_reg_1527_pp0_iter5_reg <= icmp_ln86_1987_reg_1527_pp0_iter4_reg;
        icmp_ln86_1987_reg_1527_pp0_iter6_reg <= icmp_ln86_1987_reg_1527_pp0_iter5_reg;
        icmp_ln86_1988_reg_1533 <= icmp_ln86_1988_fu_528_p2;
        icmp_ln86_1988_reg_1533_pp0_iter1_reg <= icmp_ln86_1988_reg_1533;
        icmp_ln86_1989_reg_1538 <= icmp_ln86_1989_fu_534_p2;
        icmp_ln86_1989_reg_1538_pp0_iter1_reg <= icmp_ln86_1989_reg_1538;
        icmp_ln86_1990_reg_1543 <= icmp_ln86_1990_fu_540_p2;
        icmp_ln86_1990_reg_1543_pp0_iter1_reg <= icmp_ln86_1990_reg_1543;
        icmp_ln86_1991_reg_1548 <= icmp_ln86_1991_fu_546_p2;
        icmp_ln86_1991_reg_1548_pp0_iter1_reg <= icmp_ln86_1991_reg_1548;
        icmp_ln86_1991_reg_1548_pp0_iter2_reg <= icmp_ln86_1991_reg_1548_pp0_iter1_reg;
        icmp_ln86_1992_reg_1553 <= icmp_ln86_1992_fu_562_p2;
        icmp_ln86_1992_reg_1553_pp0_iter1_reg <= icmp_ln86_1992_reg_1553;
        icmp_ln86_1992_reg_1553_pp0_iter2_reg <= icmp_ln86_1992_reg_1553_pp0_iter1_reg;
        icmp_ln86_1993_reg_1558 <= icmp_ln86_1993_fu_568_p2;
        icmp_ln86_1993_reg_1558_pp0_iter1_reg <= icmp_ln86_1993_reg_1558;
        icmp_ln86_1993_reg_1558_pp0_iter2_reg <= icmp_ln86_1993_reg_1558_pp0_iter1_reg;
        icmp_ln86_1994_reg_1563 <= icmp_ln86_1994_fu_584_p2;
        icmp_ln86_1994_reg_1563_pp0_iter1_reg <= icmp_ln86_1994_reg_1563;
        icmp_ln86_1994_reg_1563_pp0_iter2_reg <= icmp_ln86_1994_reg_1563_pp0_iter1_reg;
        icmp_ln86_1994_reg_1563_pp0_iter3_reg <= icmp_ln86_1994_reg_1563_pp0_iter2_reg;
        icmp_ln86_1995_reg_1568 <= icmp_ln86_1995_fu_590_p2;
        icmp_ln86_1995_reg_1568_pp0_iter1_reg <= icmp_ln86_1995_reg_1568;
        icmp_ln86_1995_reg_1568_pp0_iter2_reg <= icmp_ln86_1995_reg_1568_pp0_iter1_reg;
        icmp_ln86_1995_reg_1568_pp0_iter3_reg <= icmp_ln86_1995_reg_1568_pp0_iter2_reg;
        icmp_ln86_1996_reg_1573 <= icmp_ln86_1996_fu_596_p2;
        icmp_ln86_1996_reg_1573_pp0_iter1_reg <= icmp_ln86_1996_reg_1573;
        icmp_ln86_1996_reg_1573_pp0_iter2_reg <= icmp_ln86_1996_reg_1573_pp0_iter1_reg;
        icmp_ln86_1996_reg_1573_pp0_iter3_reg <= icmp_ln86_1996_reg_1573_pp0_iter2_reg;
        icmp_ln86_1997_reg_1578 <= icmp_ln86_1997_fu_602_p2;
        icmp_ln86_1997_reg_1578_pp0_iter1_reg <= icmp_ln86_1997_reg_1578;
        icmp_ln86_1997_reg_1578_pp0_iter2_reg <= icmp_ln86_1997_reg_1578_pp0_iter1_reg;
        icmp_ln86_1997_reg_1578_pp0_iter3_reg <= icmp_ln86_1997_reg_1578_pp0_iter2_reg;
        icmp_ln86_1997_reg_1578_pp0_iter4_reg <= icmp_ln86_1997_reg_1578_pp0_iter3_reg;
        icmp_ln86_1998_reg_1583 <= icmp_ln86_1998_fu_618_p2;
        icmp_ln86_1998_reg_1583_pp0_iter1_reg <= icmp_ln86_1998_reg_1583;
        icmp_ln86_1998_reg_1583_pp0_iter2_reg <= icmp_ln86_1998_reg_1583_pp0_iter1_reg;
        icmp_ln86_1998_reg_1583_pp0_iter3_reg <= icmp_ln86_1998_reg_1583_pp0_iter2_reg;
        icmp_ln86_1998_reg_1583_pp0_iter4_reg <= icmp_ln86_1998_reg_1583_pp0_iter3_reg;
        icmp_ln86_1999_reg_1588 <= icmp_ln86_1999_fu_624_p2;
        icmp_ln86_1999_reg_1588_pp0_iter1_reg <= icmp_ln86_1999_reg_1588;
        icmp_ln86_1999_reg_1588_pp0_iter2_reg <= icmp_ln86_1999_reg_1588_pp0_iter1_reg;
        icmp_ln86_1999_reg_1588_pp0_iter3_reg <= icmp_ln86_1999_reg_1588_pp0_iter2_reg;
        icmp_ln86_1999_reg_1588_pp0_iter4_reg <= icmp_ln86_1999_reg_1588_pp0_iter3_reg;
        icmp_ln86_2000_reg_1593 <= icmp_ln86_2000_fu_630_p2;
        icmp_ln86_2000_reg_1593_pp0_iter1_reg <= icmp_ln86_2000_reg_1593;
        icmp_ln86_2000_reg_1593_pp0_iter2_reg <= icmp_ln86_2000_reg_1593_pp0_iter1_reg;
        icmp_ln86_2000_reg_1593_pp0_iter3_reg <= icmp_ln86_2000_reg_1593_pp0_iter2_reg;
        icmp_ln86_2000_reg_1593_pp0_iter4_reg <= icmp_ln86_2000_reg_1593_pp0_iter3_reg;
        icmp_ln86_2000_reg_1593_pp0_iter5_reg <= icmp_ln86_2000_reg_1593_pp0_iter4_reg;
        icmp_ln86_2001_reg_1598 <= icmp_ln86_2001_fu_636_p2;
        icmp_ln86_2001_reg_1598_pp0_iter1_reg <= icmp_ln86_2001_reg_1598;
        icmp_ln86_2001_reg_1598_pp0_iter2_reg <= icmp_ln86_2001_reg_1598_pp0_iter1_reg;
        icmp_ln86_2001_reg_1598_pp0_iter3_reg <= icmp_ln86_2001_reg_1598_pp0_iter2_reg;
        icmp_ln86_2001_reg_1598_pp0_iter4_reg <= icmp_ln86_2001_reg_1598_pp0_iter3_reg;
        icmp_ln86_2001_reg_1598_pp0_iter5_reg <= icmp_ln86_2001_reg_1598_pp0_iter4_reg;
        icmp_ln86_2002_reg_1603 <= icmp_ln86_2002_fu_642_p2;
        icmp_ln86_2002_reg_1603_pp0_iter1_reg <= icmp_ln86_2002_reg_1603;
        icmp_ln86_2002_reg_1603_pp0_iter2_reg <= icmp_ln86_2002_reg_1603_pp0_iter1_reg;
        icmp_ln86_2002_reg_1603_pp0_iter3_reg <= icmp_ln86_2002_reg_1603_pp0_iter2_reg;
        icmp_ln86_2002_reg_1603_pp0_iter4_reg <= icmp_ln86_2002_reg_1603_pp0_iter3_reg;
        icmp_ln86_2002_reg_1603_pp0_iter5_reg <= icmp_ln86_2002_reg_1603_pp0_iter4_reg;
        icmp_ln86_2002_reg_1603_pp0_iter6_reg <= icmp_ln86_2002_reg_1603_pp0_iter5_reg;
        icmp_ln86_reg_1439 <= icmp_ln86_fu_436_p2;
        icmp_ln86_reg_1439_pp0_iter1_reg <= icmp_ln86_reg_1439;
        icmp_ln86_reg_1439_pp0_iter2_reg <= icmp_ln86_reg_1439_pp0_iter1_reg;
        icmp_ln86_reg_1439_pp0_iter3_reg <= icmp_ln86_reg_1439_pp0_iter2_reg;
        or_ln117_1798_reg_1647 <= or_ln117_1798_fu_688_p2;
        or_ln117_1803_reg_1681 <= or_ln117_1803_fu_831_p2;
        or_ln117_1807_reg_1711 <= or_ln117_1807_fu_942_p2;
        or_ln117_1812_reg_1744 <= or_ln117_1812_fu_1081_p2;
        or_ln117_1814_reg_1754 <= or_ln117_1814_fu_1101_p2;
        or_ln117_1816_reg_1760 <= or_ln117_1816_fu_1107_p2;
        or_ln117_1816_reg_1760_pp0_iter5_reg <= or_ln117_1816_reg_1760;
        or_ln117_1818_reg_1768 <= or_ln117_1818_fu_1183_p2;
        or_ln117_1822_reg_1778 <= or_ln117_1822_fu_1258_p2;
        select_ln117_1924_reg_1676 <= select_ln117_1924_fu_824_p3;
        select_ln117_1930_reg_1716 <= select_ln117_1930_fu_956_p3;
        select_ln117_1936_reg_1749 <= select_ln117_1936_fu_1093_p3;
        select_ln117_1942_reg_1773 <= select_ln117_1942_fu_1196_p3;
        select_ln117_1946_reg_1783 <= select_ln117_1946_fu_1272_p3;
        tmp_reg_1521 <= p_read24_int_reg[32'd17];
        tmp_reg_1521_pp0_iter1_reg <= tmp_reg_1521;
        tmp_reg_1521_pp0_iter2_reg <= tmp_reg_1521_pp0_iter1_reg;
        tmp_reg_1521_pp0_iter3_reg <= tmp_reg_1521_pp0_iter2_reg;
        tmp_reg_1521_pp0_iter4_reg <= tmp_reg_1521_pp0_iter3_reg;
        tmp_reg_1521_pp0_iter5_reg <= tmp_reg_1521_pp0_iter4_reg;
        xor_ln104_reg_1653 <= xor_ln104_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read23_int_reg <= p_read23;
        p_read24_int_reg <= p_read24;
        p_read25_int_reg <= p_read25;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1307_p63 = 'bx;

assign agg_result_fu_1307_p64 = ((or_ln117_1823_fu_1295_p2[0:0] == 1'b1) ? select_ln117_1946_reg_1783 : 5'd30);

assign and_ln102_2234_fu_836_p2 = (xor_ln104_reg_1653 & icmp_ln86_1976_reg_1455_pp0_iter2_reg);

assign and_ln102_2235_fu_664_p2 = (icmp_ln86_1977_reg_1461 & and_ln102_reg_1608);

assign and_ln102_2236_fu_699_p2 = (icmp_ln86_1978_reg_1467_pp0_iter1_reg & and_ln104_reg_1618);

assign and_ln102_2237_fu_850_p2 = (icmp_ln86_1979_reg_1473_pp0_iter2_reg & and_ln102_2234_fu_836_p2);

assign and_ln102_2238_fu_974_p2 = (icmp_ln86_1980_reg_1479_pp0_iter3_reg & and_ln104_373_reg_1693);

assign and_ln102_2239_fu_678_p2 = (icmp_ln86_1981_reg_1485 & and_ln102_2235_fu_664_p2);

assign and_ln102_2240_fu_683_p2 = (icmp_ln86_1982_reg_1491 & and_ln104_374_fu_673_p2);

assign and_ln102_2241_fu_723_p2 = (icmp_ln86_1983_reg_1497_pp0_iter1_reg & and_ln102_2236_fu_699_p2);

assign and_ln102_2242_fu_860_p2 = (icmp_ln86_1984_reg_1503_pp0_iter2_reg & and_ln104_375_reg_1665);

assign and_ln102_2243_fu_864_p2 = (icmp_ln86_1985_reg_1509_pp0_iter2_reg & and_ln102_2237_fu_850_p2);

assign and_ln102_2244_fu_998_p2 = (icmp_ln86_1986_reg_1515_pp0_iter3_reg & and_ln104_376_fu_969_p2);

assign and_ln102_2245_fu_1116_p2 = (tmp_reg_1521_pp0_iter4_reg & and_ln102_2238_reg_1726);

assign and_ln102_2246_fu_1209_p2 = (icmp_ln86_1987_reg_1527_pp0_iter5_reg & and_ln104_377_reg_1733_pp0_iter5_reg);

assign and_ln102_2247_fu_728_p2 = (icmp_ln86_1988_reg_1533_pp0_iter1_reg & and_ln102_2239_reg_1635);

assign and_ln102_2248_fu_732_p2 = (xor_ln104_951_fu_713_p2 & icmp_ln86_1989_reg_1538_pp0_iter1_reg);

assign and_ln102_2249_fu_737_p2 = (and_ln102_2248_fu_732_p2 & and_ln102_2235_reg_1624);

assign and_ln102_2250_fu_742_p2 = (xor_ln104_952_fu_718_p2 & icmp_ln86_1990_reg_1543_pp0_iter1_reg);

assign and_ln102_2251_fu_747_p2 = (and_ln104_374_reg_1630 & and_ln102_2250_fu_742_p2);

assign and_ln102_2252_fu_869_p2 = (icmp_ln86_1991_reg_1548_pp0_iter2_reg & and_ln102_2241_reg_1671);

assign and_ln102_2253_fu_873_p2 = (xor_ln104_953_fu_855_p2 & icmp_ln86_1992_reg_1553_pp0_iter2_reg);

assign and_ln102_2254_fu_878_p2 = (and_ln102_2253_fu_873_p2 & and_ln102_2236_reg_1659);

assign and_ln102_2255_fu_883_p2 = (icmp_ln86_1993_reg_1558_pp0_iter2_reg & and_ln102_2242_fu_860_p2);

assign and_ln102_2256_fu_1003_p2 = (xor_ln104_954_fu_988_p2 & icmp_ln86_1994_reg_1563_pp0_iter3_reg);

assign and_ln102_2257_fu_1008_p2 = (and_ln104_375_reg_1665_pp0_iter3_reg & and_ln102_2256_fu_1003_p2);

assign and_ln102_2258_fu_1013_p2 = (icmp_ln86_1995_reg_1568_pp0_iter3_reg & and_ln102_2243_reg_1705);

assign and_ln102_2259_fu_1017_p2 = (xor_ln104_955_fu_993_p2 & icmp_ln86_1996_reg_1573_pp0_iter3_reg);

assign and_ln102_2260_fu_1022_p2 = (and_ln102_2259_fu_1017_p2 & and_ln102_2237_reg_1699);

assign and_ln102_2261_fu_1120_p2 = (icmp_ln86_1997_reg_1578_pp0_iter4_reg & and_ln102_2244_reg_1739);

assign and_ln102_2262_fu_1124_p2 = (xor_ln104_956_fu_1111_p2 & icmp_ln86_1998_reg_1583_pp0_iter4_reg);

assign and_ln102_2263_fu_1129_p2 = (and_ln104_376_reg_1721 & and_ln102_2262_fu_1124_p2);

assign and_ln102_2264_fu_1134_p2 = (icmp_ln86_1999_reg_1588_pp0_iter4_reg & and_ln102_2245_fu_1116_p2);

assign and_ln102_2265_fu_1213_p2 = (xor_ln104_957_fu_1204_p2 & icmp_ln86_2000_reg_1593_pp0_iter5_reg);

assign and_ln102_2266_fu_1218_p2 = (and_ln102_2265_fu_1213_p2 & and_ln102_2238_reg_1726_pp0_iter5_reg);

assign and_ln102_2267_fu_1223_p2 = (icmp_ln86_2001_reg_1598_pp0_iter5_reg & and_ln102_2246_fu_1209_p2);

assign and_ln102_2268_fu_1285_p2 = (xor_ln104_958_fu_1280_p2 & icmp_ln86_2002_reg_1603_pp0_iter6_reg);

assign and_ln102_2269_fu_1290_p2 = (and_ln104_377_reg_1733_pp0_iter6_reg & and_ln102_2268_fu_1285_p2);

assign and_ln102_fu_648_p2 = (icmp_ln86_fu_436_p2 & icmp_ln86_1975_fu_442_p2);

assign and_ln104_373_fu_845_p2 = (xor_ln104_reg_1653 & xor_ln104_946_fu_840_p2);

assign and_ln104_374_fu_673_p2 = (xor_ln104_947_fu_668_p2 & and_ln102_reg_1608);

assign and_ln104_375_fu_708_p2 = (xor_ln104_948_fu_703_p2 & and_ln104_reg_1618);

assign and_ln104_376_fu_969_p2 = (xor_ln104_949_fu_964_p2 & and_ln102_2234_reg_1687);

assign and_ln104_377_fu_983_p2 = (xor_ln104_950_fu_978_p2 & and_ln104_373_reg_1693);

assign and_ln104_fu_659_p2 = (xor_ln104_945_fu_654_p2 & icmp_ln86_reg_1439);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1307_p65;

assign icmp_ln86_1975_fu_442_p2 = (($signed(p_read1_int_reg) < $signed(18'd48789)) ? 1'b1 : 1'b0);

assign icmp_ln86_1976_fu_448_p2 = (($signed(p_read13_int_reg) < $signed(18'd39)) ? 1'b1 : 1'b0);

assign icmp_ln86_1977_fu_454_p2 = (($signed(p_read1_int_reg) < $signed(18'd48182)) ? 1'b1 : 1'b0);

assign icmp_ln86_1978_fu_460_p2 = (($signed(p_read9_int_reg) < $signed(18'd122)) ? 1'b1 : 1'b0);

assign icmp_ln86_1979_fu_466_p2 = (($signed(p_read10_int_reg) < $signed(18'd94)) ? 1'b1 : 1'b0);

assign icmp_ln86_1980_fu_472_p2 = (($signed(p_read12_int_reg) < $signed(18'd162)) ? 1'b1 : 1'b0);

assign icmp_ln86_1981_fu_478_p2 = (($signed(p_read20_int_reg) < $signed(18'd39)) ? 1'b1 : 1'b0);

assign icmp_ln86_1982_fu_484_p2 = (($signed(p_read8_int_reg) < $signed(18'd762)) ? 1'b1 : 1'b0);

assign icmp_ln86_1983_fu_490_p2 = (($signed(p_read12_int_reg) < $signed(18'd125)) ? 1'b1 : 1'b0);

assign icmp_ln86_1984_fu_496_p2 = (($signed(p_read18_int_reg) < $signed(18'd60)) ? 1'b1 : 1'b0);

assign icmp_ln86_1985_fu_502_p2 = (($signed(p_read23_int_reg) < $signed(18'd80440)) ? 1'b1 : 1'b0);

assign icmp_ln86_1986_fu_508_p2 = (($signed(p_read10_int_reg) < $signed(18'd95)) ? 1'b1 : 1'b0);

assign icmp_ln86_1987_fu_522_p2 = (($signed(p_read17_int_reg) < $signed(18'd654)) ? 1'b1 : 1'b0);

assign icmp_ln86_1988_fu_528_p2 = (($signed(p_read3_int_reg) < $signed(18'd176)) ? 1'b1 : 1'b0);

assign icmp_ln86_1989_fu_534_p2 = (($signed(p_read4_int_reg) < $signed(18'd968)) ? 1'b1 : 1'b0);

assign icmp_ln86_1990_fu_540_p2 = (($signed(p_read5_int_reg) < $signed(18'd39)) ? 1'b1 : 1'b0);

assign icmp_ln86_1991_fu_546_p2 = (($signed(p_read14_int_reg) < $signed(18'd784)) ? 1'b1 : 1'b0);

assign icmp_ln86_1992_fu_562_p2 = (($signed(tmp_35_fu_552_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1993_fu_568_p2 = (($signed(p_read25_int_reg) < $signed(18'd41473)) ? 1'b1 : 1'b0);

assign icmp_ln86_1994_fu_584_p2 = (($signed(tmp_36_fu_574_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1995_fu_590_p2 = (($signed(p_read11_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_1996_fu_596_p2 = (($signed(p_read19_int_reg) < $signed(18'd89)) ? 1'b1 : 1'b0);

assign icmp_ln86_1997_fu_602_p2 = (($signed(p_read2_int_reg) < $signed(18'd9319)) ? 1'b1 : 1'b0);

assign icmp_ln86_1998_fu_618_p2 = (($signed(tmp_37_fu_608_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1999_fu_624_p2 = (($signed(p_read2_int_reg) < $signed(18'd6682)) ? 1'b1 : 1'b0);

assign icmp_ln86_2000_fu_630_p2 = (($signed(p_read15_int_reg) < $signed(18'd445)) ? 1'b1 : 1'b0);

assign icmp_ln86_2001_fu_636_p2 = (($signed(p_read6_int_reg) < $signed(18'd27)) ? 1'b1 : 1'b0);

assign icmp_ln86_2002_fu_642_p2 = (($signed(p_read18_int_reg) < $signed(18'd203)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_436_p2 = (($signed(p_read21_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign or_ln117_1798_fu_688_p2 = (and_ln102_2240_fu_683_p2 | and_ln102_2239_fu_678_p2);

assign or_ln117_1799_fu_774_p2 = (or_ln117_1798_reg_1647 | and_ln102_2249_fu_737_p2);

assign or_ln117_1800_fu_790_p2 = (and_ln102_2240_reg_1640 | and_ln102_2235_reg_1624);

assign or_ln117_1801_fu_802_p2 = (or_ln117_1800_fu_790_p2 | and_ln102_2251_fu_747_p2);

assign or_ln117_1802_fu_888_p2 = (and_ln102_reg_1608_pp0_iter2_reg | and_ln102_2252_fu_869_p2);

assign or_ln117_1803_fu_831_p2 = (and_ln102_reg_1608_pp0_iter1_reg | and_ln102_2241_fu_723_p2);

assign or_ln117_1804_fu_904_p2 = (or_ln117_1803_reg_1681 | and_ln102_2254_fu_878_p2);

assign or_ln117_1805_fu_916_p2 = (and_ln102_reg_1608_pp0_iter2_reg | and_ln102_2236_reg_1659);

assign or_ln117_1806_fu_928_p2 = (or_ln117_1805_fu_916_p2 | and_ln102_2255_fu_883_p2);

assign or_ln117_1807_fu_942_p2 = (or_ln117_1805_fu_916_p2 | and_ln102_2242_fu_860_p2);

assign or_ln117_1808_fu_1027_p2 = (or_ln117_1807_reg_1711 | and_ln102_2257_fu_1008_p2);

assign or_ln117_1809_fu_1039_p2 = (icmp_ln86_reg_1439_pp0_iter3_reg | and_ln102_2258_fu_1013_p2);

assign or_ln117_1810_fu_1055_p2 = (icmp_ln86_reg_1439_pp0_iter3_reg | and_ln102_2243_reg_1705);

assign or_ln117_1811_fu_1067_p2 = (or_ln117_1810_fu_1055_p2 | and_ln102_2260_fu_1022_p2);

assign or_ln117_1812_fu_1081_p2 = (icmp_ln86_reg_1439_pp0_iter3_reg | and_ln102_2237_reg_1699);

assign or_ln117_1813_fu_1139_p2 = (or_ln117_1812_reg_1744 | and_ln102_2261_fu_1120_p2);

assign or_ln117_1814_fu_1101_p2 = (or_ln117_1812_fu_1081_p2 | and_ln102_2244_fu_998_p2);

assign or_ln117_1815_fu_1151_p2 = (or_ln117_1814_reg_1754 | and_ln102_2263_fu_1129_p2);

assign or_ln117_1816_fu_1107_p2 = (icmp_ln86_reg_1439_pp0_iter3_reg | and_ln102_2234_reg_1687);

assign or_ln117_1817_fu_1171_p2 = (or_ln117_1816_reg_1760 | and_ln102_2264_fu_1134_p2);

assign or_ln117_1818_fu_1183_p2 = (or_ln117_1816_reg_1760 | and_ln102_2245_fu_1116_p2);

assign or_ln117_1819_fu_1228_p2 = (or_ln117_1818_reg_1768 | and_ln102_2266_fu_1218_p2);

assign or_ln117_1820_fu_1233_p2 = (or_ln117_1816_reg_1760_pp0_iter5_reg | and_ln102_2238_reg_1726_pp0_iter5_reg);

assign or_ln117_1821_fu_1244_p2 = (or_ln117_1820_fu_1233_p2 | and_ln102_2267_fu_1223_p2);

assign or_ln117_1822_fu_1258_p2 = (or_ln117_1820_fu_1233_p2 | and_ln102_2246_fu_1209_p2);

assign or_ln117_1823_fu_1295_p2 = (or_ln117_1822_reg_1778 | and_ln102_2269_fu_1290_p2);

assign or_ln117_fu_752_p2 = (and_ln102_2247_fu_728_p2 | and_ln102_2240_reg_1640);

assign select_ln117_1920_fu_779_p3 = ((or_ln117_1798_reg_1647[0:0] == 1'b1) ? select_ln117_fu_766_p3 : 2'd3);

assign select_ln117_1921_fu_794_p3 = ((or_ln117_1799_fu_774_p2[0:0] == 1'b1) ? zext_ln117_214_fu_786_p1 : 3'd4);

assign select_ln117_1922_fu_808_p3 = ((or_ln117_1800_fu_790_p2[0:0] == 1'b1) ? select_ln117_1921_fu_794_p3 : 3'd5);

assign select_ln117_1923_fu_816_p3 = ((or_ln117_1801_fu_802_p2[0:0] == 1'b1) ? select_ln117_1922_fu_808_p3 : 3'd6);

assign select_ln117_1924_fu_824_p3 = ((and_ln102_reg_1608_pp0_iter1_reg[0:0] == 1'b1) ? select_ln117_1923_fu_816_p3 : 3'd7);

assign select_ln117_1925_fu_896_p3 = ((or_ln117_1802_fu_888_p2[0:0] == 1'b1) ? zext_ln117_215_fu_893_p1 : 4'd8);

assign select_ln117_1926_fu_909_p3 = ((or_ln117_1803_reg_1681[0:0] == 1'b1) ? select_ln117_1925_fu_896_p3 : 4'd9);

assign select_ln117_1927_fu_920_p3 = ((or_ln117_1804_fu_904_p2[0:0] == 1'b1) ? select_ln117_1926_fu_909_p3 : 4'd10);

assign select_ln117_1928_fu_934_p3 = ((or_ln117_1805_fu_916_p2[0:0] == 1'b1) ? select_ln117_1927_fu_920_p3 : 4'd11);

assign select_ln117_1929_fu_948_p3 = ((or_ln117_1806_fu_928_p2[0:0] == 1'b1) ? select_ln117_1928_fu_934_p3 : 4'd12);

assign select_ln117_1930_fu_956_p3 = ((or_ln117_1807_fu_942_p2[0:0] == 1'b1) ? select_ln117_1929_fu_948_p3 : 4'd13);

assign select_ln117_1931_fu_1032_p3 = ((or_ln117_1808_fu_1027_p2[0:0] == 1'b1) ? select_ln117_1930_reg_1716 : 4'd14);

assign select_ln117_1932_fu_1044_p3 = ((icmp_ln86_reg_1439_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_1931_fu_1032_p3 : 4'd15);

assign select_ln117_1933_fu_1059_p3 = ((or_ln117_1809_fu_1039_p2[0:0] == 1'b1) ? zext_ln117_216_fu_1051_p1 : 5'd16);

assign select_ln117_1934_fu_1073_p3 = ((or_ln117_1810_fu_1055_p2[0:0] == 1'b1) ? select_ln117_1933_fu_1059_p3 : 5'd17);

assign select_ln117_1935_fu_1085_p3 = ((or_ln117_1811_fu_1067_p2[0:0] == 1'b1) ? select_ln117_1934_fu_1073_p3 : 5'd18);

assign select_ln117_1936_fu_1093_p3 = ((or_ln117_1812_fu_1081_p2[0:0] == 1'b1) ? select_ln117_1935_fu_1085_p3 : 5'd19);

assign select_ln117_1937_fu_1144_p3 = ((or_ln117_1813_fu_1139_p2[0:0] == 1'b1) ? select_ln117_1936_reg_1749 : 5'd20);

assign select_ln117_1938_fu_1156_p3 = ((or_ln117_1814_reg_1754[0:0] == 1'b1) ? select_ln117_1937_fu_1144_p3 : 5'd21);

assign select_ln117_1939_fu_1163_p3 = ((or_ln117_1815_fu_1151_p2[0:0] == 1'b1) ? select_ln117_1938_fu_1156_p3 : 5'd22);

assign select_ln117_1940_fu_1176_p3 = ((or_ln117_1816_reg_1760[0:0] == 1'b1) ? select_ln117_1939_fu_1163_p3 : 5'd23);

assign select_ln117_1941_fu_1188_p3 = ((or_ln117_1817_fu_1171_p2[0:0] == 1'b1) ? select_ln117_1940_fu_1176_p3 : 5'd24);

assign select_ln117_1942_fu_1196_p3 = ((or_ln117_1818_fu_1183_p2[0:0] == 1'b1) ? select_ln117_1941_fu_1188_p3 : 5'd25);

assign select_ln117_1943_fu_1237_p3 = ((or_ln117_1819_fu_1228_p2[0:0] == 1'b1) ? select_ln117_1942_reg_1773 : 5'd26);

assign select_ln117_1944_fu_1250_p3 = ((or_ln117_1820_fu_1233_p2[0:0] == 1'b1) ? select_ln117_1943_fu_1237_p3 : 5'd27);

assign select_ln117_1945_fu_1264_p3 = ((or_ln117_1821_fu_1244_p2[0:0] == 1'b1) ? select_ln117_1944_fu_1250_p3 : 5'd28);

assign select_ln117_1946_fu_1272_p3 = ((or_ln117_1822_fu_1258_p2[0:0] == 1'b1) ? select_ln117_1945_fu_1264_p3 : 5'd29);

assign select_ln117_fu_766_p3 = ((or_ln117_fu_752_p2[0:0] == 1'b1) ? zext_ln117_fu_762_p1 : 2'd2);

assign tmp_35_fu_552_p4 = {{p_read22_int_reg[17:7]}};

assign tmp_36_fu_574_p4 = {{p_read16_int_reg[17:4]}};

assign tmp_37_fu_608_p4 = {{p_read7_int_reg[17:1]}};

assign xor_ln104_945_fu_654_p2 = (icmp_ln86_1975_reg_1450 ^ 1'd1);

assign xor_ln104_946_fu_840_p2 = (icmp_ln86_1976_reg_1455_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_947_fu_668_p2 = (icmp_ln86_1977_reg_1461 ^ 1'd1);

assign xor_ln104_948_fu_703_p2 = (icmp_ln86_1978_reg_1467_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_949_fu_964_p2 = (icmp_ln86_1979_reg_1473_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_950_fu_978_p2 = (icmp_ln86_1980_reg_1479_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_951_fu_713_p2 = (icmp_ln86_1981_reg_1485_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_952_fu_718_p2 = (icmp_ln86_1982_reg_1491_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_953_fu_855_p2 = (icmp_ln86_1983_reg_1497_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_954_fu_988_p2 = (icmp_ln86_1984_reg_1503_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_955_fu_993_p2 = (icmp_ln86_1985_reg_1509_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_956_fu_1111_p2 = (icmp_ln86_1986_reg_1515_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_957_fu_1204_p2 = (tmp_reg_1521_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_958_fu_1280_p2 = (icmp_ln86_1987_reg_1527_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_694_p2 = (icmp_ln86_reg_1439_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_757_p2 = (1'd1 ^ and_ln102_2240_reg_1640);

assign zext_ln117_214_fu_786_p1 = select_ln117_1920_fu_779_p3;

assign zext_ln117_215_fu_893_p1 = select_ln117_1924_reg_1676;

assign zext_ln117_216_fu_1051_p1 = select_ln117_1932_fu_1044_p3;

assign zext_ln117_fu_762_p1 = xor_ln117_fu_757_p2;

endmodule //conifer_jettag_accelerator_decision_function_101
