Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 19 17:22:47 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            2 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            6 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal |                              Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+------------------------------------------------------------------------+------------------+------------------+----------------+
|  new_clk_BUFG | PixelAddrGen_inst/UpUnit_inst/V_upscale_counter_inst/E[0]              | reset_IBUF       |                2 |              7 |
|  new_clk_BUFG | PixelAddrGen_inst/UpUnit_inst/H_upscale_counter_inst/count_reg[1]_0[0] | reset_IBUF       |                2 |              7 |
|  new_clk_BUFG | PixelClk_inst/E[0]                                                     | reset_IBUF       |                4 |             10 |
|  new_clk_BUFG | PixelClk_inst/enable[0]                                                | reset_IBUF       |                4 |             19 |
|  new_clk_BUFG |                                                                        | reset_IBUF       |               10 |             27 |
+---------------+------------------------------------------------------------------------+------------------+------------------+----------------+


