

================================================================
== Vitis HLS Report for 'top_Pipeline_Loop_children'
================================================================
* Date:           Sun Jan 24 08:16:20 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.873 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_children  |        3|        3|         1|          1|          1|     3|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%max_uct_V = alloca i32 1"   --->   Operation 4 'alloca' 'max_uct_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_child = alloca i32 1"   --->   Operation 5 'alloca' 'max_child' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%root_numv_2_load_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %root_numv_2_load_1"   --->   Operation 7 'read' 'root_numv_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%root_numv_1_load_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %root_numv_1_load_1"   --->   Operation 8 'read' 'root_numv_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%root_numv_0_load_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %root_numv_0_load_1"   --->   Operation 9 'read' 'root_numv_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %max_child"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 1022976, i20 %max_uct_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%max_child_2 = load i32 %max_child" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:107]   --->   Operation 14 'load' 'max_child_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:112]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %max_child_2" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:107]   --->   Operation 16 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln107 = icmp_eq  i2 %i_1, i2 3" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:107]   --->   Operation 17 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln112 = add i2 %i_1, i2 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:112]   --->   Operation 19 'add' 'add_ln112' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split, void %.exitStub" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:107]   --->   Operation 20 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%max_uct_V_load = load i20 %max_uct_V" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:110]   --->   Operation 21 'load' 'max_uct_V_load' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:105]   --->   Operation 22 'specpipeline' 'specpipeline_ln105' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:105]   --->   Operation 23 'specloopname' 'specloopname_ln105' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.41ns)   --->   "%uct_V = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 %root_numv_0_load_1_read, i20 %root_numv_1_load_1_read, i20 %root_numv_2_load_1_read, i2 %i_1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 24 'mux' 'uct_V' <Predicate = (!icmp_ln107)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln1547 = icmp_sgt  i20 %uct_V, i20 %max_uct_V_load"   --->   Operation 25 'icmp' 'icmp_ln1547' <Predicate = (!icmp_ln107)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.34ns)   --->   "%max_uct_V_1 = select i1 %icmp_ln1547, i20 %uct_V, i20 %max_uct_V_load" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:110]   --->   Operation 26 'select' 'max_uct_V_1' <Predicate = (!icmp_ln107)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i2 %add_ln112" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:110]   --->   Operation 27 'zext' 'zext_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.22ns)   --->   "%max_child_3 = select i1 %icmp_ln1547, i32 %zext_ln110, i32 %max_child_2" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:110]   --->   Operation 28 'select' 'max_child_3' <Predicate = (!icmp_ln107)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 %add_ln112, i2 %i" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:112]   --->   Operation 29 'store' 'store_ln112' <Predicate = (!icmp_ln107)> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln110 = store i32 %max_child_3, i32 %max_child" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:110]   --->   Operation 30 'store' 'store_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln110 = store i20 %max_uct_V_1, i20 %max_uct_V" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:110]   --->   Operation 31 'store' 'store_ln110' <Predicate = (!icmp_ln107)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %max_child_out, i3 %trunc_ln107" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:107]   --->   Operation 33 'write' 'write_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln107)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ root_numv_0_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ root_numv_1_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ root_numv_2_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_child_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_uct_V               (alloca           ) [ 011]
max_child               (alloca           ) [ 011]
i                       (alloca           ) [ 011]
root_numv_2_load_1_read (read             ) [ 011]
root_numv_1_load_1_read (read             ) [ 011]
root_numv_0_load_1_read (read             ) [ 011]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
max_child_2             (load             ) [ 000]
i_1                     (load             ) [ 000]
trunc_ln107             (trunc            ) [ 000]
icmp_ln107              (icmp             ) [ 011]
empty                   (speclooptripcount) [ 000]
add_ln112               (add              ) [ 000]
br_ln107                (br               ) [ 000]
max_uct_V_load          (load             ) [ 000]
specpipeline_ln105      (specpipeline     ) [ 000]
specloopname_ln105      (specloopname     ) [ 000]
uct_V                   (mux              ) [ 000]
icmp_ln1547             (icmp             ) [ 000]
max_uct_V_1             (select           ) [ 000]
zext_ln110              (zext             ) [ 000]
max_child_3             (select           ) [ 000]
store_ln112             (store            ) [ 000]
store_ln110             (store            ) [ 000]
store_ln110             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
write_ln107             (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="root_numv_0_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_numv_0_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="root_numv_1_load_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_numv_1_load_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="root_numv_2_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_numv_2_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_child_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_child_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="max_uct_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_uct_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="max_child_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_child/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="root_numv_2_load_1_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="20" slack="0"/>
<pin id="52" dir="0" index="1" bw="20" slack="0"/>
<pin id="53" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="root_numv_2_load_1_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="root_numv_1_load_1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="20" slack="0"/>
<pin id="58" dir="0" index="1" bw="20" slack="0"/>
<pin id="59" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="root_numv_1_load_1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="root_numv_0_load_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="20" slack="0"/>
<pin id="64" dir="0" index="1" bw="20" slack="0"/>
<pin id="65" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="root_numv_0_load_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln107_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="3" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln0_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="2" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="20" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="max_child_2_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_child_2/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_1_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="2" slack="1"/>
<pin id="95" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln107_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln107_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="add_ln112_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="max_uct_V_load_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="20" slack="1"/>
<pin id="115" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_uct_V_load/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="uct_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="20" slack="0"/>
<pin id="118" dir="0" index="1" bw="20" slack="1"/>
<pin id="119" dir="0" index="2" bw="20" slack="1"/>
<pin id="120" dir="0" index="3" bw="20" slack="1"/>
<pin id="121" dir="0" index="4" bw="2" slack="0"/>
<pin id="122" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="uct_V/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln1547_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="20" slack="0"/>
<pin id="127" dir="0" index="1" bw="20" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="max_uct_V_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="20" slack="0"/>
<pin id="134" dir="0" index="2" bw="20" slack="0"/>
<pin id="135" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_uct_V_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln110_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="max_child_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="2" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_child_3/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln112_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="2" slack="1"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln110_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln110_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="20" slack="0"/>
<pin id="163" dir="0" index="1" bw="20" slack="1"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/2 "/>
</bind>
</comp>

<comp id="166" class="1005" name="max_uct_V_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="20" slack="0"/>
<pin id="168" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="max_uct_V "/>
</bind>
</comp>

<comp id="173" class="1005" name="max_child_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_child "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="root_numv_2_load_1_read_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="20" slack="1"/>
<pin id="189" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="root_numv_2_load_1_read "/>
</bind>
</comp>

<comp id="192" class="1005" name="root_numv_1_load_1_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="20" slack="1"/>
<pin id="194" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="root_numv_1_load_1_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="root_numv_0_load_1_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="20" slack="1"/>
<pin id="199" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="root_numv_0_load_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="99"><net_src comp="90" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="105"><net_src comp="93" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="93" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="129"><net_src comp="116" pin="5"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="116" pin="5"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="113" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="107" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="125" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="90" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="107" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="143" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="131" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="38" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="176"><net_src comp="42" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="183"><net_src comp="46" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="190"><net_src comp="50" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="195"><net_src comp="56" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="200"><net_src comp="62" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_child_out | {2 }
 - Input state : 
	Port: top_Pipeline_Loop_children : root_numv_0_load_1 | {1 }
	Port: top_Pipeline_Loop_children : root_numv_1_load_1 | {1 }
	Port: top_Pipeline_Loop_children : root_numv_2_load_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln107 : 1
		icmp_ln107 : 1
		add_ln112 : 1
		br_ln107 : 2
		uct_V : 1
		icmp_ln1547 : 2
		max_uct_V_1 : 3
		zext_ln110 : 2
		max_child_3 : 3
		store_ln112 : 2
		store_ln110 : 4
		store_ln110 : 4
		write_ln107 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|  select  |         max_uct_V_1_fu_131         |    0    |    20   |
|          |         max_child_3_fu_143         |    0    |    32   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln107_fu_101         |    0    |    8    |
|          |         icmp_ln1547_fu_125         |    0    |    14   |
|----------|------------------------------------|---------|---------|
|    mux   |            uct_V_fu_116            |    0    |    14   |
|----------|------------------------------------|---------|---------|
|    add   |          add_ln112_fu_107          |    0    |    9    |
|----------|------------------------------------|---------|---------|
|          | root_numv_2_load_1_read_read_fu_50 |    0    |    0    |
|   read   | root_numv_1_load_1_read_read_fu_56 |    0    |    0    |
|          | root_numv_0_load_1_read_read_fu_62 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln107_write_fu_68      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |          trunc_ln107_fu_96         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln110_fu_139         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    97   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           i_reg_180           |    2   |
|       max_child_reg_173       |   32   |
|       max_uct_V_reg_166       |   20   |
|root_numv_0_load_1_read_reg_197|   20   |
|root_numv_1_load_1_read_reg_192|   20   |
|root_numv_2_load_1_read_reg_187|   20   |
+-------------------------------+--------+
|             Total             |   114  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   97   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   114  |    -   |
+-----------+--------+--------+
|   Total   |   114  |   97   |
+-----------+--------+--------+
