Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 08:16:03 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_29_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.933ns (29.469%)  route 2.233ns (70.531%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 7.059 - 4.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.727ns (routing 1.802ns, distribution 0.925ns)
  Clock Net Delay (Destination): 2.412ns (routing 1.636ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=12087, routed)       2.727     3.664    Delay1No25_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X168Y230       FDCE                                         r  Delay1No25_instance/Y_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y230       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.743 r  Delay1No25_instance/Y_reg[32]/Q
                         net (fo=6, routed)           0.695     4.438    Delay1No24_instance/Y_reg[33]_0[32]
    SLICE_X161Y197       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     4.563 r  Delay1No24_instance/geqOp_carry__0_i_9__5/O
                         net (fo=1, routed)           0.015     4.578    Sum11_5_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X161Y197       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.695 r  Sum11_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.721    Sum11_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X161Y198       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.773 r  Sum11_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.341     5.114    Delay1No24_instance/CO[0]
    SLICE_X163Y197       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.110     5.224 f  Delay1No24_instance/shiftedFracY_d1[32]_i_16__5/O
                         net (fo=2, routed)           0.175     5.399    Delay1No24_instance/Sum11_5_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X163Y198       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     5.523 f  Delay1No24_instance/shiftedFracY_d1[32]_i_9__5/O
                         net (fo=3, routed)           0.147     5.670    Delay1No24_instance/shiftedFracY_d1[32]_i_9__5_n_0
    SLICE_X162Y198       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.722 r  Delay1No24_instance/shiftedFracY_d1[49]_i_7__5/O
                         net (fo=32, routed)          0.303     6.025    Delay1No25_instance/Y_reg[23]_0
    SLICE_X160Y195       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     6.124 r  Delay1No25_instance/shiftedFracY_d1[18]_i_3__5/O
                         net (fo=5, routed)           0.239     6.363    Delay1No25_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X161Y199       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     6.487 r  Delay1No25_instance/shiftedFracY_d1[6]_i_1__5/O
                         net (fo=2, routed)           0.241     6.728    Delay1No25_instance/level4__0[2]
    SLICE_X158Y200       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.779 r  Delay1No25_instance/shiftedFracY_d1[22]_i_1__5/O
                         net (fo=1, routed)           0.051     6.830    Sum11_5_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X158Y200       FDRE                                         r  Sum11_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=12087, routed)       2.412     7.059    Sum11_5_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X158Y200       FDRE                                         r  Sum11_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.496     7.554    
                         clock uncertainty           -0.035     7.519    
    SLICE_X158Y200       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.544    Sum11_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  0.714    




