 
****************************************
Report : area
Design : CHIP
Version: Q-2019.12
Date   : Fri Dec 20 18:30:02 2024
****************************************

Library(s) Used:

    N16ADFP_StdCellss0p72vm40c (File: /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db)
    tag_array_ff0p88v0p88v125c (File: /home/N26134992/Project2_Group23/script/2024_AVSD_HW4_v2.1_07_0A/sim/tag_array/tag_array_ff0p88v0p88v125c_100a.db)
    data_array_ff0p88v0p88v125c (File: /home/N26134992/Project2_Group23/script/2024_AVSD_HW4_v2.1_07_0A/sim/data_array/data_array_ff0p88v0p88v125c_100a.db)
    SRAM_ss0p72v0p72vm40c_100a (File: /home/N26134992/Project2_Group23/script/2024_AVSD_HW4_v2.1_07_0A/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db)
    N16ADFP_StdIOss0p72v1p62v125c (File: /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db)

Number of ports:                        17021
Number of nets:                         77457
Number of cells:                        59857
Number of combinational cells:          50782
Number of sequential cells:              8791
Number of macros/black boxes:             151
Number of buf/inv:                      23305
Number of references:                       5

Combinational area:              19644.042551
Buf/Inv area:                     9203.777319
Noncombinational area:           10360.898332
Macro/Black Box area:           279595.239868
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                309600.180751
Total area:                 undefined
1
