Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Top_Design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Design.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Design"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : Top_Design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx1.vhd" in Library work.
Architecture behavioral of Entity x10tx1 is up to date.
Compiling vhdl file "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx2.vhd" in Library work.
Architecture behavioral of Entity x10tx2 is up to date.
Compiling vhdl file "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx3.vhd" in Library work.
Architecture behavioral of Entity x10tx3 is up to date.
Compiling vhdl file "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx4.vhd" in Library work.
Architecture behavioral of Entity x10tx4 is up to date.
Compiling vhdl file "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.vhd" in Library work.
Entity <top_design> compiled.
Entity <top_design> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top_Design> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x10tx1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x10tx2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x10tx3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <x10tx4> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Top_Design> in library <work> (Architecture <behavioral>).
Entity <Top_Design> analyzed. Unit <Top_Design> generated.

Analyzing Entity <x10tx1> in library <work> (Architecture <behavioral>).
Entity <x10tx1> analyzed. Unit <x10tx1> generated.

Analyzing Entity <x10tx2> in library <work> (Architecture <behavioral>).
Entity <x10tx2> analyzed. Unit <x10tx2> generated.

Analyzing Entity <x10tx3> in library <work> (Architecture <behavioral>).
Entity <x10tx3> analyzed. Unit <x10tx3> generated.

Analyzing Entity <x10tx4> in library <work> (Architecture <behavioral>).
Entity <x10tx4> analyzed. Unit <x10tx4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <x10tx1>.
    Related source file is "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx1.vhd".
WARNING:Xst:653 - Signal <bits> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100110101001011110011010011010100101.
    Found finite state machine <FSM_0> for signal <Estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clks                      (rising_edge)        |
    | Clock enable       | Estado$not0000            (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | retardo                                        |
    | Power Up State     | retardo                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <LEDA>.
    Found 1-bit register for signal <pin>.
    Found 1-bit register for signal <activo<0>>.
    Found 1-bit register for signal <clks>.
    Found 6-bit up counter for signal <cont>.
    Found 6-bit up counter for signal <contadors>.
    Found 2-bit up counter for signal <contv>.
    Found 14-bit up counter for signal <diez>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <x10tx1> synthesized.


Synthesizing Unit <x10tx2>.
    Related source file is "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx2.vhd".
WARNING:Xst:653 - Signal <bits> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100100101001011110011010010010100101.
    Found finite state machine <FSM_1> for signal <Estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clks                      (rising_edge)        |
    | Clock enable       | Estado$not0000            (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | retardo                                        |
    | Power Up State     | retardo                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <LEDA>.
    Found 1-bit register for signal <pin>.
    Found 1-bit register for signal <activo<0>>.
    Found 1-bit register for signal <clks>.
    Found 6-bit up counter for signal <cont>.
    Found 6-bit up counter for signal <contadors>.
    Found 2-bit up counter for signal <contv>.
    Found 14-bit up counter for signal <diez>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <x10tx2> synthesized.


Synthesizing Unit <x10tx3>.
    Related source file is "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx3.vhd".
WARNING:Xst:653 - Signal <bits> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100111101001011110011010011010100101.
    Found finite state machine <FSM_2> for signal <Estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clks                      (rising_edge)        |
    | Clock enable       | Estado$not0000            (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | retardo                                        |
    | Power Up State     | retardo                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <LEDA>.
    Found 1-bit register for signal <pin>.
    Found 1-bit register for signal <activo<0>>.
    Found 1-bit register for signal <clks>.
    Found 6-bit up counter for signal <cont>.
    Found 6-bit up counter for signal <contadors>.
    Found 2-bit up counter for signal <contv>.
    Found 14-bit up counter for signal <diez>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <x10tx3> synthesized.


Synthesizing Unit <x10tx4>.
    Related source file is "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/x10tx4.vhd".
WARNING:Xst:653 - Signal <bits> is used but never assigned. This sourceless signal will be automatically connected to value 11100110100100011001011110011010010001100101.
    Found finite state machine <FSM_3> for signal <Estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clks                      (rising_edge)        |
    | Clock enable       | Estado$not0000            (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | retardo                                        |
    | Power Up State     | retardo                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led1>.
    Found 1-bit register for signal <LEDA>.
    Found 1-bit register for signal <pin>.
    Found 1-bit register for signal <activo<0>>.
    Found 1-bit register for signal <clks>.
    Found 6-bit up counter for signal <cont>.
    Found 6-bit up counter for signal <contadors>.
    Found 2-bit up counter for signal <contv>.
    Found 14-bit up counter for signal <diez>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <x10tx4> synthesized.


Synthesizing Unit <Top_Design>.
    Related source file is "C:/Users/gggus/Documents/FPGA/ProyectoX10Tx/Top_Design.vhd".
Unit <Top_Design> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 12
 14-bit up counter                                     : 4
 6-bit up counter                                      : 8
# Registers                                            : 20
 1-bit register                                        : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <Inst_x10tx4/Estado/FSM> on signal <Estado[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 retardo | 00
 start   | 01
 ceros   | 10
---------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_x10tx3/Estado/FSM> on signal <Estado[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 retardo | 00
 start   | 01
 ceros   | 10
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_x10tx2/Estado/FSM> on signal <Estado[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 retardo | 00
 start   | 01
 ceros   | 10
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_x10tx1/Estado/FSM> on signal <Estado[1:2]> with user encoding.
---------------------
 State   | Encoding
---------------------
 retardo | 00
 start   | 01
 ceros   | 10
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Counters                                             : 12
 14-bit up counter                                     : 4
 6-bit up counter                                      : 8
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Design> ...

Optimizing unit <x10tx1> ...

Optimizing unit <x10tx2> ...

Optimizing unit <x10tx3> ...

Optimizing unit <x10tx4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Design, actual ratio is 24.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_Design.ngr
Top Level Output File Name         : Top_Design
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 423
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 52
#      LUT2                        : 68
#      LUT2_D                      : 3
#      LUT3                        : 35
#      LUT3_D                      : 4
#      LUT3_L                      : 9
#      LUT4                        : 93
#      LUT4_L                      : 20
#      MUXCY                       : 52
#      MUXF5                       : 9
#      MUXF6                       : 4
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 132
#      FDCE                        : 12
#      FDE                         : 96
#      FDR                         : 24
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 6
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      156  out of    704    22%  
 Number of Slice Flip Flops:            132  out of   1408     9%  
 Number of 4 input LUTs:                300  out of   1408    21%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    108     9%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_x10tx1/clks1                  | BUFG                   | 26    |
clkTop                             | BUFGP                  | 28    |
Inst_x10tx2/clks1                  | BUFG                   | 26    |
Inst_x10tx3/clks1                  | BUFG                   | 26    |
Inst_x10tx4/clks1                  | BUFG                   | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rstTop                             | IBUF                   | 12    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.618ns (Maximum Frequency: 216.546MHz)
   Minimum input arrival time before clock: 4.798ns
   Maximum output required time after clock: 6.297ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_x10tx1/clks1'
  Clock period: 4.618ns (frequency: 216.546MHz)
  Total number of paths / destination ports: 469 / 52
-------------------------------------------------------------------------
Delay:               4.618ns (Levels of Logic = 15)
  Source:            Inst_x10tx1/diez_1 (FF)
  Destination:       Inst_x10tx1/diez_13 (FF)
  Source Clock:      Inst_x10tx1/clks1 rising
  Destination Clock: Inst_x10tx1/clks1 rising

  Data Path: Inst_x10tx1/diez_1 to Inst_x10tx1/diez_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.488  Inst_x10tx1/diez_1 (Inst_x10tx1/diez_1)
     LUT1:I0->O            1   0.561   0.000  Inst_x10tx1/Mcount_diez_cy<1>_rt (Inst_x10tx1/Mcount_diez_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_x10tx1/Mcount_diez_cy<1> (Inst_x10tx1/Mcount_diez_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<2> (Inst_x10tx1/Mcount_diez_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<3> (Inst_x10tx1/Mcount_diez_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<4> (Inst_x10tx1/Mcount_diez_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<5> (Inst_x10tx1/Mcount_diez_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<6> (Inst_x10tx1/Mcount_diez_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<7> (Inst_x10tx1/Mcount_diez_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<8> (Inst_x10tx1/Mcount_diez_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<9> (Inst_x10tx1/Mcount_diez_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<10> (Inst_x10tx1/Mcount_diez_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<11> (Inst_x10tx1/Mcount_diez_cy<11>)
     MUXCY:CI->O           0   0.065   0.000  Inst_x10tx1/Mcount_diez_cy<12> (Inst_x10tx1/Mcount_diez_cy<12>)
     XORCY:CI->O           1   0.654   0.423  Inst_x10tx1/Mcount_diez_xor<13> (Inst_x10tx1/Result<13>)
     LUT2:I1->O            1   0.562   0.000  Inst_x10tx1/Mcount_diez_eqn_131 (Inst_x10tx1/Mcount_diez_eqn_13)
     FDE:D                     0.197          Inst_x10tx1/diez_13
    ----------------------------------------
    Total                      4.618ns (3.707ns logic, 0.911ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkTop'
  Clock period: 3.278ns (frequency: 305.087MHz)
  Total number of paths / destination ports: 256 / 56
-------------------------------------------------------------------------
Delay:               3.278ns (Levels of Logic = 2)
  Source:            Inst_x10tx1/cont_3 (FF)
  Destination:       Inst_x10tx1/cont_5 (FF)
  Source Clock:      clkTop rising
  Destination Clock: clkTop rising

  Data Path: Inst_x10tx1/cont_3 to Inst_x10tx1/cont_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.495   0.522  Inst_x10tx1/cont_3 (Inst_x10tx1/cont_3)
     LUT3_L:I2->LO         1   0.561   0.102  Inst_x10tx1/clks_cmp_eq0000_SW0 (N6)
     LUT4:I3->O            7   0.561   0.602  Inst_x10tx1/clks_cmp_eq0000 (Inst_x10tx1/clks_cmp_eq0000)
     FDR:R                     0.435          Inst_x10tx1/cont_0
    ----------------------------------------
    Total                      3.278ns (2.052ns logic, 1.226ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_x10tx2/clks1'
  Clock period: 4.618ns (frequency: 216.546MHz)
  Total number of paths / destination ports: 469 / 52
-------------------------------------------------------------------------
Delay:               4.618ns (Levels of Logic = 15)
  Source:            Inst_x10tx2/diez_1 (FF)
  Destination:       Inst_x10tx2/diez_13 (FF)
  Source Clock:      Inst_x10tx2/clks1 rising
  Destination Clock: Inst_x10tx2/clks1 rising

  Data Path: Inst_x10tx2/diez_1 to Inst_x10tx2/diez_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.488  Inst_x10tx2/diez_1 (Inst_x10tx2/diez_1)
     LUT1:I0->O            1   0.561   0.000  Inst_x10tx2/Mcount_diez_cy<1>_rt (Inst_x10tx2/Mcount_diez_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_x10tx2/Mcount_diez_cy<1> (Inst_x10tx2/Mcount_diez_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<2> (Inst_x10tx2/Mcount_diez_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<3> (Inst_x10tx2/Mcount_diez_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<4> (Inst_x10tx2/Mcount_diez_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<5> (Inst_x10tx2/Mcount_diez_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<6> (Inst_x10tx2/Mcount_diez_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<7> (Inst_x10tx2/Mcount_diez_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<8> (Inst_x10tx2/Mcount_diez_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<9> (Inst_x10tx2/Mcount_diez_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<10> (Inst_x10tx2/Mcount_diez_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<11> (Inst_x10tx2/Mcount_diez_cy<11>)
     MUXCY:CI->O           0   0.065   0.000  Inst_x10tx2/Mcount_diez_cy<12> (Inst_x10tx2/Mcount_diez_cy<12>)
     XORCY:CI->O           1   0.654   0.423  Inst_x10tx2/Mcount_diez_xor<13> (Inst_x10tx2/Result<13>)
     LUT2:I1->O            1   0.562   0.000  Inst_x10tx2/Mcount_diez_eqn_131 (Inst_x10tx2/Mcount_diez_eqn_13)
     FDE:D                     0.197          Inst_x10tx2/diez_13
    ----------------------------------------
    Total                      4.618ns (3.707ns logic, 0.911ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_x10tx3/clks1'
  Clock period: 4.618ns (frequency: 216.546MHz)
  Total number of paths / destination ports: 469 / 52
-------------------------------------------------------------------------
Delay:               4.618ns (Levels of Logic = 15)
  Source:            Inst_x10tx3/diez_1 (FF)
  Destination:       Inst_x10tx3/diez_13 (FF)
  Source Clock:      Inst_x10tx3/clks1 rising
  Destination Clock: Inst_x10tx3/clks1 rising

  Data Path: Inst_x10tx3/diez_1 to Inst_x10tx3/diez_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.488  Inst_x10tx3/diez_1 (Inst_x10tx3/diez_1)
     LUT1:I0->O            1   0.561   0.000  Inst_x10tx3/Mcount_diez_cy<1>_rt (Inst_x10tx3/Mcount_diez_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_x10tx3/Mcount_diez_cy<1> (Inst_x10tx3/Mcount_diez_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<2> (Inst_x10tx3/Mcount_diez_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<3> (Inst_x10tx3/Mcount_diez_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<4> (Inst_x10tx3/Mcount_diez_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<5> (Inst_x10tx3/Mcount_diez_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<6> (Inst_x10tx3/Mcount_diez_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<7> (Inst_x10tx3/Mcount_diez_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<8> (Inst_x10tx3/Mcount_diez_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<9> (Inst_x10tx3/Mcount_diez_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<10> (Inst_x10tx3/Mcount_diez_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<11> (Inst_x10tx3/Mcount_diez_cy<11>)
     MUXCY:CI->O           0   0.065   0.000  Inst_x10tx3/Mcount_diez_cy<12> (Inst_x10tx3/Mcount_diez_cy<12>)
     XORCY:CI->O           1   0.654   0.423  Inst_x10tx3/Mcount_diez_xor<13> (Inst_x10tx3/Result<13>)
     LUT2:I1->O            1   0.562   0.000  Inst_x10tx3/Mcount_diez_eqn_131 (Inst_x10tx3/Mcount_diez_eqn_13)
     FDE:D                     0.197          Inst_x10tx3/diez_13
    ----------------------------------------
    Total                      4.618ns (3.707ns logic, 0.911ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_x10tx4/clks1'
  Clock period: 4.618ns (frequency: 216.546MHz)
  Total number of paths / destination ports: 474 / 52
-------------------------------------------------------------------------
Delay:               4.618ns (Levels of Logic = 15)
  Source:            Inst_x10tx4/diez_1 (FF)
  Destination:       Inst_x10tx4/diez_13 (FF)
  Source Clock:      Inst_x10tx4/clks1 rising
  Destination Clock: Inst_x10tx4/clks1 rising

  Data Path: Inst_x10tx4/diez_1 to Inst_x10tx4/diez_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.488  Inst_x10tx4/diez_1 (Inst_x10tx4/diez_1)
     LUT1:I0->O            1   0.561   0.000  Inst_x10tx4/Mcount_diez_cy<1>_rt (Inst_x10tx4/Mcount_diez_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Inst_x10tx4/Mcount_diez_cy<1> (Inst_x10tx4/Mcount_diez_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<2> (Inst_x10tx4/Mcount_diez_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<3> (Inst_x10tx4/Mcount_diez_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<4> (Inst_x10tx4/Mcount_diez_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<5> (Inst_x10tx4/Mcount_diez_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<6> (Inst_x10tx4/Mcount_diez_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<7> (Inst_x10tx4/Mcount_diez_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<8> (Inst_x10tx4/Mcount_diez_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<9> (Inst_x10tx4/Mcount_diez_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<10> (Inst_x10tx4/Mcount_diez_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<11> (Inst_x10tx4/Mcount_diez_cy<11>)
     MUXCY:CI->O           0   0.065   0.000  Inst_x10tx4/Mcount_diez_cy<12> (Inst_x10tx4/Mcount_diez_cy<12>)
     XORCY:CI->O           1   0.654   0.423  Inst_x10tx4/Mcount_diez_xor<13> (Inst_x10tx4/Result<13>)
     LUT2:I1->O            1   0.562   0.000  Inst_x10tx4/Mcount_diez_eqn_131 (Inst_x10tx4/Mcount_diez_eqn_13)
     FDE:D                     0.197          Inst_x10tx4/diez_13
    ----------------------------------------
    Total                      4.618ns (3.707ns logic, 0.911ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_x10tx1/clks1'
  Total number of paths / destination ports: 85 / 29
-------------------------------------------------------------------------
Offset:              4.798ns (Levels of Logic = 4)
  Source:            CXCTop (PAD)
  Destination:       Inst_x10tx1/Estado_FSM_FFd2 (FF)
  Destination Clock: Inst_x10tx1/clks1 rising

  Data Path: CXCTop to Inst_x10tx1/Estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.824   1.045  CXCTop_IBUF (CXCTop_IBUF)
     LUT3:I0->O            7   0.561   0.625  Inst_x10tx1/Estado_not00011 (Inst_x10tx1/Estado_not0001)
     LUT3:I2->O            1   0.561   0.423  Inst_x10tx1/Estado_FSM_FFd1-In12 (Inst_x10tx1/Estado_FSM_FFd1-In12)
     LUT3:I1->O            1   0.562   0.000  Inst_x10tx1/Estado_FSM_FFd1-In38 (Inst_x10tx1/Estado_FSM_FFd1-In)
     FDCE:D                    0.197          Inst_x10tx1/Estado_FSM_FFd1
    ----------------------------------------
    Total                      4.798ns (2.705ns logic, 2.093ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_x10tx2/clks1'
  Total number of paths / destination ports: 85 / 29
-------------------------------------------------------------------------
Offset:              4.798ns (Levels of Logic = 4)
  Source:            CXCTop (PAD)
  Destination:       Inst_x10tx2/Estado_FSM_FFd2 (FF)
  Destination Clock: Inst_x10tx2/clks1 rising

  Data Path: CXCTop to Inst_x10tx2/Estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.824   1.045  CXCTop_IBUF (CXCTop_IBUF)
     LUT3:I0->O            7   0.561   0.625  Inst_x10tx2/Estado_not00011 (Inst_x10tx2/Estado_not0001)
     LUT3:I2->O            1   0.561   0.423  Inst_x10tx2/Estado_FSM_FFd1-In12 (Inst_x10tx2/Estado_FSM_FFd1-In12)
     LUT3:I1->O            1   0.562   0.000  Inst_x10tx2/Estado_FSM_FFd1-In38 (Inst_x10tx2/Estado_FSM_FFd1-In)
     FDCE:D                    0.197          Inst_x10tx2/Estado_FSM_FFd1
    ----------------------------------------
    Total                      4.798ns (2.705ns logic, 2.093ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_x10tx3/clks1'
  Total number of paths / destination ports: 85 / 29
-------------------------------------------------------------------------
Offset:              4.798ns (Levels of Logic = 4)
  Source:            CXCTop (PAD)
  Destination:       Inst_x10tx3/Estado_FSM_FFd2 (FF)
  Destination Clock: Inst_x10tx3/clks1 rising

  Data Path: CXCTop to Inst_x10tx3/Estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.824   1.045  CXCTop_IBUF (CXCTop_IBUF)
     LUT3:I0->O            7   0.561   0.625  Inst_x10tx3/Estado_not00011 (Inst_x10tx3/Estado_not0001)
     LUT3:I2->O            1   0.561   0.423  Inst_x10tx3/Estado_FSM_FFd1-In12 (Inst_x10tx3/Estado_FSM_FFd1-In12)
     LUT3:I1->O            1   0.562   0.000  Inst_x10tx3/Estado_FSM_FFd1-In38 (Inst_x10tx3/Estado_FSM_FFd1-In)
     FDCE:D                    0.197          Inst_x10tx3/Estado_FSM_FFd1
    ----------------------------------------
    Total                      4.798ns (2.705ns logic, 2.093ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_x10tx4/clks1'
  Total number of paths / destination ports: 85 / 29
-------------------------------------------------------------------------
Offset:              4.798ns (Levels of Logic = 4)
  Source:            CXCTop (PAD)
  Destination:       Inst_x10tx4/Estado_FSM_FFd2 (FF)
  Destination Clock: Inst_x10tx4/clks1 rising

  Data Path: CXCTop to Inst_x10tx4/Estado_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.824   1.045  CXCTop_IBUF (CXCTop_IBUF)
     LUT3:I0->O            7   0.561   0.625  Inst_x10tx4/Estado_not00011 (Inst_x10tx4/Estado_not0001)
     LUT3:I2->O            1   0.561   0.423  Inst_x10tx4/Estado_FSM_FFd2-In6 (Inst_x10tx4/Estado_FSM_FFd2-In6)
     LUT3:I1->O            1   0.562   0.000  Inst_x10tx4/Estado_FSM_FFd2-In54 (Inst_x10tx4/Estado_FSM_FFd2-In)
     FDCE:D                    0.197          Inst_x10tx4/Estado_FSM_FFd2
    ----------------------------------------
    Total                      4.798ns (2.705ns logic, 2.093ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_x10tx4/clks1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.297ns (Levels of Logic = 2)
  Source:            Inst_x10tx4/LEDA (FF)
  Destination:       LedON (PAD)
  Source Clock:      Inst_x10tx4/clks1 rising

  Data Path: Inst_x10tx4/LEDA to LedON
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.488  Inst_x10tx4/LEDA (Inst_x10tx4/LEDA)
     LUT4:I0->O            1   0.561   0.357  LedON1 (LedON_OBUF)
     OBUF:I->O                 4.396          LedON_OBUF (LedON)
    ----------------------------------------
    Total                      6.297ns (5.452ns logic, 0.845ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_x10tx3/clks1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.256ns (Levels of Logic = 2)
  Source:            Inst_x10tx3/LEDA (FF)
  Destination:       LedON (PAD)
  Source Clock:      Inst_x10tx3/clks1 rising

  Data Path: Inst_x10tx3/LEDA to LedON
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.446  Inst_x10tx3/LEDA (Inst_x10tx3/LEDA)
     LUT4:I1->O            1   0.562   0.357  LedON1 (LedON_OBUF)
     OBUF:I->O                 4.396          LedON_OBUF (LedON)
    ----------------------------------------
    Total                      6.256ns (5.453ns logic, 0.803ns route)
                                       (87.2% logic, 12.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_x10tx2/clks1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.212ns (Levels of Logic = 2)
  Source:            Inst_x10tx2/LEDA (FF)
  Destination:       LedON (PAD)
  Source Clock:      Inst_x10tx2/clks1 rising

  Data Path: Inst_x10tx2/LEDA to LedON
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.403  Inst_x10tx2/LEDA (Inst_x10tx2/LEDA)
     LUT4:I2->O            1   0.561   0.357  LedON1 (LedON_OBUF)
     OBUF:I->O                 4.396          LedON_OBUF (LedON)
    ----------------------------------------
    Total                      6.212ns (5.452ns logic, 0.760ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_x10tx1/clks1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              6.191ns (Levels of Logic = 2)
  Source:            Inst_x10tx1/LEDA (FF)
  Destination:       LedON (PAD)
  Source Clock:      Inst_x10tx1/clks1 rising

  Data Path: Inst_x10tx1/LEDA to LedON
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.495   0.382  Inst_x10tx1/LEDA (Inst_x10tx1/LEDA)
     LUT4:I3->O            1   0.561   0.357  LedON1 (LedON_OBUF)
     OBUF:I->O                 4.396          LedON_OBUF (LedON)
    ----------------------------------------
    Total                      6.191ns (5.452ns logic, 0.739ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.12 secs
 
--> 

Total memory usage is 4534756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

