// Seed: 2121584953
`endcelldefine
module module_0 (
    output logic id_0,
    input id_1
    , id_5,
    output reg id_2,
    output logic id_3,
    output id_4
);
  type_9(
      1, id_3 == 1
  );
  always @(id_5) id_2 <= 1'd0;
endmodule
