multiline_comment|/*&n; *  drivers/mtd/nand/spia.c&n; *&n; *  Copyright (C) 2000 Steven J. Hill (sjhill@cotw.com)&n; *&n; * $Id: spia.c,v 1.12 2001/10/02 15:05:14 dwmw2 Exp $&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License version 2 as&n; * published by the Free Software Foundation.&n; *&n; *  Overview:&n; *   This is a device driver for the NAND flash device found on the&n; *   SPIA board which utilizes the Toshiba TC58V64AFT part. This is&n; *   a 64Mibit (8MiB x 8 bits) NAND flash device.&n; */
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/mtd/mtd.h&gt;
macro_line|#include &lt;linux/mtd/nand.h&gt;
macro_line|#include &lt;linux/mtd/partitions.h&gt;
macro_line|#include &lt;asm/io.h&gt;
multiline_comment|/*&n; * MTD structure for SPIA board&n; */
DECL|variable|spia_mtd
r_static
r_struct
id|mtd_info
op_star
id|spia_mtd
op_assign
l_int|NULL
suffix:semicolon
multiline_comment|/*&n; * Values specific to the SPIA board (used with EP7212 processor)&n; */
DECL|macro|SPIA_IO_ADDR
mdefine_line|#define SPIA_IO_ADDR&t;= 0xd0000000&t;/* Start of EP7212 IO address space */
DECL|macro|SPIA_FIO_ADDR
mdefine_line|#define SPIA_FIO_ADDR&t;= 0xf0000000&t;/* Address where flash is mapped */
DECL|macro|SPIA_PEDR
mdefine_line|#define SPIA_PEDR&t;= 0x0080&t;/*&n;&t;&t;&t;&t;&t; * IO offset to Port E data register&n;&t;&t;&t;&t;&t; * where the CLE, ALE and NCE pins&n;&t;&t;&t;&t;&t; * are wired to.&n;&t;&t;&t;&t;&t; */
DECL|macro|SPIA_PEDDR
mdefine_line|#define SPIA_PEDDR&t;= 0x00c0&t;/*&n;&t;&t;&t;&t;&t; * IO offset to Port E data direction&n;&t;&t;&t;&t;&t; * register so we can control the IO&n;&t;&t;&t;&t;&t; * lines.&n;&t;&t;&t;&t;&t; */
multiline_comment|/*&n; * Module stuff&n; */
DECL|variable|spia_io_base
r_static
r_int
id|spia_io_base
op_assign
id|SPIA_IO_BASE
suffix:semicolon
DECL|variable|spia_fio_base
r_static
r_int
id|spia_fio_base
op_assign
id|SPIA_FIO_BASE
suffix:semicolon
DECL|variable|spia_pedr
r_static
r_int
id|spia_pedr
op_assign
id|SPIA_PEDR
suffix:semicolon
DECL|variable|spia_peddr
r_static
r_int
id|spia_peddr
op_assign
id|SPIA_PEDDR
suffix:semicolon
id|MODULE_PARM
c_func
(paren
id|spia_io_base
comma
l_string|&quot;i&quot;
)paren
suffix:semicolon
id|MODULE_PARM
c_func
(paren
id|spia_fio_base
comma
l_string|&quot;i&quot;
)paren
suffix:semicolon
id|MODULE_PARM
c_func
(paren
id|spia_pedr
comma
l_string|&quot;i&quot;
)paren
suffix:semicolon
id|MODULE_PARM
c_func
(paren
id|spia_peddr
comma
l_string|&quot;i&quot;
)paren
suffix:semicolon
id|__setup
c_func
(paren
l_string|&quot;spia_io_base=&quot;
comma
id|spia_io_base
)paren
suffix:semicolon
id|__setup
c_func
(paren
l_string|&quot;spia_fio_base=&quot;
comma
id|spia_fio_base
)paren
suffix:semicolon
id|__setup
c_func
(paren
l_string|&quot;spia_pedr=&quot;
comma
id|spia_pedr
)paren
suffix:semicolon
id|__setup
c_func
(paren
l_string|&quot;spia_peddr=&quot;
comma
id|spia_peddr
)paren
suffix:semicolon
multiline_comment|/*&n; * Define partitions for flash device&n; */
DECL|variable|partition_info
r_const
r_static
r_struct
id|mtd_partition
id|partition_info
(braket
)braket
op_assign
(brace
(brace
id|name
suffix:colon
l_string|&quot;SPIA flash partition 1&quot;
comma
id|offset
suffix:colon
l_int|0
comma
id|size
suffix:colon
l_int|2
op_star
l_int|1024
op_star
l_int|1024
)brace
comma
(brace
id|name
suffix:colon
l_string|&quot;SPIA flash partition 2&quot;
comma
id|offset
suffix:colon
l_int|2
op_star
l_int|1024
op_star
l_int|1024
comma
id|size
suffix:colon
l_int|6
op_star
l_int|1024
op_star
l_int|1024
)brace
)brace
suffix:semicolon
DECL|macro|NUM_PARTITIONS
mdefine_line|#define NUM_PARTITIONS 2
multiline_comment|/*&n; * Main initialization routine&n; */
DECL|function|spia_init
r_int
id|__init
id|spia_init
(paren
r_void
)paren
(brace
r_struct
id|nand_chip
op_star
id|this
suffix:semicolon
multiline_comment|/* Allocate memory for MTD device structure and private data */
id|spia_mtd
op_assign
id|kmalloc
(paren
r_sizeof
(paren
r_struct
id|mtd_info
)paren
op_plus
r_sizeof
(paren
r_struct
id|nand_chip
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|spia_mtd
)paren
(brace
id|printk
(paren
l_string|&quot;Unable to allocate SPIA NAND MTD device structure.&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
multiline_comment|/* Get pointer to private data */
id|this
op_assign
(paren
r_struct
id|nand_chip
op_star
)paren
(paren
op_amp
id|spia_mtd
(braket
l_int|1
)braket
)paren
suffix:semicolon
multiline_comment|/* Initialize structures */
id|memset
c_func
(paren
(paren
r_char
op_star
)paren
id|spia_mtd
comma
l_int|0
comma
r_sizeof
(paren
r_struct
id|mtd_info
)paren
)paren
suffix:semicolon
id|memset
c_func
(paren
(paren
r_char
op_star
)paren
id|this
comma
l_int|0
comma
r_sizeof
(paren
r_struct
id|nand_chip
)paren
)paren
suffix:semicolon
multiline_comment|/* Link the private data with the MTD structure */
id|spia_mtd-&gt;priv
op_assign
id|this
suffix:semicolon
multiline_comment|/*&n;&t; * Set GPIO Port E control register so that the pins are configured&n;&t; * to be outputs for controlling the NAND flash.&n;&t; */
(paren
op_star
(paren
r_volatile
r_int
r_char
op_star
)paren
(paren
id|spia_io_base
op_plus
id|spia_peddr
)paren
)paren
op_assign
l_int|0x07
suffix:semicolon
multiline_comment|/* Set address of NAND IO lines */
id|this-&gt;IO_ADDR
op_assign
id|spia_fio_base
suffix:semicolon
id|this-&gt;CTRL_ADDR
op_assign
id|spia_io_base
op_plus
id|spia_pedr
suffix:semicolon
id|this-&gt;CLE
op_assign
l_int|0x01
suffix:semicolon
id|this-&gt;ALE
op_assign
l_int|0x02
suffix:semicolon
id|this-&gt;NCE
op_assign
l_int|0x04
suffix:semicolon
multiline_comment|/* Scan to find existance of the device */
r_if
c_cond
(paren
id|nand_scan
(paren
id|spia_mtd
)paren
)paren
(brace
id|kfree
(paren
id|spia_mtd
)paren
suffix:semicolon
r_return
op_minus
id|ENXIO
suffix:semicolon
)brace
multiline_comment|/* Allocate memory for internal data buffer */
id|this-&gt;data_buf
op_assign
id|kmalloc
(paren
r_sizeof
(paren
id|u_char
)paren
op_star
(paren
id|spia_mtd-&gt;oobblock
op_plus
id|spia_mtd-&gt;oobsize
)paren
comma
id|GFP_KERNEL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|this-&gt;data_buf
)paren
(brace
id|printk
(paren
l_string|&quot;Unable to allocate NAND data buffer for SPIA.&bslash;n&quot;
)paren
suffix:semicolon
id|kfree
(paren
id|spia_mtd
)paren
suffix:semicolon
r_return
op_minus
id|ENOMEM
suffix:semicolon
)brace
multiline_comment|/* Register the partitions */
id|add_mtd_partitions
c_func
(paren
id|spia_mtd
comma
id|partition_info
comma
id|NUM_PARTITIONS
)paren
suffix:semicolon
multiline_comment|/* Return happy */
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|spia_init
id|module_init
c_func
(paren
id|spia_init
)paren
suffix:semicolon
multiline_comment|/*&n; * Clean up routine&n; */
macro_line|#ifdef MODULE
DECL|function|spia_cleanup
r_static
r_void
id|__exit
id|spia_cleanup
(paren
r_void
)paren
(brace
r_struct
id|nand_chip
op_star
id|this
op_assign
(paren
r_struct
id|nand_chip
op_star
)paren
op_amp
id|spia_mtd
(braket
l_int|1
)braket
suffix:semicolon
multiline_comment|/* Unregister the device */
id|del_mtd_device
(paren
id|spia_mtd
)paren
suffix:semicolon
multiline_comment|/* Free internal data buffer */
id|kfree
(paren
id|this-&gt;data_buf
)paren
suffix:semicolon
multiline_comment|/* Free the MTD device structure */
id|kfree
(paren
id|spia_mtd
)paren
suffix:semicolon
)brace
DECL|variable|spia_cleanup
id|module_exit
c_func
(paren
id|spia_cleanup
)paren
suffix:semicolon
macro_line|#endif
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Steven J. Hill &lt;sjhill@cotw.com&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;Board-specific glue layer for NAND flash on SPIA board&quot;
)paren
suffix:semicolon
eof
