# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi4.srcs/sources_1/new/ALU.v" \
"../../../../axi4.srcs/sources_1/new/AXI_master.v" \
"../../../../axi4.srcs/sources_1/new/AXI_slave.v" \
"../../../../axi4.srcs/sources_1/new/AXI_top.v" \
"../../../../axi4.srcs/sources_1/new/register.v" \
"../../../../axi4.srcs/sources_1/new/AXI_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
