<stg><name>memcachedPipeline_setPath</name>


<trans_list>

<trans id="159" from="1" to="2">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="3" op_0_bw="3">
<![CDATA[
codeRepl:10  %setState_load = load i3* @setState, align 1

]]></node>
<StgValue><ssdm name="setState_load"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:14  %counter_load = load i8* @counter, align 1

]]></node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
codeRepl:15  switch i3 %setState_load, label %._crit_edge206 [
    i3 0, label %0
    i3 1, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 2, label %6
    i3 -3, label %7
    i3 -2, label %8
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="setState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 0, i8* @counter, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="setState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  store i3 0, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="setState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="setState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 0, i8* @counter, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="setState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  store i3 2, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="setState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="setState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
:0  %tmp_79 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @demux2setPathValue_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="setState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_79, label %_ifconv1, label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv1:0  %tmp_5 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="66">
<![CDATA[
_ifconv1:1  %tmp_462 = trunc i66 %tmp_5 to i64

]]></node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
_ifconv1:2  %tmp_463 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_5, i32 65)

]]></node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="8">
<![CDATA[
_ifconv1:3  %tmp_464 = trunc i8 %counter_load to i4

]]></node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv1:4  %Lo_assign_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %counter_load, i6 0)

]]></node>
<StgValue><ssdm name="Lo_assign_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:5  %Hi_assign_s = or i14 %Lo_assign_6, 63

]]></node>
<StgValue><ssdm name="Hi_assign_s"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:7  %tmp_465 = icmp ugt i14 %Lo_assign_6, %Hi_assign_s

]]></node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
_ifconv1:8  %tmp_466 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_464, i6 0)

]]></node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="10" op_0_bw="14">
<![CDATA[
_ifconv1:9  %tmp_467 = trunc i14 %Hi_assign_s to i10

]]></node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:10  %tmp_468 = sub i10 511, %tmp_466

]]></node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv1:11  %tmp_469 = select i1 %tmp_465, i10 %tmp_466, i10 %tmp_467

]]></node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv1:12  %tmp_470 = select i1 %tmp_465, i10 %tmp_467, i10 %tmp_466

]]></node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv1:13  %tmp_471 = select i1 %tmp_465, i10 %tmp_468, i10 %tmp_466

]]></node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv1:14  %tmp_472 = sub i10 511, %tmp_469

]]></node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:28  %tmp_156 = icmp eq i8 %counter_load, 7

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:29  %storemerge = select i1 %tmp_463, i3 -2, i3 -3

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:30  %tmp_89 = or i1 %tmp_463, %tmp_156

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv1:31  %storemerge6 = select i1 %tmp_89, i3 %storemerge, i3 2

]]></node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:32  store i3 %storemerge6, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:33  %tmp_158 = add i8 %counter_load, 1

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:34  store i8 %tmp_158, i8* @counter, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="setState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 0, i8* @counter, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="setState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  store i3 2, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="setState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  store i8 0, i8* @counter, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 0, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="setState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
:0  %tmp_78 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @demux2setPathValue_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="setState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_78, label %_ifconv, label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:0  %tmp_s = add i8 %counter_load, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  store i8 %tmp_s, i8* @counter, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
_ifconv:2  %tmp_2 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="66">
<![CDATA[
_ifconv:3  %tmp_439 = trunc i66 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
_ifconv:4  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_2, i32 65)

]]></node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="4" op_0_bw="8">
<![CDATA[
_ifconv:5  %tmp_441 = trunc i8 %tmp_s to i4

]]></node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:6  %Lo_assign = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_s, i6 0)

]]></node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:7  %Hi_assign = or i14 %Lo_assign, 63

]]></node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:9  %tmp_442 = icmp ugt i14 %Lo_assign, %Hi_assign

]]></node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
_ifconv:10  %tmp_443 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_441, i6 0)

]]></node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="10" op_0_bw="14">
<![CDATA[
_ifconv:11  %tmp_444 = trunc i14 %Hi_assign to i10

]]></node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:12  %tmp_445 = sub i10 511, %tmp_443

]]></node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:13  %tmp_446 = select i1 %tmp_442, i10 %tmp_443, i10 %tmp_444

]]></node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:14  %tmp_447 = select i1 %tmp_442, i10 %tmp_444, i10 %tmp_443

]]></node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:15  %tmp_448 = select i1 %tmp_442, i10 %tmp_445, i10 %tmp_443

]]></node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:16  %tmp_449 = sub i10 511, %tmp_446

]]></node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %tmp_155 = icmp eq i8 %tmp_s, 7

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:31  %storemerge4 = select i1 %tmp_440, i3 3, i3 -4

]]></node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %tmp_88 = or i1 %tmp_440, %tmp_155

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:33  %storemerge5 = select i1 %tmp_88, i3 %storemerge4, i3 1

]]></node>
<StgValue><ssdm name="storemerge5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:34  store i3 %storemerge5, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="setState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="45" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i45P(i45* @demux2setPathMetadata_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="setState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
:0  %tmp_80 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i66P(i66* @demux2setPathValue_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_80, label %._crit_edge209, label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge209:0  %tmp2 = call i45 @_ssdm_op_Read.ap_fifo.volatile.i45P(i45* @demux2setPathMetadata_V)

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="45">
<![CDATA[
._crit_edge209:1  %tmp_485 = trunc i45 %tmp2 to i32

]]></node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="13" op_0_bw="13" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge209:3  %tmp_length_V_load_new7 = call i13 @_ssdm_op_PartSelect.i13.i45.i32.i32(i45 %tmp2, i32 32, i32 44)

]]></node>
<StgValue><ssdm name="tmp_length_V_load_new7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="7" op_0_bw="7" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge209:4  %tmp_90 = call i7 @_ssdm_op_PartSelect.i7.i45.i32.i32(i45 %tmp2, i32 38, i32 44)

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
._crit_edge209:6  %op2_assign = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_90, i6 0)

]]></node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
._crit_edge209:7  %tmp_154 = icmp ugt i13 %tmp_length_V_load_new7, %op2_assign

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
._crit_edge209:11  %tmp_1 = call i66 @_ssdm_op_Read.ap_fifo.volatile.i66P(i66* @demux2setPathValue_V)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
._crit_edge209:12  %tmp_486 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_1, i32 64)

]]></node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge209:13  br i1 %tmp_486, label %2, label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
<literal name="tmp_486" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="64" op_0_bw="66">
<![CDATA[
:0  %tmp_487 = trunc i66 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
<literal name="tmp_486" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="512" op_0_bw="64">
<![CDATA[
:1  %p_Result_63 = zext i64 %tmp_487 to i512

]]></node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
<literal name="tmp_486" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  store i3 1, i3* @setState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
<literal name="tmp_486" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i512* %memWrData_V_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i40* %memWrCmd_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopSet_V_V, [8 x i8]* @str1498, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1499, [1 x i8]* @str1499, [8 x i8]* @str1498)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadata_V, [8 x i8]* @str1462, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1463, [1 x i8]* @str1463, [8 x i8]* @str1462) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i45* @demux2setPathMetadata_V, [8 x i8]* @str1458, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1459, [1 x i8]* @str1459, [8 x i8]* @str1458) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1450, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1451, [1 x i8]* @str1451, [8 x i8]* @str1450) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1446, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1447, [1 x i8]* @str1447, [8 x i8]* @str1446) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i66* @demux2setPathValue_V, [8 x i8]* @str1442, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str1443, [1 x i8]* @str1443, [8 x i8]* @str1442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str127, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128, [1 x i8]* @p_str1128) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1128) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="512" op_0_bw="512">
<![CDATA[
codeRepl:11  %p_Val2_s = load i512* @setValueBuffer_V, align 16

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12  %setCtrlWord_address_V = load i32* @setMdBuffer_address_V, align 4

]]></node>
<StgValue><ssdm name="setCtrlWord_address_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:13  %tmp_count_V = load i8* @setNumOfWords, align 1

]]></node>
<StgValue><ssdm name="tmp_count_V"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="setState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="setState_load" val="6"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopSet_V_V, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="setState_load" val="5"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="512" op_0_bw="64">
<![CDATA[
_ifconv1:6  %loc_V_5 = zext i64 %tmp_462 to i512

]]></node>
<StgValue><ssdm name="loc_V_5"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="512" op_0_bw="10">
<![CDATA[
_ifconv1:15  %tmp_473 = zext i10 %tmp_471 to i512

]]></node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="512" op_0_bw="10">
<![CDATA[
_ifconv1:16  %tmp_474 = zext i10 %tmp_470 to i512

]]></node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="512" op_0_bw="10">
<![CDATA[
_ifconv1:17  %tmp_475 = zext i10 %tmp_472 to i512

]]></node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:18  %tmp_476 = shl i512 %loc_V_5, %tmp_473

]]></node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
<literal name="tmp_465" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:19  %tmp_477 = call i512 @llvm.part.select.i512(i512 %tmp_476, i32 511, i32 0)

]]></node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv1:20  %tmp_478 = select i1 %tmp_465, i512 %tmp_477, i512 %tmp_476

]]></node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:21  %tmp_479 = shl i512 -1, %tmp_474

]]></node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:22  %tmp_480 = lshr i512 -1, %tmp_475

]]></node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:23  %p_demorgan = and i512 %tmp_479, %tmp_480

]]></node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:24  %tmp_481 = xor i512 %p_demorgan, -1

]]></node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:25  %tmp_482 = and i512 %p_Val2_s, %tmp_481

]]></node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:26  %tmp_483 = and i512 %tmp_478, %p_demorgan

]]></node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv1:27  %p_Result_62 = or i512 %tmp_482, %tmp_483

]]></node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="setState_load" val="2"/>
<literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:35  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="setState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
:1  %tmp_4 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %tmp_count_V, i32 %setCtrlWord_address_V)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="setState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCmd_V, i40 %tmp_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="setState_load" val="4"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
:1  %tmp_3 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %tmp_count_V, i32 %setCtrlWord_address_V)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="40">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memWrCmd_V, i40 %tmp_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i512P(i512* %memWrData_V_V, i512 %p_Val2_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="setState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopSet_V_V, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="512" op_0_bw="64">
<![CDATA[
_ifconv:8  %loc_V = zext i64 %tmp_439 to i512

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="512" op_0_bw="10">
<![CDATA[
_ifconv:17  %tmp_450 = zext i10 %tmp_448 to i512

]]></node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="512" op_0_bw="10">
<![CDATA[
_ifconv:18  %tmp_451 = zext i10 %tmp_447 to i512

]]></node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="512" op_0_bw="10">
<![CDATA[
_ifconv:19  %tmp_452 = zext i10 %tmp_449 to i512

]]></node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:20  %tmp_453 = shl i512 %loc_V, %tmp_450

]]></node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
<literal name="tmp_442" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %tmp_454 = call i512 @llvm.part.select.i512(i512 %tmp_453, i32 511, i32 0)

]]></node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
_ifconv:22  %tmp_455 = select i1 %tmp_442, i512 %tmp_454, i512 %tmp_453

]]></node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:23  %tmp_456 = shl i512 -1, %tmp_451

]]></node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:24  %tmp_457 = lshr i512 -1, %tmp_452

]]></node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:25  %p_demorgan1 = and i512 %tmp_456, %tmp_457

]]></node>
<StgValue><ssdm name="p_demorgan1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:26  %tmp_458 = xor i512 %p_demorgan1, -1

]]></node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:27  %tmp_459 = and i512 %p_Val2_s, %tmp_458

]]></node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:28  %tmp_460 = and i512 %tmp_455, %p_demorgan1

]]></node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
_ifconv:29  %p_Result_s = or i512 %tmp_459, %tmp_460

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="setState_load" val="1"/>
<literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:35  br label %._crit_edge206

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge209:2  store i32 %tmp_485, i32* @setMdBuffer_address_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge209:5  %tmp_151 = zext i7 %tmp_90 to i8

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
<literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge209:8  %tmp_157 = add i8 1, %tmp_151

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge209:9  %storemerge1 = select i1 %tmp_154, i8 %tmp_157, i8 %tmp_151

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="setState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge209:10  store i8 %storemerge1, i8* @setNumOfWords, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1">
<![CDATA[
._crit_edge206:0  %setValueBuffer_V_flag_4 = phi i1 [ false, %codeRepl ], [ false, %8 ], [ false, %7 ], [ false, %5 ], [ false, %4 ], [ true, %._crit_edge209 ], [ true, %2 ], [ true, %1 ], [ true, %0 ], [ true, %_ifconv ], [ false, %3 ], [ true, %_ifconv1 ], [ false, %6 ]

]]></node>
<StgValue><ssdm name="setValueBuffer_V_flag_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0" op_6_bw="512" op_7_bw="0" op_8_bw="512" op_9_bw="0" op_10_bw="512" op_11_bw="0" op_12_bw="512">
<![CDATA[
._crit_edge206:1  %setValueBuffer_V_new_4 = phi i512 [ undef, %codeRepl ], [ undef, %8 ], [ undef, %7 ], [ undef, %5 ], [ undef, %4 ], [ 0, %._crit_edge209 ], [ %p_Result_63, %2 ], [ 0, %1 ], [ 0, %0 ], [ %p_Result_s, %_ifconv ], [ undef, %3 ], [ %p_Result_62, %_ifconv1 ], [ undef, %6 ]

]]></node>
<StgValue><ssdm name="setValueBuffer_V_new_4"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge206:2  br i1 %setValueBuffer_V_flag_4, label %mergeST, label %._crit_edge206.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="setValueBuffer_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
mergeST:0  store i512 %setValueBuffer_V_new_4, i512* @setValueBuffer_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="setValueBuffer_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge206.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="0">
<![CDATA[
._crit_edge206.new:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
