--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 85883 paths analyzed, 17779 endpoints analyzed, 212 failing endpoints
 212 timing errors detected. (212 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.387ns.
--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT9   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_9
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT33  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN33   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_33
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT32  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN32   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_32
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT31  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN31   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_31
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT30  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN30   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_30
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT3   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN3    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_3
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT29  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN29   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_29
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT28  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN28   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_28
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT27  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN27   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_27
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT26  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN26   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_26
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT25  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN25   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_25
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT24  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN24   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_24
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT23  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN23   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_23
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT22  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN22   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_22
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT34  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN34   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_34
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT20  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN20   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_20
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT2   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN2    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_2
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT19  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN19   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_19
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT18  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN18   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_18
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT17  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN17   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_17
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT16  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN16   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_16
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT15  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN15   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_15
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT14  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN14   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_14
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT13  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN13   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_13
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT12  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN12   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_12
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT11  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN11   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_11
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT10  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN10   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_10
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT1   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN1    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_1
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT0   Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN0    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_0
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.029ns (0.245 - 0.274)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032 to base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X2Y47.PCOUT21  Tdspcko_PCOUT_AREG_MULT  4.206   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032
    DSP48_X2Y48.PCIN21   net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_21
    DSP48_X2Y48.PCOUT9   Tdspdo_PCIN_PCOUT     1.713   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321
    DSP48_X2Y49.PCIN9    net (fanout=1)        0.002   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X2Y49.CLK      Tdspdck_PCIN_PREG     1.400   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (7.319ns logic, 0.004ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.116ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE00/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X3Y38.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 1.116ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X2Y40.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 1.116ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE01/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X4Y41.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 1.116ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.884ns (257.467MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322/CLK
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/MulAdd/Mmult_n00322/CLK
  Location pin: DSP48_X2Y49.CLK
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X4Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y29.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X5Y28.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X5Y28.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X5Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y17.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y21.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X3Y16.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X3Y16.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X5Y26.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X5Y26.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X5Y25.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X5Y25.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X3Y19.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y20.CLKBWRCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y17.CLKARDCLKU
  Clock network: base_sys_i/cgra2x2_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 20821 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.977ns.
--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.296ns (1.383 - 1.679)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y119.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2
    SLICE_X52Y102.B2     net (fanout=9)        1.659   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X27Y92.B1      net (fanout=9)        2.496   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X27Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X29Y92.B4      net (fanout=1)        0.731   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X29Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>5
    SLICE_X28Y87.C2      net (fanout=4)        1.114   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]
    SLICE_X28Y87.C       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[91]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1
    SLICE_X29Y87.CE      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv
    SLICE_X29Y87.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.646ns (1.693ns logic, 7.953ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.634ns (Levels of Logic = 5)
  Clock Path Skew:      -0.308ns (1.383 - 1.691)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.AQ     Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B3     net (fanout=14)       1.585   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X27Y92.B1      net (fanout=9)        2.496   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X27Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X29Y92.B4      net (fanout=1)        0.731   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X29Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>5
    SLICE_X28Y87.C2      net (fanout=4)        1.114   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]
    SLICE_X28Y87.C       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[91]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1
    SLICE_X29Y87.CE      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv
    SLICE_X29Y87.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.634ns (1.755ns logic, 7.879ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.605ns (Levels of Logic = 5)
  Clock Path Skew:      -0.311ns (1.368 - 1.679)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y119.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2
    SLICE_X52Y102.B2     net (fanout=9)        1.659   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X29Y80.A2      net (fanout=9)        3.285   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X29Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>3
    SLICE_X26Y80.B6      net (fanout=1)        0.448   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>3
    SLICE_X26Y80.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_91
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>5
    SLICE_X28Y73.D6      net (fanout=4)        0.569   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[5]
    SLICE_X28Y73.D       Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv1
    SLICE_X26Y73.CE      net (fanout=1)        0.555   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv
    SLICE_X26Y73.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.605ns (1.657ns logic, 7.948ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.593ns (Levels of Logic = 5)
  Clock Path Skew:      -0.323ns (1.368 - 1.691)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.AQ     Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B3     net (fanout=14)       1.585   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X29Y80.A2      net (fanout=9)        3.285   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X29Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>3
    SLICE_X26Y80.B6      net (fanout=1)        0.448   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>3
    SLICE_X26Y80.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_91
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>5
    SLICE_X28Y73.D6      net (fanout=4)        0.569   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[5]
    SLICE_X28Y73.D       Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv1
    SLICE_X26Y73.CE      net (fanout=1)        0.555   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv
    SLICE_X26Y73.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.593ns (1.719ns logic, 7.874ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.342ns (1.337 - 1.679)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y119.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2
    SLICE_X52Y102.B2     net (fanout=9)        1.659   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X31Y80.A6      net (fanout=9)        2.642   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X31Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data1[5]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X31Y84.B3      net (fanout=1)        0.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X31Y84.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[67]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X32Y85.A2      net (fanout=4)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X32Y85.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/c_reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X34Y85.CE      net (fanout=1)        0.339   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X34Y85.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (1.657ns logic, 7.916ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.561ns (Levels of Logic = 5)
  Clock Path Skew:      -0.354ns (1.337 - 1.691)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.AQ     Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B3     net (fanout=14)       1.585   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X31Y80.A6      net (fanout=9)        2.642   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X31Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data1[5]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X31Y84.B3      net (fanout=1)        0.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X31Y84.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[67]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X32Y85.A2      net (fanout=4)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X32Y85.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/c_reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X34Y85.CE      net (fanout=1)        0.339   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X34Y85.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.561ns (1.719ns logic, 7.842ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.300ns (1.383 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X53Y107.B4     net (fanout=18)       1.994   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X53Y107.B      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out1_Reg0[27]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1
    SLICE_X43Y109.D4     net (fanout=4)        1.224   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X43Y109.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RLAST
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<47>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst
    SLICE_X40Y106.D1     net (fanout=5)        1.003   base_sys_i/axi_interconnect_1_S_RLAST
    SLICE_X40Y106.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1
    SLICE_X29Y92.B2      net (fanout=11)       2.065   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
    SLICE_X29Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>5
    SLICE_X28Y87.C2      net (fanout=4)        1.114   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]
    SLICE_X28Y87.C       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[91]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1
    SLICE_X29Y87.CE      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv
    SLICE_X29Y87.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (1.693ns logic, 7.921ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.300ns (1.383 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B6     net (fanout=18)       1.627   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X27Y92.B1      net (fanout=9)        2.496   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X27Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X29Y92.B4      net (fanout=1)        0.731   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>3
    SLICE_X29Y92.B       Tilo                  0.124   base_sys_i/axi_interconnect_2_M_RDATA[31]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<0>5
    SLICE_X28Y87.C2      net (fanout=4)        1.114   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[0]
    SLICE_X28Y87.C       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[91]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv1
    SLICE_X29Y87.CE      net (fanout=1)        0.521   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1366_inv
    SLICE_X29Y87.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (1.693ns logic, 7.921ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (1.558 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID3Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y127.B4     net (fanout=17)       2.413   base_sys_i/axi_interconnect_1_S_AWID[3]
    SLICE_X27Y127.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_83
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X27Y123.B1     net (fanout=1)        1.028   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X27Y123.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X28Y131.D1     net (fanout=4)        1.226   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X28Y131.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X28Y135.B1     net (fanout=10)       1.038   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X28Y135.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[125]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4
    SLICE_X28Y144.D3     net (fanout=10)       1.217   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X28Y144.D      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE11/ALU/Custom_Result[21]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1483_inv1
    SLICE_X31Y138.CE     net (fanout=1)        0.670   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1483_inv
    SLICE_X31Y138.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (2.278ns logic, 7.592ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.573ns (Levels of Logic = 5)
  Clock Path Skew:      -0.315ns (1.368 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B6     net (fanout=18)       1.627   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X29Y80.A2      net (fanout=9)        3.285   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X29Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>3
    SLICE_X26Y80.B6      net (fanout=1)        0.448   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>3
    SLICE_X26Y80.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_91
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<5>5
    SLICE_X28Y73.D6      net (fanout=4)        0.569   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[5]
    SLICE_X28Y73.D       Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv1
    SLICE_X26Y73.CE      net (fanout=1)        0.555   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1561_inv
    SLICE_X26Y73.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.573ns (1.657ns logic, 7.916ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 5)
  Clock Path Skew:      -0.346ns (1.337 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B6     net (fanout=18)       1.627   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X55Y107.D1     net (fanout=43)       1.432   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X55Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_M_ARADDR[77]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<10>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[10].mux_s2_inst
    SLICE_X31Y80.A6      net (fanout=9)        2.642   base_sys_i/axi_interconnect_1_S_RID[10]
    SLICE_X31Y80.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[2].register_slice_inst/r_pipe/storage_data1[5]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X31Y84.B3      net (fanout=1)        0.782   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>3
    SLICE_X31Y84.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[67]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X32Y85.A2      net (fanout=4)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X32Y85.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/c_reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X34Y85.CE      net (fanout=1)        0.339   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X34Y85.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (1.657ns logic, 7.884ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 5)
  Clock Path Skew:      -0.342ns (1.337 - 1.679)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y119.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2
    SLICE_X52Y102.B2     net (fanout=9)        1.659   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X56Y107.D1     net (fanout=43)       1.408   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X56Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RID[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<7>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[7].mux_s2_inst
    SLICE_X30Y79.D4      net (fanout=9)        2.322   base_sys_i/axi_interconnect_1_S_RID[7]
    SLICE_X30Y79.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[83]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>2
    SLICE_X31Y84.B1      net (fanout=1)        1.094   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>2
    SLICE_X31Y84.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[67]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X32Y85.A2      net (fanout=4)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X32Y85.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/c_reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X34Y85.CE      net (fanout=1)        0.339   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X34Y85.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (1.657ns logic, 7.884ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.529ns (Levels of Logic = 5)
  Clock Path Skew:      -0.354ns (1.337 - 1.691)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.AQ     Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B3     net (fanout=14)       1.585   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X56Y107.D1     net (fanout=43)       1.408   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X56Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RID[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<7>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[7].mux_s2_inst
    SLICE_X30Y79.D4      net (fanout=9)        2.322   base_sys_i/axi_interconnect_1_S_RID[7]
    SLICE_X30Y79.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[83]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>2
    SLICE_X31Y84.B1      net (fanout=1)        1.094   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>2
    SLICE_X31Y84.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[67]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X32Y85.A2      net (fanout=4)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X32Y85.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/c_reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X34Y85.CE      net (fanout=1)        0.339   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X34Y85.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.529ns (1.719ns logic, 7.810ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.509ns (Levels of Logic = 5)
  Clock Path Skew:      -0.346ns (1.337 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B6     net (fanout=18)       1.627   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X56Y107.D1     net (fanout=43)       1.408   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X56Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RID[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<7>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[7].mux_s2_inst
    SLICE_X30Y79.D4      net (fanout=9)        2.322   base_sys_i/axi_interconnect_1_S_RID[7]
    SLICE_X30Y79.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[83]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>2
    SLICE_X31Y84.B1      net (fanout=1)        1.094   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>2
    SLICE_X31Y84.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[67]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<6>5
    SLICE_X32Y85.A2      net (fanout=4)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[6]
    SLICE_X32Y85.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/ALU/MulAdd/c_reg1[7]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv1
    SLICE_X34Y85.CE      net (fanout=1)        0.339   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1600_inv
    SLICE_X34Y85.CLK     Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (1.657ns logic, 7.852ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.475ns (Levels of Logic = 5)
  Clock Path Skew:      -0.342ns (1.341 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X53Y107.B4     net (fanout=18)       1.994   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X53Y107.B      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out1_Reg0[27]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1
    SLICE_X43Y109.D4     net (fanout=4)        1.224   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X43Y109.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RLAST
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<47>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst
    SLICE_X40Y106.D1     net (fanout=5)        1.003   base_sys_i/axi_interconnect_1_S_RLAST
    SLICE_X40Y106.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1
    SLICE_X30Y95.B4      net (fanout=11)       2.010   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
    SLICE_X30Y95.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<4>5
    SLICE_X41Y94.D4      net (fanout=4)        1.172   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[4]
    SLICE_X41Y94.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv1
    SLICE_X41Y94.CE      net (fanout=1)        0.379   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv
    SLICE_X41Y94.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35
    -------------------------------------------------  ---------------------------
    Total                                      9.475ns (1.693ns logic, 7.782ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.504ns (Levels of Logic = 5)
  Clock Path Skew:      -0.306ns (1.377 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y107.B5     net (fanout=18)       1.658   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y107.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[0]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X54Y106.D1     net (fanout=43)       1.175   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[0]
    SLICE_X54Y106.CMUX   Topdc                 0.539   base_sys_i/axi_interconnect_1_S_RID[4]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<4>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[4].mux_s2_inst
    SLICE_X27Y85.A2      net (fanout=9)        2.567   base_sys_i/axi_interconnect_1_S_RID[4]
    SLICE_X27Y85.A       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>1
    SLICE_X27Y85.B3      net (fanout=1)        0.790   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>1
    SLICE_X27Y85.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>5
    SLICE_X27Y82.B1      net (fanout=4)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]
    SLICE_X27Y82.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1
    SLICE_X28Y81.CE      net (fanout=1)        0.643   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
    SLICE_X28Y81.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.504ns (1.696ns logic, 7.808ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.774ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (1.550 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR21 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y103.C1         net (fanout=5)        1.750   base_sys_i/axi_interconnect_1_S_AWADDR[21]
    SLICE_X27Y103.DMUX       Topcd                 0.827   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_WDATACONTROL[6]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_2
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y111.A2         net (fanout=20)       1.223   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X29Y111.A          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[89]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X27Y112.C5         net (fanout=17)       0.656   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X27Y112.C          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[21]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23
    SLICE_X29Y112.B4         net (fanout=3)        0.601   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23
    SLICE_X29Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[85]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW0
    SLICE_X27Y114.D2         net (fanout=1)        0.948   base_sys_i/axi_interconnect_1/N190
    SLICE_X27Y114.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y116.A1         net (fanout=2)        0.820   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y116.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X26Y116.C2         net (fanout=5)        0.837   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X26Y116.CLK        Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
    -----------------------------------------------------  ---------------------------
    Total                                          9.774ns (2.939ns logic, 6.835ns route)
                                                           (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (1.550 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR21 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y103.C1         net (fanout=5)        1.626   base_sys_i/axi_interconnect_1_S_AWADDR[21]
    SLICE_X26Y103.DMUX       Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X26Y110.B3         net (fanout=22)       1.228   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X26Y110.BMUX       Tilo                  0.374   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821
    SLICE_X27Y112.C6         net (fanout=12)       0.541   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]
    SLICE_X27Y112.C          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[21]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23
    SLICE_X29Y112.B4         net (fanout=3)        0.601   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv23
    SLICE_X29Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[85]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24_SW0
    SLICE_X27Y114.D2         net (fanout=1)        0.948   base_sys_i/axi_interconnect_1/N190
    SLICE_X27Y114.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y116.A1         net (fanout=2)        0.820   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv24
    SLICE_X27Y116.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X26Y116.C2         net (fanout=5)        0.837   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X26Y116.CLK        Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
    -----------------------------------------------------  ---------------------------
    Total                                          9.767ns (3.166ns logic, 6.601ns route)
                                                           (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.723ns (Levels of Logic = 6)
  Clock Path Skew:      -0.069ns (1.516 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID3Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y127.B4     net (fanout=17)       2.413   base_sys_i/axi_interconnect_1_S_AWID[3]
    SLICE_X27Y127.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_83
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X27Y123.B1     net (fanout=1)        1.028   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X27Y123.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X28Y131.D1     net (fanout=4)        1.226   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X28Y131.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X28Y137.C2     net (fanout=10)       1.177   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X28Y137.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<5>
    SLICE_X33Y149.C4     net (fanout=9)        1.269   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]
    SLICE_X33Y149.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv1
    SLICE_X33Y149.D4     net (fanout=2)        0.445   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1561_inv
    SLICE_X33Y149.CLK    Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_43
    -------------------------------------------------  ---------------------------
    Total                                      9.723ns (2.165ns logic, 7.558ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.806 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID1Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X41Y99.A2      net (fanout=17)       1.904   base_sys_i/axi_interconnect_1_S_ARID[1]
    SLICE_X41Y99.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<7>4
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
    SLICE_X43Y100.B3     net (fanout=1)        0.644   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
    SLICE_X43Y100.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X28Y86.A2      net (fanout=18)       1.737   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X28Y86.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[87]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X32Y101.A6     net (fanout=11)       1.173   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X32Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X29Y69.D1      net (fanout=30)       2.186   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X29Y69.CLK     Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (2.038ns logic, 7.644ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.474ns (Levels of Logic = 5)
  Clock Path Skew:      -0.314ns (1.377 - 1.691)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y107.AQ     Tcko                  0.518   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B3     net (fanout=14)       1.585   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X57Y107.D5     net (fanout=43)       1.139   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X57Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RID[8]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<8>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[8].mux_s2_inst
    SLICE_X31Y83.A3      net (fanout=9)        2.817   base_sys_i/axi_interconnect_1_S_RID[8]
    SLICE_X31Y83.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>2
    SLICE_X27Y85.B5      net (fanout=1)        0.560   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>2
    SLICE_X27Y85.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>5
    SLICE_X27Y82.B1      net (fanout=4)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]
    SLICE_X27Y82.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1
    SLICE_X28Y81.CE      net (fanout=1)        0.643   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
    SLICE_X28Y81.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.474ns (1.755ns logic, 7.719ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.486ns (Levels of Logic = 5)
  Clock Path Skew:      -0.302ns (1.377 - 1.679)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y119.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2
    SLICE_X52Y102.B2     net (fanout=9)        1.659   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[2]
    SLICE_X52Y102.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31
    SLICE_X57Y107.D5     net (fanout=43)       1.139   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]
    SLICE_X57Y107.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RID[8]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<8>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[8].mux_s2_inst
    SLICE_X31Y83.A3      net (fanout=9)        2.817   base_sys_i/axi_interconnect_1_S_RID[8]
    SLICE_X31Y83.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>2
    SLICE_X27Y85.B5      net (fanout=1)        0.560   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>2
    SLICE_X27Y85.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>5
    SLICE_X27Y82.B1      net (fanout=4)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]
    SLICE_X27Y82.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1
    SLICE_X28Y81.CE      net (fanout=1)        0.643   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
    SLICE_X28Y81.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.486ns (1.693ns logic, 7.793ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_98 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.678ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.806 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID1Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X41Y99.A2      net (fanout=17)       1.904   base_sys_i/axi_interconnect_1_S_ARID[1]
    SLICE_X41Y99.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<7>4
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
    SLICE_X43Y100.B3     net (fanout=1)        0.644   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o12
    SLICE_X43Y100.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X28Y86.A2      net (fanout=18)       1.737   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X28Y86.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[87]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X32Y101.A6     net (fanout=11)       1.173   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X32Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X29Y69.C1      net (fanout=30)       2.181   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X29Y69.CLK     Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_98_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_98
    -------------------------------------------------  ---------------------------
    Total                                      9.678ns (2.039ns logic, 7.639ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.711ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR21 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y96.C2          net (fanout=5)        1.354   base_sys_i/axi_interconnect_1_S_ARADDR[21]
    SLICE_X26Y96.DMUX        Topcd                 0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y102.A3         net (fanout=19)       0.914   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
    SLICE_X28Y102.AMUX       Tilo                  0.352   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811
    SLICE_X28Y103.B5         net (fanout=16)       1.275   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]
    SLICE_X28Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[27]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv23
    SLICE_X29Y102.C5         net (fanout=3)        0.435   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv23
    SLICE_X29Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_42
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24_SW1
    SLICE_X29Y104.D2         net (fanout=1)        0.989   base_sys_i/axi_interconnect_1/N179
    SLICE_X29Y104.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_WDATACONTROL[5]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24
    SLICE_X33Y105.B3         net (fanout=3)        1.070   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24
    SLICE_X33Y105.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X32Y105.A6         net (fanout=5)        0.537   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X32Y105.CLK        Tas                   0.047   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3
    -----------------------------------------------------  ---------------------------
    Total                                          9.711ns (3.137ns logic, 6.574ns route)
                                                           (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y118.A1     net (fanout=17)       2.398   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X29Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[93]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o121
    SLICE_X27Y114.C5     net (fanout=1)        0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o12
    SLICE_X27Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X29Y142.C4     net (fanout=27)       1.698   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X29Y142.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW2
    SLICE_X31Y138.A2     net (fanout=1)        1.180   base_sys_i/axi_interconnect_1/N116
    SLICE_X31Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<3>1
    SLICE_X26Y110.CE     net (fanout=7)        1.553   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[3]
    SLICE_X26Y110.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
    -------------------------------------------------  ---------------------------
    Total                                      9.751ns (2.118ns logic, 7.633ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y118.A1     net (fanout=17)       2.398   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X29Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[93]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o121
    SLICE_X27Y114.C5     net (fanout=1)        0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o12
    SLICE_X27Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X29Y142.C4     net (fanout=27)       1.698   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X29Y142.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW2
    SLICE_X31Y138.A2     net (fanout=1)        1.180   base_sys_i/axi_interconnect_1/N116
    SLICE_X31Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<3>1
    SLICE_X26Y110.CE     net (fanout=7)        1.553   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[3]
    SLICE_X26Y110.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_24
    -------------------------------------------------  ---------------------------
    Total                                      9.751ns (2.118ns logic, 7.633ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.751ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (1.555 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y118.A1     net (fanout=17)       2.398   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X29Y118.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_ARADDR[93]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o121
    SLICE_X27Y114.C5     net (fanout=1)        0.804   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o12
    SLICE_X27Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125
    SLICE_X29Y142.C4     net (fanout=27)       1.698   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o
    SLICE_X29Y142.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW2
    SLICE_X31Y138.A2     net (fanout=1)        1.180   base_sys_i/axi_interconnect_1/N116
    SLICE_X31Y138.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_27
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<3>1
    SLICE_X26Y110.CE     net (fanout=7)        1.553   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[3]
    SLICE_X26Y110.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_25
    -------------------------------------------------  ---------------------------
    Total                                      9.751ns (2.118ns logic, 7.633ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.710ns (Levels of Logic = 6)
  Clock Path Skew:      -0.070ns (1.515 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID3Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y127.B4     net (fanout=17)       2.413   base_sys_i/axi_interconnect_1_S_AWID[3]
    SLICE_X27Y127.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_83
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o122
    SLICE_X27Y123.B1     net (fanout=1)        1.028   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o121
    SLICE_X27Y123.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[29]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o125
    SLICE_X28Y131.D1     net (fanout=4)        1.226   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[91]_equal_88_o
    SLICE_X28Y131.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_43
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X29Y142.A1     net (fanout=10)       1.369   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X29Y142.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/storage_data1[13]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<7>1
    SLICE_X37Y143.B5     net (fanout=5)        0.868   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[7]
    SLICE_X37Y143.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1639_inv1
    SLICE_X37Y143.C3     net (fanout=2)        0.640   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1639_inv
    SLICE_X37Y143.CLK    Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_59
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58_rstpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_58
    -------------------------------------------------  ---------------------------
    Total                                      9.710ns (2.166ns logic, 7.544ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.669ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.806 - 0.915)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARID4Tpsscko_MAXIGP0ARID   1.450   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X42Y99.A5      net (fanout=17)       1.792   base_sys_i/axi_interconnect_1_S_ARID[4]
    SLICE_X42Y99.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<7>3
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122
    SLICE_X43Y100.B4     net (fanout=1)        0.743   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o121
    SLICE_X43Y100.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125
    SLICE_X28Y86.A2      net (fanout=18)       1.737   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o
    SLICE_X28Y86.A       Tilo                  0.124   base_sys_i/axi_interconnect_1_M_WDATA[87]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out2
    SLICE_X32Y101.A6     net (fanout=11)       1.173   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/out
    SLICE_X32Y101.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_58
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>111
    SLICE_X29Y69.D1      net (fanout=30)       2.186   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push<7>11
    SLICE_X29Y69.CLK     Tas                   0.092   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99_dpot
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_99
    -------------------------------------------------  ---------------------------
    Total                                      9.669ns (2.038ns logic, 7.631ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.469ns (Levels of Logic = 5)
  Clock Path Skew:      -0.306ns (1.377 - 1.683)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2 to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y133.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X53Y107.B4     net (fanout=18)       1.994   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/state_FSM_FFd2
    SLICE_X53Y107.B      Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out1_Reg0[27]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21_1
    SLICE_X43Y109.D4     net (fanout=4)        1.224   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out21
    SLICE_X43Y109.CMUX   Topdc                 0.536   base_sys_i/axi_interconnect_1_S_RLAST
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l<47>1
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[47].mux_s2_inst
    SLICE_X40Y106.D1     net (fanout=5)        1.003   base_sys_i/axi_interconnect_1_S_RLAST
    SLICE_X40Y106.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop1
    SLICE_X27Y85.B4      net (fanout=11)       1.937   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.any_pop
    SLICE_X27Y85.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<2>5
    SLICE_X27Y82.B1      net (fanout=4)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[2]
    SLICE_X27Y82.B       Tilo                  0.124   base_sys_i/axi_interconnect_2/axi_interconnect_2/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv1
    SLICE_X28Y81.CE      net (fanout=1)        0.643   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1444_inv
    SLICE_X28Y81.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
    -------------------------------------------------  ---------------------------
    Total                                      9.469ns (1.693ns logic, 7.776ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X5Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X5Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X5Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X5Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y17.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y16.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y21.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X3Y16.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X5Y26.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X5Y26.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X5Y25.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X5Y25.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X3Y19.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y20.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[29]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[29]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[29]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[29]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA_D1/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[29]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[29]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB/CLK
  Location pin: SLICE_X26Y69.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y97.AMUX    Tshcko                0.649   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X50Y97.BX      net (fanout=1)        0.382   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X50Y97.CLK     Tdick                 0.030   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.679ns logic, 0.382ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Delay:                  1.086ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.051ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y97.BMUX    Tshcko                0.655   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X50Y97.CX      net (fanout=1)        0.383   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X50Y97.CLK     Tdick                 0.013   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.051ns (0.668ns logic, 0.383ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X49Y102.BX     net (fanout=1)        0.520   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X49Y102.CLK    Tdick                 0.081   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y102.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X49Y102.CX     net (fanout=1)        0.519   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X49Y102.CLK    Tdick                 0.061   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.679ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      1.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.279ns (2.657 - 2.936)
  Source Clock:         base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y82.AQ      Tcko                  0.456   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X46Y96.AX      net (fanout=2)        0.878   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg0
    SLICE_X46Y96.CLK     Tdick                 0.031   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg2
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.487ns logic, 0.878ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.425ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      4.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.696 - 2.990)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X29Y94.B2      net (fanout=3)        1.123   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20
    SLICE_X29Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.A4      net (fanout=1)        2.236   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (0.737ns logic, 3.359ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  4.231ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.DQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y94.B1      net (fanout=3)        0.992   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.A4      net (fanout=1)        2.236   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.675ns logic, 3.228ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  4.200ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.696 - 2.990)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y94.B4      net (fanout=3)        0.898   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.A4      net (fanout=1)        2.236   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (0.737ns logic, 3.134ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  4.192ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.CQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y94.B3      net (fanout=3)        0.953   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.A4      net (fanout=1)        2.236   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (0.675ns logic, 3.189ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  4.183ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (2.696 - 2.975)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X28Y90.A2      net (fanout=3)        1.830   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X28Y90.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.A5      net (fanout=1)        1.302   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (0.737ns logic, 3.132ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  4.087ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.696 - 2.990)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y94.B5      net (fanout=3)        0.785   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.A4      net (fanout=1)        2.236   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.758ns (0.737ns logic, 3.021ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  3.918ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.589ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.696 - 2.990)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y98.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X29Y94.B6      net (fanout=3)        0.616   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22
    SLICE_X29Y94.B       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.A4      net (fanout=1)        2.236   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (0.737ns logic, 2.852ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  3.871ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.563ns (Levels of Logic = 2)
  Clock Path Skew:      -0.273ns (2.696 - 2.969)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X30Y83.A4      net (fanout=3)        1.105   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X30Y83.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.A2      net (fanout=1)        1.721   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (0.737ns logic, 2.826ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  3.865ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.557ns (Levels of Logic = 2)
  Clock Path Skew:      -0.273ns (2.696 - 2.969)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X30Y83.A5      net (fanout=3)        1.099   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X30Y83.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.A2      net (fanout=1)        1.721   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.557ns (0.737ns logic, 2.820ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  3.628ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.308ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.696 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X30Y83.A1      net (fanout=3)        0.850   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X30Y83.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.A2      net (fanout=1)        1.721   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (0.737ns logic, 2.571ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  3.611ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.696 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X30Y83.A2      net (fanout=3)        0.833   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X30Y83.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.A2      net (fanout=1)        1.721   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.737ns logic, 2.554ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay:                  3.595ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.267ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.AQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y92.A2      net (fanout=3)        1.013   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y92.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.A3      net (fanout=1)        1.579   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.675ns logic, 2.592ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  3.591ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.263ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y96.BQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y92.A1      net (fanout=3)        1.009   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y92.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.A3      net (fanout=1)        1.579   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.263ns (0.675ns logic, 2.588ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  3.496ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.182ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (2.696 - 2.975)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X26Y76.B1      net (fanout=3)        0.987   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X26Y76.BMUX    Tilo                  0.376   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X29Y67.A1      net (fanout=1)        1.206   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (0.989ns logic, 2.193ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay:                  3.471ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.151ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.696 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X30Y83.A3      net (fanout=3)        0.693   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X30Y83.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.A2      net (fanout=1)        1.721   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.737ns logic, 2.414ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Delay:                  3.352ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.696 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X28Y90.A1      net (fanout=3)        0.986   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X28Y90.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.A5      net (fanout=1)        1.302   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.737ns logic, 2.288ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  3.335ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.021ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (2.696 - 2.975)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X26Y76.B3      net (fanout=3)        0.828   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X26Y76.BMUX    Tilo                  0.374   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X29Y67.A1      net (fanout=1)        1.206   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.987ns logic, 2.034ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay:                  3.333ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.006ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.696 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X28Y90.A3      net (fanout=3)        0.967   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X28Y90.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.A5      net (fanout=1)        1.302   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.737ns logic, 2.269ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  3.240ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.DQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y92.A3      net (fanout=3)        0.658   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y92.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.A3      net (fanout=1)        1.579   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.675ns logic, 2.237ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Delay:                  3.198ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.279ns (2.696 - 2.975)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y78.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X28Y90.A6      net (fanout=3)        0.845   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X28Y90.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.A5      net (fanout=1)        1.302   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.737ns logic, 2.147ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay:                  3.178ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.850ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.BQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y92.A4      net (fanout=3)        0.596   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y92.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.A3      net (fanout=1)        1.579   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (0.675ns logic, 2.175ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Delay:                  3.138ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.811ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.696 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.DQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X28Y90.A5      net (fanout=3)        0.772   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X28Y90.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.A5      net (fanout=1)        1.302   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.811ns (0.737ns logic, 2.074ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay:                  3.137ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.292ns (2.696 - 2.988)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y92.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X28Y90.A4      net (fanout=3)        0.771   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X28Y90.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X29Y67.A5      net (fanout=1)        1.302   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (0.737ns logic, 2.073ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay:                  3.110ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.285ns (2.696 - 2.981)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.CQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X30Y83.A6      net (fanout=3)        0.332   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X30Y83.A       Tilo                  0.124   base_sys_i/cgra2x2_0/cgra2x2_0/Torus2x2/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.A2      net (fanout=1)        1.721   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.737ns logic, 2.053ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  3.006ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.AQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y92.A5      net (fanout=3)        0.424   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y92.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.A3      net (fanout=1)        1.579   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.675ns logic, 2.003ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Delay:                  2.899ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.571ns (Levels of Logic = 2)
  Clock Path Skew:      -0.293ns (2.696 - 2.989)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y93.CQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y92.A6      net (fanout=3)        0.317   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y92.A       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id[7]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X29Y67.A3      net (fanout=1)        1.579   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (0.675ns logic, 1.896ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Delay:                  2.869ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.561ns (Levels of Logic = 2)
  Clock Path Skew:      -0.273ns (2.696 - 2.969)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.BQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X29Y76.C1      net (fanout=3)        1.109   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X29Y76.C       Tilo                  0.124   base_sys_i/axi_bram_ctrl_2/axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.A6      net (fanout=1)        0.715   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.737ns logic, 1.824ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  2.733ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.281ns (2.696 - 2.977)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.CQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X29Y76.C2      net (fanout=3)        1.027   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X29Y76.C       Tilo                  0.124   base_sys_i/axi_bram_ctrl_2/axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.A6      net (fanout=1)        0.715   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.675ns logic, 1.742ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  2.654ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.281ns (2.696 - 2.977)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.AQ      Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X29Y76.C3      net (fanout=3)        0.948   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X29Y76.C       Tilo                  0.124   base_sys_i/axi_bram_ctrl_2/axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.A6      net (fanout=1)        0.715   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.338ns (0.675ns logic, 1.663ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay:                  2.514ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.206ns (Levels of Logic = 2)
  Clock Path Skew:      -0.273ns (2.696 - 2.969)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra2x2_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y75.AQ      Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X29Y76.C4      net (fanout=3)        0.754   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X29Y76.C       Tilo                  0.124   base_sys_i/axi_bram_ctrl_2/axi_bram_ctrl_2/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X29Y67.A6      net (fanout=1)        0.715   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X29Y67.CLK     Tas                   0.095   base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra2x2_0/cgra2x2_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.206ns (0.737ns logic, 1.469ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 212  Score: 456739  (Setup/Max: 456739, Hold: 0)

Constraints cover 289161 paths, 0 nets, and 39862 connections

Design statistics:
   Minimum period:   9.977ns{1}   (Maximum frequency: 100.231MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 07 13:39:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



