; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; REQUIRES: asserts
; RUN: opt < %s -passes="vplan-func-vec" -enable-vplan-func-vec-all-zero-bypass-loops -print-after-vplan-func-vec-all-zero-bypass -disable-output -S 2>&1 | FileCheck %s

; This test checks to make sure all-zero bypass inserts two distinct loop
; regions. Logic should not be used to upwardly extend the 2nd loop region
; based on isStricterOrEqualPred because this would result in overlapping loop
; regions due to the interceding if that 'ands' the region block-predicate and
; its own. In addition, logic should not be inserted to downwardly extend the
; 1st loop region based on the same criteria and this would also result in
; overlapping the 2nd loop region.

declare i64 @llvm.vplan.laneid()

define dso_local void @foo(ptr nocapture readonly %a, ptr nocapture readonly %c, ptr nocapture %d, i32 %x, i32 %y) local_unnamed_addr #0 {
;
;                    entry ----
;                   /         |
;         (P1)  for.pre       |
;                   |         |
;                   |         |
;            --->for.body     |
;            |___|  |         |
;                   |         |
;                for.end      |
;                /     |      |
; (P1 && P2) if.then   |      |
;                  \   |      |
;                  if.end     |
;                     |       |
;                     |       |
;        (P1)  -->for.body2   |
;              |___|  |       |
;                     |       |
;                 for2.end   /
;                     |     /
;                     |    /
;                 func.exit
;
; CHECK-LABEL:  VPlan after all-zero bypass for VPlan Function vectorization:
; CHECK-NEXT:  VPlan IR for: foo
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Div] i64 [[VP_LANE:%.*]] = induction-init{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uni] i1 [[VP_CMP7:%.*]] = icmp sgt i32 [[X0:%.*]] i32 3
; CHECK-NEXT:     [DA: Uni] i32 [[VP_SUB:%.*]] = sub i32 [[X0]] i32 [[Y0:%.*]]
; CHECK-NEXT:     [DA: Div] ptr [[VP_PTRIDX:%.*]] = getelementptr inbounds i32, ptr [[A0:%.*]] i64 [[VP_LANE]]
; CHECK-NEXT:     [DA: Div] i32 [[VP0:%.*]] = load ptr [[VP_PTRIDX]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_CMP1:%.*]] = icmp sgt i32 [[VP0]] i32 7
; CHECK-NEXT:     [DA: Uni] br all.zero.bypass.begin12
; CHECK-EMPTY:
; CHECK-NEXT:    all.zero.bypass.begin12: # preds: [[BB0]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP_ALL_ZERO_CHECK:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP_ALL_ZERO_CHECK]], all.zero.bypass.end14, [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB1]]: # preds: all.zero.bypass.begin12
; CHECK-NEXT:       [DA: Div] i1 [[VP1:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i32 [[VP_DIV:%.*]] = sdiv i32 [[Y0]] i32 [[X0]]
; CHECK-NEXT:       [DA: Div] ptr [[VP_PTRIDX4:%.*]] = getelementptr inbounds ptr, ptr [[C0:%.*]] i64 [[VP_LANE]]
; CHECK-NEXT:       [DA: Div] ptr [[VP2:%.*]] = load ptr [[VP_PTRIDX4]]
; CHECK-NEXT:       [DA: Uni] br [[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB2]]: # preds: [[BB2]], [[BB1]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV:%.*]] = phi  [ i64 0, [[BB1]] ],  [ i64 [[VP_INDVARS_IV_NEXT:%.*]], [[BB2]] ]
; CHECK-NEXT:       [DA: Div] i1 [[VP3:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Div] ptr [[VP_PTRIDX6:%.*]] = getelementptr inbounds i32, ptr [[VP2]] i64 [[VP_INDVARS_IV]]
; CHECK-NEXT:       [DA: Div] store i32 [[VP_DIV]] ptr [[VP_PTRIDX6]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV_NEXT]] = add i64 [[VP_INDVARS_IV]] i64 1
; CHECK-NEXT:       [DA: Uni] i1 [[VP_EXITCOND:%.*]] = icmp eq i64 [[VP_INDVARS_IV_NEXT]] i64 256
; CHECK-NEXT:       [DA: Uni] i1 [[VP4:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i1 [[VP5:%.*]] = or i1 [[VP4]] i1 [[VP_EXITCOND]]
; CHECK-NEXT:       [DA: Uni] br i1 [[VP5]], [[BB3:BB[0-9]+]], [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB3]]: # preds: [[BB2]]
; CHECK-NEXT:       [DA: Div] i1 [[VP6:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] br all.zero.bypass.end14
; CHECK-EMPTY:
; CHECK-NEXT:    all.zero.bypass.end14: # preds: [[BB3]], all.zero.bypass.begin12
; CHECK-NEXT:     [DA: Uni] br [[BB4:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]: # preds: all.zero.bypass.end14
; CHECK-NEXT:     [DA: Div] i1 [[VP_BB5_BR_VP_CMP7:%.*]] = select i1 [[VP_CMP1]] i1 [[VP_CMP7]] i1 false
; CHECK-NEXT:     [DA: Uni] br [[BB5:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]: # preds: [[BB4]]
; CHECK-NEXT:     [DA: Div] i1 [[VP7:%.*]] = block-predicate i1 [[VP_BB5_BR_VP_CMP7]]
; CHECK-NEXT:     [DA: Div] ptr [[VP_PTRIDX10:%.*]] = getelementptr inbounds i32, ptr [[D0:%.*]] i64 [[VP_LANE]]
; CHECK-NEXT:     [DA: Div] store i32 [[VP_SUB]] ptr [[VP_PTRIDX10]]
; CHECK-NEXT:     [DA: Uni] br all.zero.bypass.begin16
; CHECK-EMPTY:
; CHECK-NEXT:    all.zero.bypass.begin16: # preds: [[BB5]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP_ALL_ZERO_CHECK_1:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP_ALL_ZERO_CHECK_1]], all.zero.bypass.end18, [[BB6:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB6]]: # preds: all.zero.bypass.begin16
; CHECK-NEXT:       [DA: Div] i1 [[VP8:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i32 [[VP_DIV14:%.*]] = sdiv i32 [[X0]] i32 [[Y0]]
; CHECK-NEXT:       [DA: Uni] br [[BB7:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB7]]: # preds: [[BB7]], [[BB6]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV49:%.*]] = phi  [ i64 0, [[BB6]] ],  [ i64 [[VP_INDVARS_IV_NEXT50:%.*]], [[BB7]] ]
; CHECK-NEXT:       [DA: Div] i1 [[VP9:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] ptr [[VP_PTRIDX16:%.*]] = getelementptr inbounds ptr, ptr [[C0]] i64 [[VP_INDVARS_IV49]]
; CHECK-NEXT:       [DA: Uni] ptr [[VP10:%.*]] = load ptr [[VP_PTRIDX16]]
; CHECK-NEXT:       [DA: Div] ptr [[VP_PTRIDX18:%.*]] = getelementptr inbounds i32, ptr [[VP10]] i64 [[VP_LANE]]
; CHECK-NEXT:       [DA: Div] store i32 [[VP_DIV14]] ptr [[VP_PTRIDX18]]
; CHECK-NEXT:       [DA: Uni] i64 [[VP_INDVARS_IV_NEXT50]] = add i64 [[VP_INDVARS_IV49]] i64 1
; CHECK-NEXT:       [DA: Uni] i1 [[VP_EXITCOND51:%.*]] = icmp eq i64 [[VP_INDVARS_IV_NEXT50]] i64 256
; CHECK-NEXT:       [DA: Uni] i1 [[VP11:%.*]] = all-zero-check i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] i1 [[VP12:%.*]] = or i1 [[VP11]] i1 [[VP_EXITCOND51]]
; CHECK-NEXT:       [DA: Uni] br i1 [[VP12]], [[BB8:BB[0-9]+]], [[BB7]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB8]]: # preds: [[BB7]]
; CHECK-NEXT:       [DA: Div] i1 [[VP13:%.*]] = block-predicate i1 [[VP_CMP1]]
; CHECK-NEXT:       [DA: Uni] br all.zero.bypass.end18
; CHECK-EMPTY:
; CHECK-NEXT:    all.zero.bypass.end18: # preds: [[BB8]], all.zero.bypass.begin16
; CHECK-NEXT:     [DA: Uni] br [[BB9:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB9]]: # preds: all.zero.bypass.end18
; CHECK-NEXT:     [DA: Div] ret
; CHECK-NEXT:     [DA: Uni] br <External Block>
;
entry:
  %lane = call i64 @llvm.vplan.laneid()
  %cmp7 = icmp sgt i32 %x, 3
  %sub = sub nsw i32 %x, %y
  %ptridx = getelementptr inbounds i32, ptr %a, i64 %lane
  %0 = load i32, ptr %ptridx, align 4
  %cmp1 = icmp sgt i32 %0, 7
  br i1 %cmp1, label %for.pre, label %func.exit

for.pre:
  %div = sdiv i32 %y, %x
  %ptridx4 = getelementptr inbounds ptr, ptr %c, i64 %lane
  %1 = load ptr, ptr %ptridx4, align 8
  br label %for.body

for.body:
  %indvars.iv = phi i64 [ 0, %for.pre ], [ %indvars.iv.next, %for.body ]
  %ptridx6 = getelementptr inbounds i32, ptr %1, i64 %indvars.iv
  store i32 %div, ptr %ptridx6, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, 256
  br i1 %exitcond, label %for.end, label %for.body

for.end:
  br i1 %cmp7, label %if.then, label %if.end

if.then:
  %ptridx10 = getelementptr inbounds i32, ptr %d, i64 %lane
  store i32 %sub, ptr %ptridx10, align 4
  br label %if.end

if.end:
  %div14 = sdiv i32 %x, %y
  br label %for.body2

for.body2:
  %indvars.iv49 = phi i64 [ 0, %if.end ], [ %indvars.iv.next50, %for.body2 ]
  %ptridx16 = getelementptr inbounds ptr, ptr %c, i64 %indvars.iv49
  %2 = load ptr, ptr %ptridx16, align 8
  %ptridx18 = getelementptr inbounds i32, ptr %2, i64 %lane
  store i32 %div14, ptr %ptridx18, align 4
  %indvars.iv.next50 = add nuw nsw i64 %indvars.iv49, 1
  %exitcond51 = icmp eq i64 %indvars.iv.next50, 256
  br i1 %exitcond51, label %for2.end, label %for.body2

for2.end:
  br label %func.exit

func.exit:
  ret void
}
