# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08 -DCOCOTB_SIM=1 --top-module apbtodescr --vpi --public-flat-rw --prefix Vtop -o apbtodescr -LDFLAGS -Wl,-rpath,/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -L/mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/libs -lcocotbvpi_verilator -Wno-TIMESCALEMOD --coverage --coverage-line --coverage-toggle --coverage-underscore -I/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes -I/mnt/data/github/rtldesignsherpa/rtl/amba/includes -GADDR_WIDTH=32 -GDATA_WIDTH=32 -GNUM_CHANNELS=8 /mnt/data/github/rtldesignsherpa/venv/lib/python3.12/site-packages/cocotb/share/lib/verilator/verilator.cpp /mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_common_pkg.sv /mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes/stream_pkg.sv /mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/fub/apbtodescr.sv"
T      3724 218498044  1769216786   746703572  1769216786   746703572 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop.cpp"
T      4095 218498043  1769216786   746653607  1769216786   746653607 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop.h"
T      2342 218498064  1769216786   749680775  1769216786   749680775 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop.mk"
T       669 218498042  1769216786   746603111  1769216786   746603111 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__Dpi.cpp"
T       520 218498041  1769216786   746578725  1769216786   746578725 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__Dpi.h"
T     15708 218498039  1769216786   745760711  1769216786   745760711 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__Syms.cpp"
T      1510 218498040  1769216786   746554028  1769216786   746554028 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__Syms.h"
T      5070 218498046  1769216786   746798694  1769216786   746798694 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024root.h"
T    136536 218498053  1769216786   747766091  1769216786   747766091 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024root__DepSet_h84412442__0.cpp"
T     57001 218498051  1769216786   747312342  1769216786   747312342 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7223 218498054  1769216786   749258614  1769216786   749258614 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     10910 218498052  1769216786   747465491  1769216786   747465491 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1662 218498050  1769216786   746941357  1769216786   746941357 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024root__Slow.cpp"
T       849 218498047  1769216786   746829490  1769216786   746829490 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024unit.h"
T       939 218498056  1769216786   749365674  1769216786   749365674 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T      1407 218498055  1769216786   749327196  1769216786   749327196 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop___024unit__Slow.cpp"
T       773 218498045  1769216786   746728559  1769216786   746728559 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__pch.h"
T      5135 218498065  1769216786   749680775  1769216786   749680775 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__ver.d"
T         0        0  1769216786   749680775  1769216786   749680775 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop__verFiles.dat"
T      2012 218498063  1769216786   749642668  1769216786   749642668 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_classes.mk"
T      1824 218498048  1769216786   746863231  1769216786   746863231 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_monitor_common_pkg.h"
T      6270 218498058  1769216786   749472954  1769216786   749472954 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_monitor_common_pkg__DepSet_h5ace3e83__0__Slow.cpp"
T       559 218498059  1769216786   749503680  1769216786   749503680 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_monitor_common_pkg__DepSet_h8e44846e__0__Slow.cpp"
T      2607 218498057  1769216786   749410391  1769216786   749410391 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_monitor_common_pkg__Slow.cpp"
T      2007 218498049  1769216786   746900566  1769216786   746900566 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_stream_pkg.h"
T      2106 218498061  1769216786   749580014  1769216786   749580014 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_stream_pkg__DepSet_h289b305e__0__Slow.cpp"
T       527 218498062  1769216786   749604411  1769216786   749604411 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_stream_pkg__DepSet_h801792c1__0__Slow.cpp"
T      2551 218498060  1769216786   749544601  1769216786   749544601 "/mnt/data/github/rtldesignsherpa/projects/components/stream/dv/tests/fub/local_sim_build/test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08/Vtop_stream_pkg__Slow.cpp"
S     14796 217979267  1764476598   693990221  1764476598   687660531 "/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/fub/apbtodescr.sv"
S       781 217976331  1766640818   870747852  1766640818   845747966 "/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes/stream_imports.svh"
S      7615 217976675  1763596000   649394660  1763596000   649394660 "/mnt/data/github/rtldesignsherpa/projects/components/stream/rtl/includes/stream_pkg.sv"
S      9449 217743695  1766342313   142677775  1766342313   126677840 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/monitor_common_pkg.sv"
S      2111 217717637  1761190937   299835436  1761108129   499722081 "/mnt/data/github/rtldesignsherpa/rtl/amba/includes/reset_defs.svh"
S  15603576 88081651  1759380658   564733695  1759380658   564733695 "/usr/local/share/verilator/bin/verilator_bin"
S      5218 88081708  1759380658   689345541  1759380658   689345541 "/usr/local/share/verilator/include/verilated_std.sv"
