/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_hif.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_HIF_
#define _NTHW_FPGA_REG_DEFS_HIF_

/* HIF */
#define NTHW_MOD_HIF (0x7815363UL)
#define HIF_BUILD_TIME (0x1eaf6ab8UL)
#define HIF_BUILD_TIME_TIME (0xb2dfbda5UL)
#define HIF_CONFIG (0xb64b595cUL)
#define HIF_CONFIG_EXT_TAG (0x57e685bUL)
#define HIF_CONFIG_MAX_READ (0x7d56ce45UL)
#define HIF_CONFIG_MAX_TLP (0xe1c563e4UL)
#define HIF_CONTROL (0xedb9ed3dUL)
#define HIF_CONTROL_BLESSED (0x680018b7UL)
#define HIF_CONTROL_FSR (0x498a2097UL)
#define HIF_CONTROL_WRAW (0xc1a7bc42UL)
#define HIF_PROD_ID_EX (0xc9c9efb2UL)
#define HIF_PROD_ID_EX_LAYOUT (0xc6564c80UL)
#define HIF_PROD_ID_EX_LAYOUT_VERSION (0x9803a0e2UL)
#define HIF_PROD_ID_EX_RESERVED (0x1189af8aUL)
#define HIF_PROD_ID_EXT (0x9ba2612fUL)
#define HIF_PROD_ID_EXT_LAYOUT (0xe315afa1UL)
#define HIF_PROD_ID_EXT_LAYOUT_VERSION (0x1f7aa616UL)
#define HIF_PROD_ID_EXT_RESERVED (0xa4152ce8UL)
#define HIF_PROD_ID_LSB (0x8353363aUL)
#define HIF_PROD_ID_LSB_GROUP_ID (0xbb9614f7UL)
#define HIF_PROD_ID_LSB_REV_ID (0x5458192eUL)
#define HIF_PROD_ID_LSB_VER_ID (0x40abcc6fUL)
#define HIF_PROD_ID_MSB (0x82915c0dUL)
#define HIF_PROD_ID_MSB_BUILD_NO (0x1135f11bUL)
#define HIF_PROD_ID_MSB_PATCH_NO (0xcbf446bcUL)
#define HIF_PROD_ID_MSB_TYPE_ID (0xb49af41cUL)
#define HIF_SAMPLE_TIME (0xad0472aaUL)
#define HIF_SAMPLE_TIME_SAMPLE_TIME (0x56bd0a0bUL)
#define HIF_STATUS (0x19c1133cUL)
#define HIF_STATUS_RD_ERR (0x15e9f376UL)
#define HIF_STATUS_TAGS_IN_USE (0x9789b255UL)
#define HIF_STATUS_WR_ERR (0xaa8400e7UL)
#define HIF_STAT_CTRL (0xd9478d74UL)
#define HIF_STAT_CTRL_STAT_ENA (0xf26c834cUL)
#define HIF_STAT_CTRL_STAT_REQ (0x1546ff16UL)
#define HIF_STAT_REFCLK (0x656cf83fUL)
#define HIF_STAT_REFCLK_REFCLK250 (0xb9dd01fcUL)
#define HIF_STAT_RX (0x8c483f48UL)
#define HIF_STAT_RX_COUNTER (0xd99bc360UL)
#define HIF_STAT_TX (0xda1298ceUL)
#define HIF_STAT_TX_COUNTER (0xd485b327UL)
#define HIF_TEST0 (0xdab033c0UL)
#define HIF_TEST0_DATA (0xb7f3cba2UL)
#define HIF_TEST1 (0xadb70356UL)
#define HIF_TEST1_DATA (0x7caf1807UL)
#define HIF_TEST2 (0x34be52ecUL)
#define HIF_TEST2_DATA (0xfa3b6aa9UL)
#define HIF_TEST3 (0x43b9627aUL)
#define HIF_TEST3_DATA (0x3167b90cUL)
#define HIF_UUID0 (0xecba7918UL)
#define HIF_UUID0_UUID0 (0x84b3f35eUL)
#define HIF_UUID1 (0x9bbd498eUL)
#define HIF_UUID1_UUID1 (0x55c3c87cUL)
#define HIF_UUID2 (0x2b41834UL)
#define HIF_UUID2_UUID2 (0xfd22835bUL)
#define HIF_UUID3 (0x75b328a2UL)
#define HIF_UUID3_UUID3 (0x2c52b879UL)

#endif	/* _NTHW_FPGA_REG_DEFS_HIF_ */
