\hypertarget{struct_i_w_d_g___type_def}{}\section{I\+W\+D\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_i_w_d_g___type_def}\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}


Independent W\+A\+T\+C\+H\+D\+OG.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{R\+LR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Independent W\+A\+T\+C\+H\+D\+OG. 

\subsection{Member Data Documentation}
\index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!KR@{KR}}
\index{KR@{KR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{KR}{KR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+KR}\hypertarget{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{}\label{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}
I\+W\+DG Key register, Address offset\+: 0x00 \index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!PR@{PR}}
\index{PR@{PR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{PR}{PR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+PR}\hypertarget{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{}\label{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}
I\+W\+DG Prescaler register, Address offset\+: 0x04 \index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!R\+LR@{R\+LR}}
\index{R\+LR@{R\+LR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+LR}{RLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+R\+LR}\hypertarget{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{}\label{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}
I\+W\+DG Reload register, Address offset\+: 0x08 \index{I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!I\+W\+D\+G\+\_\+\+Type\+Def@{I\+W\+D\+G\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{SR}{SR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+W\+D\+G\+\_\+\+Type\+Def\+::\+SR}\hypertarget{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{}\label{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}
I\+W\+DG Status register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
