// Seed: 4014118142
`default_nettype id_2 `timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4
    , id_5
);
  genvar id_6;
  assign id_6[1] = id_0 - id_1 - id_6[1];
endmodule
