INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_pair
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-311] analyzing module nor_chain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/vivado_pj/masterDesign/masterDesign.srcs/nor_sim/new/nor_chain_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_chain_tb
