WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 2 min 51 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 51 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 2 min 51 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7017571 heartbeat IPC: 2.21361 cumulative IPC: 2.21361 (Simulation time: 0 hr 7 min 54 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11476427 heartbeat IPC: 2.24273 cumulative IPC: 2.22807 (Simulation time: 0 hr 12 min 22 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 15980532 heartbeat IPC: 2.2202 cumulative IPC: 2.22544 (Simulation time: 0 hr 17 min 19 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 20496879 heartbeat IPC: 2.21418 cumulative IPC: 2.22262 (Simulation time: 0 hr 21 min 0 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25027083 heartbeat IPC: 2.20741 cumulative IPC: 2.21956 (Simulation time: 0 hr 23 min 18 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 22527039 cumulative IPC: 2.21956 (Simulation time: 0 hr 23 min 18 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 22527039 (Simulation time: 0 hr 23 min 18 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.21956 instructions: 50000000 cycles: 22527039
CPU 0 Branch Prediction Accuracy: 99.9889% MPKI: 0.0286001 Average ROB Occupancy at Mispredict: 346.449
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0111401
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0174601
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     892378  HIT:       2206  MISS:     890172
LLC LOAD         ACCESS:     889440  HIT:        963  MISS:     888477
LLC RFO          ACCESS:        160  HIT:          0  MISS:        160
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1014  HIT:       1014  MISS:          0
LLC TRANSLATION  ACCESS:       1764  HIT:        229  MISS:       1535
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 91.8245 cycles
cpu0_DTLB TOTAL       ACCESS:    9865189  HIT:    9378847  MISS:     486342
cpu0_DTLB LOAD         ACCESS:    9865189  HIT:    9378847  MISS:     486342
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 7.66106 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   12932794  HIT:    6799321  MISS:    6133473
cpu0_L1D LOAD         ACCESS:    8235475  HIT:    2118447  MISS:    6117028
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4681868  HIT:    4667810  MISS:      14058
cpu0_L1D TRANSLATION  ACCESS:      15451  HIT:      13064  MISS:       2387
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 18.4978 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1206901  HIT:     315536  MISS:     891365
cpu0_L2C LOAD         ACCESS:    1198272  HIT:     308831  MISS:     889441
cpu0_L2C RFO          ACCESS:       1587  HIT:       1427  MISS:        160
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       4725  HIT:       4725  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       2317  HIT:        553  MISS:       1764
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.701 cycles
cpu0_STLB TOTAL       ACCESS:      16249  HIT:       1025  MISS:      15224
cpu0_STLB LOAD         ACCESS:      16249  HIT:       1025  MISS:      15224
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.2 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     831199
  ROW_BUFFER_MISS:      58972
 AVG DBUS CONGESTED CYCLE:    3.85372
 WQ ROW_BUFFER_HIT:        368
  ROW_BUFFER_MISS:        651  FULL:          0

