
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (17 5)  (185 533)  (185 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 1)  (293 529)  (293 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 9)  (400 537)  (400 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (5 14)  (413 543)  (413 543)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (416 542)  (416 542)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 12)  (579 540)  (579 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15
 (12 12)  (580 540)  (580 540)  routing T_11_33.span4_vert_19 <X> T_11_33.span4_horz_l_15
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (6 0)  (834 528)  (834 528)  routing T_16_33.span12_vert_9 <X> T_16_33.lc_trk_g0_1
 (7 0)  (835 528)  (835 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (13 13)  (909 541)  (909 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3
 (14 13)  (910 541)  (910 541)  routing T_17_33.span4_vert_19 <X> T_17_33.span4_horz_r_3


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 3)  (1053 530)  (1053 530)  routing T_20_33.span4_vert_18 <X> T_20_33.lc_trk_g0_2
 (6 3)  (1054 530)  (1054 530)  routing T_20_33.span4_vert_18 <X> T_20_33.lc_trk_g0_2
 (7 3)  (1055 530)  (1055 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_2 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 6)  (1053 535)  (1053 535)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1056 535)  (1056 535)  routing T_20_33.span4_horz_r_15 <X> T_20_33.lc_trk_g0_7
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (13 1)  (1287 529)  (1287 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0
 (14 1)  (1288 529)  (1288 529)  routing T_24_33.span4_vert_1 <X> T_24_33.span4_horz_r_0
 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (6 0)  (1366 528)  (1366 528)  routing T_26_33.span12_vert_9 <X> T_26_33.lc_trk_g0_1
 (7 0)  (1367 528)  (1367 528)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_1 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 8)  (1419 536)  (1419 536)  routing T_27_33.span12_vert_1 <X> T_27_33.lc_trk_g1_1
 (7 8)  (1421 536)  (1421 536)  Enable bit of Mux _local_links/g1_mux_1 => span12_vert_1 lc_trk_g1_1
 (8 8)  (1422 536)  (1422 536)  routing T_27_33.span12_vert_1 <X> T_27_33.lc_trk_g1_1
 (8 9)  (1422 537)  (1422 537)  routing T_27_33.span12_vert_1 <X> T_27_33.lc_trk_g1_1


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (14 1)  (1492 529)  (1492 529)  routing T_28_33.span4_horz_l_12 <X> T_28_33.span4_horz_r_0
 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_31 <X> T_28_33.span4_horz_r_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (13 7)  (1491 534)  (1491 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (14 7)  (1492 534)  (1492 534)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_r_2
 (5 8)  (1473 536)  (1473 536)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g1_1
 (6 8)  (1474 536)  (1474 536)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g1_1
 (7 8)  (1475 536)  (1475 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_1 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1472 541)  (1472 541)  routing T_28_33.span4_vert_28 <X> T_28_33.lc_trk_g1_4
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_vert_28 <X> T_28_33.lc_trk_g1_4
 (6 13)  (1474 541)  (1474 541)  routing T_28_33.span4_vert_28 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (5 4)  (1527 532)  (1527 532)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (4 5)  (1526 533)  (1526 533)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g0_4
 (5 5)  (1527 533)  (1527 533)  routing T_29_33.span4_horz_r_4 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (8 5)  (1530 533)  (1530 533)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g0_5
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g1_6 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1545 539)  (1545 539)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1527 540)  (1527 540)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (1530 541)  (1530 541)  routing T_29_33.span4_horz_r_5 <X> T_29_33.lc_trk_g1_5
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit
 (4 15)  (1526 542)  (1526 542)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g1_6
 (5 15)  (1527 542)  (1527 542)  routing T_29_33.span4_horz_r_6 <X> T_29_33.lc_trk_g1_6
 (7 15)  (1529 542)  (1529 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_30_33

 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (17 9)  (1569 537)  (1569 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_24_32

 (19 1)  (1271 513)  (1271 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 0)  (129 496)  (129 496)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_v_b_0


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


RAM_Tile_25_31

 (2 12)  (1308 508)  (1308 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0
 (10 7)  (1466 503)  (1466 503)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_t_41
 (9 11)  (1465 507)  (1465 507)  routing T_28_31.sp4_v_b_11 <X> T_28_31.sp4_v_t_42
 (10 11)  (1466 507)  (1466 507)  routing T_28_31.sp4_v_b_11 <X> T_28_31.sp4_v_t_42
 (13 12)  (1469 508)  (1469 508)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_11
 (12 13)  (1468 509)  (1468 509)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_11


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (1 0)  (16 480)  (16 480)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 489)  (1 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 1)  (75 481)  (75 481)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_v_b_0
 (5 4)  (77 484)  (77 484)  routing T_2_30.sp4_h_l_37 <X> T_2_30.sp4_h_r_3
 (4 5)  (76 485)  (76 485)  routing T_2_30.sp4_h_l_37 <X> T_2_30.sp4_h_r_3


LogicTile_6_30

 (4 12)  (292 492)  (292 492)  routing T_6_30.sp4_h_l_38 <X> T_6_30.sp4_v_b_9
 (6 12)  (294 492)  (294 492)  routing T_6_30.sp4_h_l_38 <X> T_6_30.sp4_v_b_9
 (5 13)  (293 493)  (293 493)  routing T_6_30.sp4_h_l_38 <X> T_6_30.sp4_v_b_9


LogicTile_10_30

 (3 1)  (495 481)  (495 481)  routing T_10_30.sp12_h_l_23 <X> T_10_30.sp12_v_b_0


LogicTile_11_30

 (6 10)  (552 490)  (552 490)  routing T_11_30.sp4_v_b_3 <X> T_11_30.sp4_v_t_43
 (5 11)  (551 491)  (551 491)  routing T_11_30.sp4_v_b_3 <X> T_11_30.sp4_v_t_43


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (3 12)  (711 492)  (711 492)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1
 (3 13)  (711 493)  (711 493)  routing T_14_30.sp12_v_b_1 <X> T_14_30.sp12_h_r_1


LogicTile_17_30

 (6 10)  (880 490)  (880 490)  routing T_17_30.sp4_v_b_3 <X> T_17_30.sp4_v_t_43
 (5 11)  (879 491)  (879 491)  routing T_17_30.sp4_v_b_3 <X> T_17_30.sp4_v_t_43
 (19 14)  (893 494)  (893 494)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_20_30

 (10 11)  (1046 491)  (1046 491)  routing T_20_30.sp4_h_l_39 <X> T_20_30.sp4_v_t_42


LogicTile_28_30

 (4 2)  (1460 482)  (1460 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (6 2)  (1462 482)  (1462 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (9 7)  (1465 487)  (1465 487)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_41


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (3 0)  (183 464)  (183 464)  routing T_4_29.sp12_v_t_23 <X> T_4_29.sp12_v_b_0


LogicTile_11_29

 (19 3)  (565 467)  (565 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_v_b_0


LogicTile_31_29

 (3 0)  (1621 464)  (1621 464)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_v_b_0


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (19 15)  (91 463)  (91 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_28

 (4 12)  (238 460)  (238 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (6 12)  (240 460)  (240 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (5 13)  (239 461)  (239 461)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0
 (2 8)  (290 456)  (290 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_28

 (2 12)  (398 460)  (398 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_28

 (4 4)  (442 452)  (442 452)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_3
 (6 4)  (444 452)  (444 452)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_3
 (5 5)  (443 453)  (443 453)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_v_b_3


LogicTile_11_28

 (11 4)  (557 452)  (557 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (13 4)  (559 452)  (559 452)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5
 (12 5)  (558 453)  (558 453)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_5


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 435)  (17 435)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 440)  (1 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_1_27

 (12 8)  (30 440)  (30 440)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_8
 (13 9)  (31 441)  (31 441)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_8


LogicTile_2_27

 (3 1)  (75 433)  (75 433)  routing T_2_27.sp12_h_l_23 <X> T_2_27.sp12_v_b_0


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0


LogicTile_4_27

 (3 0)  (183 432)  (183 432)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_v_b_0


LogicTile_5_27

 (13 8)  (247 440)  (247 440)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_8
 (12 9)  (246 441)  (246 441)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_8


RAM_Tile_8_27

 (2 12)  (398 444)  (398 444)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0
 (11 4)  (557 436)  (557 436)  routing T_11_27.sp4_h_l_46 <X> T_11_27.sp4_v_b_5
 (13 4)  (559 436)  (559 436)  routing T_11_27.sp4_h_l_46 <X> T_11_27.sp4_v_b_5
 (12 5)  (558 437)  (558 437)  routing T_11_27.sp4_h_l_46 <X> T_11_27.sp4_v_b_5


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_v_t_23 <X> T_30_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_6_26

 (6 0)  (294 416)  (294 416)  routing T_6_26.sp4_v_t_44 <X> T_6_26.sp4_v_b_0
 (5 1)  (293 417)  (293 417)  routing T_6_26.sp4_v_t_44 <X> T_6_26.sp4_v_b_0


LogicTile_7_26

 (19 10)  (361 426)  (361 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_26

 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0


LogicTile_16_26

 (31 6)  (847 422)  (847 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 422)  (848 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 422)  (849 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 422)  (850 422)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 422)  (856 422)  LC_3 Logic Functioning bit
 (41 6)  (857 422)  (857 422)  LC_3 Logic Functioning bit
 (42 6)  (858 422)  (858 422)  LC_3 Logic Functioning bit
 (43 6)  (859 422)  (859 422)  LC_3 Logic Functioning bit
 (52 6)  (868 422)  (868 422)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (847 423)  (847 423)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 423)  (856 423)  LC_3 Logic Functioning bit
 (41 7)  (857 423)  (857 423)  LC_3 Logic Functioning bit
 (42 7)  (858 423)  (858 423)  LC_3 Logic Functioning bit
 (43 7)  (859 423)  (859 423)  LC_3 Logic Functioning bit
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 430)  (839 430)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g3_7
 (21 15)  (837 431)  (837 431)  routing T_16_26.sp12_v_b_23 <X> T_16_26.lc_trk_g3_7


LogicTile_17_26

 (4 6)  (878 422)  (878 422)  routing T_17_26.sp4_v_b_3 <X> T_17_26.sp4_v_t_38


RAM_Tile_25_26

 (2 12)  (1308 428)  (1308 428)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_26

 (10 7)  (1466 423)  (1466 423)  routing T_28_26.sp4_h_l_46 <X> T_28_26.sp4_v_t_41


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (1 0)  (16 400)  (16 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 408)  (16 408)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (4 8)  (76 408)  (76 408)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_v_b_6
 (6 8)  (78 408)  (78 408)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_v_b_6
 (5 9)  (77 409)  (77 409)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_v_b_6
 (8 13)  (80 413)  (80 413)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_10
 (9 13)  (81 413)  (81 413)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_10
 (10 13)  (82 413)  (82 413)  routing T_2_25.sp4_h_l_41 <X> T_2_25.sp4_v_b_10


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25

 (3 1)  (495 401)  (495 401)  routing T_10_25.sp12_h_l_23 <X> T_10_25.sp12_v_b_0


LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0


LogicTile_13_25



LogicTile_14_25

 (3 12)  (711 412)  (711 412)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1
 (3 13)  (711 413)  (711 413)  routing T_14_25.sp12_v_b_1 <X> T_14_25.sp12_h_r_1


LogicTile_15_25



LogicTile_16_25

 (3 6)  (819 406)  (819 406)  routing T_16_25.sp12_v_b_0 <X> T_16_25.sp12_v_t_23


LogicTile_17_25

 (19 3)  (893 403)  (893 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (3 15)  (1351 415)  (1351 415)  routing T_26_25.sp12_h_l_22 <X> T_26_25.sp12_v_t_22


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (6 0)  (240 384)  (240 384)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0
 (5 1)  (239 385)  (239 385)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0


LogicTile_6_24

 (19 10)  (307 394)  (307 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_7_24

 (19 10)  (361 394)  (361 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_8_24

 (19 10)  (415 394)  (415 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10


LogicTile_9_24

 (11 12)  (449 396)  (449 396)  routing T_9_24.sp4_v_t_38 <X> T_9_24.sp4_v_b_11
 (13 12)  (451 396)  (451 396)  routing T_9_24.sp4_v_t_38 <X> T_9_24.sp4_v_b_11


LogicTile_10_24



LogicTile_11_24

 (13 4)  (559 388)  (559 388)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_5


LogicTile_12_24

 (7 14)  (607 398)  (607 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 14)  (661 398)  (661 398)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_5_23

 (11 12)  (245 380)  (245 380)  routing T_5_23.sp4_v_t_45 <X> T_5_23.sp4_v_b_11
 (12 13)  (246 381)  (246 381)  routing T_5_23.sp4_v_t_45 <X> T_5_23.sp4_v_b_11


LogicTile_7_23

 (9 12)  (351 380)  (351 380)  routing T_7_23.sp4_v_t_47 <X> T_7_23.sp4_h_r_10


RAM_Tile_8_23

 (3 4)  (399 372)  (399 372)  routing T_8_23.sp12_v_t_23 <X> T_8_23.sp12_h_r_0


LogicTile_10_23

 (19 15)  (511 383)  (511 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_23

 (8 5)  (554 373)  (554 373)  routing T_11_23.sp4_h_l_47 <X> T_11_23.sp4_v_b_4
 (9 5)  (555 373)  (555 373)  routing T_11_23.sp4_h_l_47 <X> T_11_23.sp4_v_b_4
 (10 5)  (556 373)  (556 373)  routing T_11_23.sp4_h_l_47 <X> T_11_23.sp4_v_b_4
 (11 8)  (557 376)  (557 376)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_v_b_8
 (12 9)  (558 377)  (558 377)  routing T_11_23.sp4_v_t_40 <X> T_11_23.sp4_v_b_8


LogicTile_12_23

 (19 6)  (619 374)  (619 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_13_23

 (4 12)  (658 380)  (658 380)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_9
 (6 12)  (660 380)  (660 380)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_9
 (5 13)  (659 381)  (659 381)  routing T_13_23.sp4_h_l_38 <X> T_13_23.sp4_v_b_9


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 361)  (15 361)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (8 0)  (26 352)  (26 352)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_1


LogicTile_2_22

 (2 12)  (74 364)  (74 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_22

 (11 4)  (245 356)  (245 356)  routing T_5_22.sp4_h_l_46 <X> T_5_22.sp4_v_b_5
 (13 4)  (247 356)  (247 356)  routing T_5_22.sp4_h_l_46 <X> T_5_22.sp4_v_b_5
 (12 5)  (246 357)  (246 357)  routing T_5_22.sp4_h_l_46 <X> T_5_22.sp4_v_b_5
 (8 9)  (242 361)  (242 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (9 9)  (243 361)  (243 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (10 9)  (244 361)  (244 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7


LogicTile_6_22

 (11 8)  (299 360)  (299 360)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_v_b_8
 (13 8)  (301 360)  (301 360)  routing T_6_22.sp4_v_t_37 <X> T_6_22.sp4_v_b_8


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_2_21

 (4 5)  (76 341)  (76 341)  routing T_2_21.sp4_v_t_47 <X> T_2_21.sp4_h_r_3
 (13 13)  (85 349)  (85 349)  routing T_2_21.sp4_v_t_43 <X> T_2_21.sp4_h_r_11


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_5_21

 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 337)  (257 337)  routing T_5_21.sp4_v_b_18 <X> T_5_21.lc_trk_g0_2
 (24 1)  (258 337)  (258 337)  routing T_5_21.sp4_v_b_18 <X> T_5_21.lc_trk_g0_2
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 338)  (267 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 338)  (268 338)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 338)  (269 338)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.input_2_1
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (37 2)  (271 338)  (271 338)  LC_1 Logic Functioning bit
 (38 2)  (272 338)  (272 338)  LC_1 Logic Functioning bit
 (39 2)  (273 338)  (273 338)  LC_1 Logic Functioning bit
 (41 2)  (275 338)  (275 338)  LC_1 Logic Functioning bit
 (42 2)  (276 338)  (276 338)  LC_1 Logic Functioning bit
 (43 2)  (277 338)  (277 338)  LC_1 Logic Functioning bit
 (47 2)  (281 338)  (281 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (261 339)  (261 339)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g3_3 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (267 339)  (267 339)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.input_2_1
 (36 3)  (270 339)  (270 339)  LC_1 Logic Functioning bit
 (37 3)  (271 339)  (271 339)  LC_1 Logic Functioning bit
 (38 3)  (272 339)  (272 339)  LC_1 Logic Functioning bit
 (39 3)  (273 339)  (273 339)  LC_1 Logic Functioning bit
 (40 3)  (274 339)  (274 339)  LC_1 Logic Functioning bit
 (41 3)  (275 339)  (275 339)  LC_1 Logic Functioning bit
 (42 3)  (276 339)  (276 339)  LC_1 Logic Functioning bit
 (43 3)  (277 339)  (277 339)  LC_1 Logic Functioning bit
 (15 5)  (249 341)  (249 341)  routing T_5_21.sp4_v_t_5 <X> T_5_21.lc_trk_g1_0
 (16 5)  (250 341)  (250 341)  routing T_5_21.sp4_v_t_5 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 8)  (255 344)  (255 344)  routing T_5_21.sp4_v_t_22 <X> T_5_21.lc_trk_g2_3
 (22 8)  (256 344)  (256 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (257 344)  (257 344)  routing T_5_21.sp4_v_t_22 <X> T_5_21.lc_trk_g2_3
 (21 9)  (255 345)  (255 345)  routing T_5_21.sp4_v_t_22 <X> T_5_21.lc_trk_g2_3
 (16 10)  (250 346)  (250 346)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g2_5
 (17 10)  (251 346)  (251 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 346)  (252 346)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g2_5
 (25 10)  (259 346)  (259 346)  routing T_5_21.sp4_h_r_38 <X> T_5_21.lc_trk_g2_6
 (26 10)  (260 346)  (260 346)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (262 346)  (262 346)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 346)  (264 346)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 346)  (267 346)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 346)  (268 346)  routing T_5_21.lc_trk_g3_5 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (18 11)  (252 347)  (252 347)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g2_5
 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp4_h_r_38 <X> T_5_21.lc_trk_g2_6
 (24 11)  (258 347)  (258 347)  routing T_5_21.sp4_h_r_38 <X> T_5_21.lc_trk_g2_6
 (26 11)  (260 347)  (260 347)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 347)  (262 347)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 347)  (264 347)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 347)  (266 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (268 347)  (268 347)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.input_2_5
 (21 12)  (255 348)  (255 348)  routing T_5_21.sp4_v_t_22 <X> T_5_21.lc_trk_g3_3
 (22 12)  (256 348)  (256 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 348)  (257 348)  routing T_5_21.sp4_v_t_22 <X> T_5_21.lc_trk_g3_3
 (28 12)  (262 348)  (262 348)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 348)  (267 348)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 348)  (270 348)  LC_6 Logic Functioning bit
 (50 12)  (284 348)  (284 348)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (285 348)  (285 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (255 349)  (255 349)  routing T_5_21.sp4_v_t_22 <X> T_5_21.lc_trk_g3_3
 (26 13)  (260 349)  (260 349)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 349)  (265 349)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (17 14)  (251 350)  (251 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (259 350)  (259 350)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (257 351)  (257 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (24 15)  (258 351)  (258 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6
 (25 15)  (259 351)  (259 351)  routing T_5_21.sp4_h_r_46 <X> T_5_21.lc_trk_g3_6


LogicTile_6_21

 (3 4)  (291 340)  (291 340)  routing T_6_21.sp12_v_t_23 <X> T_6_21.sp12_h_r_0
 (6 5)  (294 341)  (294 341)  routing T_6_21.sp4_h_l_38 <X> T_6_21.sp4_h_r_3
 (9 12)  (297 348)  (297 348)  routing T_6_21.sp4_v_t_47 <X> T_6_21.sp4_h_r_10
 (11 13)  (299 349)  (299 349)  routing T_6_21.sp4_h_l_46 <X> T_6_21.sp4_h_r_11
 (19 15)  (307 351)  (307 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0
 (4 5)  (346 341)  (346 341)  routing T_7_21.sp4_v_t_47 <X> T_7_21.sp4_h_r_3


RAM_Tile_8_21

 (4 5)  (400 341)  (400 341)  routing T_8_21.sp4_v_t_47 <X> T_8_21.sp4_h_r_3


LogicTile_9_21

 (26 0)  (464 336)  (464 336)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 336)  (467 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 336)  (468 336)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 336)  (469 336)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 336)  (470 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 336)  (471 336)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 336)  (472 336)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 336)  (474 336)  LC_0 Logic Functioning bit
 (26 1)  (464 337)  (464 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 337)  (465 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 337)  (466 337)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 337)  (467 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 337)  (468 337)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 337)  (470 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (472 337)  (472 337)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.input_2_0
 (21 2)  (459 338)  (459 338)  routing T_9_21.sp12_h_l_4 <X> T_9_21.lc_trk_g0_7
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (462 338)  (462 338)  routing T_9_21.sp12_h_l_4 <X> T_9_21.lc_trk_g0_7
 (21 3)  (459 339)  (459 339)  routing T_9_21.sp12_h_l_4 <X> T_9_21.lc_trk_g0_7
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 339)  (462 339)  routing T_9_21.bot_op_6 <X> T_9_21.lc_trk_g0_6
 (4 4)  (442 340)  (442 340)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_3
 (15 4)  (453 340)  (453 340)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (5 5)  (443 341)  (443 341)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_3
 (18 5)  (456 341)  (456 341)  routing T_9_21.sp4_h_l_4 <X> T_9_21.lc_trk_g1_1
 (22 5)  (460 341)  (460 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 341)  (462 341)  routing T_9_21.bot_op_2 <X> T_9_21.lc_trk_g1_2
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g2_5 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 344)  (473 344)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.input_2_4
 (36 8)  (474 344)  (474 344)  LC_4 Logic Functioning bit
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (41 8)  (479 344)  (479 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (51 8)  (489 344)  (489 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (464 345)  (464 345)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_6 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g1_2 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 345)  (470 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 345)  (473 345)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.input_2_4
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (39 9)  (477 345)  (477 345)  LC_4 Logic Functioning bit
 (42 9)  (480 345)  (480 345)  LC_4 Logic Functioning bit
 (15 10)  (453 346)  (453 346)  routing T_9_21.sp4_v_t_32 <X> T_9_21.lc_trk_g2_5
 (16 10)  (454 346)  (454 346)  routing T_9_21.sp4_v_t_32 <X> T_9_21.lc_trk_g2_5
 (17 10)  (455 346)  (455 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 11)  (460 347)  (460 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (461 347)  (461 347)  routing T_9_21.sp4_v_b_46 <X> T_9_21.lc_trk_g2_6
 (24 11)  (462 347)  (462 347)  routing T_9_21.sp4_v_b_46 <X> T_9_21.lc_trk_g2_6
 (21 14)  (459 350)  (459 350)  routing T_9_21.sp4_h_l_34 <X> T_9_21.lc_trk_g3_7
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (461 350)  (461 350)  routing T_9_21.sp4_h_l_34 <X> T_9_21.lc_trk_g3_7
 (24 14)  (462 350)  (462 350)  routing T_9_21.sp4_h_l_34 <X> T_9_21.lc_trk_g3_7
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (459 351)  (459 351)  routing T_9_21.sp4_h_l_34 <X> T_9_21.lc_trk_g3_7


LogicTile_10_21

 (14 2)  (506 338)  (506 338)  routing T_10_21.lft_op_4 <X> T_10_21.lc_trk_g0_4
 (16 2)  (508 338)  (508 338)  routing T_10_21.sp12_h_l_18 <X> T_10_21.lc_trk_g0_5
 (17 2)  (509 338)  (509 338)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (15 3)  (507 339)  (507 339)  routing T_10_21.lft_op_4 <X> T_10_21.lc_trk_g0_4
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (510 339)  (510 339)  routing T_10_21.sp12_h_l_18 <X> T_10_21.lc_trk_g0_5
 (26 4)  (518 340)  (518 340)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 340)  (519 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 340)  (522 340)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (53 4)  (545 340)  (545 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (6 5)  (498 341)  (498 341)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_h_r_3
 (28 5)  (520 341)  (520 341)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 341)  (521 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 341)  (532 341)  LC_2 Logic Functioning bit
 (42 5)  (534 341)  (534 341)  LC_2 Logic Functioning bit
 (46 5)  (538 341)  (538 341)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (513 342)  (513 342)  routing T_10_21.sp12_h_l_4 <X> T_10_21.lc_trk_g1_7
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 342)  (516 342)  routing T_10_21.sp12_h_l_4 <X> T_10_21.lc_trk_g1_7
 (26 6)  (518 342)  (518 342)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 342)  (522 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 342)  (527 342)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.input_2_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (42 6)  (534 342)  (534 342)  LC_3 Logic Functioning bit
 (43 6)  (535 342)  (535 342)  LC_3 Logic Functioning bit
 (47 6)  (539 342)  (539 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (21 7)  (513 343)  (513 343)  routing T_10_21.sp12_h_l_4 <X> T_10_21.lc_trk_g1_7
 (26 7)  (518 343)  (518 343)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 343)  (520 343)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (524 343)  (524 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (40 7)  (532 343)  (532 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (43 7)  (535 343)  (535 343)  LC_3 Logic Functioning bit
 (8 8)  (500 344)  (500 344)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_7
 (10 8)  (502 344)  (502 344)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_7
 (25 10)  (517 346)  (517 346)  routing T_10_21.sp4_h_r_38 <X> T_10_21.lc_trk_g2_6
 (14 11)  (506 347)  (506 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (15 11)  (507 347)  (507 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (16 11)  (508 347)  (508 347)  routing T_10_21.sp4_h_l_17 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (515 347)  (515 347)  routing T_10_21.sp4_h_r_38 <X> T_10_21.lc_trk_g2_6
 (24 11)  (516 347)  (516 347)  routing T_10_21.sp4_h_r_38 <X> T_10_21.lc_trk_g2_6
 (25 14)  (517 350)  (517 350)  routing T_10_21.rgt_op_6 <X> T_10_21.lc_trk_g3_6
 (26 14)  (518 350)  (518 350)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 350)  (522 350)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 350)  (526 350)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 350)  (527 350)  routing T_10_21.lc_trk_g0_5 <X> T_10_21.input_2_7
 (36 14)  (528 350)  (528 350)  LC_7 Logic Functioning bit
 (37 14)  (529 350)  (529 350)  LC_7 Logic Functioning bit
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (40 14)  (532 350)  (532 350)  LC_7 Logic Functioning bit
 (41 14)  (533 350)  (533 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 351)  (516 351)  routing T_10_21.rgt_op_6 <X> T_10_21.lc_trk_g3_6
 (26 15)  (518 351)  (518 351)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 351)  (519 351)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 351)  (520 351)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 351)  (522 351)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 351)  (523 351)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (37 15)  (529 351)  (529 351)  LC_7 Logic Functioning bit
 (38 15)  (530 351)  (530 351)  LC_7 Logic Functioning bit
 (39 15)  (531 351)  (531 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit
 (42 15)  (534 351)  (534 351)  LC_7 Logic Functioning bit
 (43 15)  (535 351)  (535 351)  LC_7 Logic Functioning bit
 (46 15)  (538 351)  (538 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_21

 (11 0)  (557 336)  (557 336)  routing T_11_21.sp4_h_r_9 <X> T_11_21.sp4_v_b_2
 (25 0)  (571 336)  (571 336)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g0_2
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 337)  (569 337)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g0_2
 (25 1)  (571 337)  (571 337)  routing T_11_21.sp4_h_l_7 <X> T_11_21.lc_trk_g0_2
 (16 4)  (562 340)  (562 340)  routing T_11_21.sp4_v_b_9 <X> T_11_21.lc_trk_g1_1
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (564 340)  (564 340)  routing T_11_21.sp4_v_b_9 <X> T_11_21.lc_trk_g1_1
 (18 5)  (564 341)  (564 341)  routing T_11_21.sp4_v_b_9 <X> T_11_21.lc_trk_g1_1
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_h_r_14 <X> T_11_21.lc_trk_g1_6
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_h_r_14 <X> T_11_21.lc_trk_g1_6
 (24 7)  (570 343)  (570 343)  routing T_11_21.sp4_h_r_14 <X> T_11_21.lc_trk_g1_6
 (26 10)  (572 346)  (572 346)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (41 10)  (587 346)  (587 346)  LC_5 Logic Functioning bit
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (46 10)  (592 346)  (592 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (48 10)  (594 346)  (594 346)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (598 346)  (598 346)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (573 347)  (573 347)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (40 11)  (586 347)  (586 347)  LC_5 Logic Functioning bit
 (42 11)  (588 347)  (588 347)  LC_5 Logic Functioning bit
 (4 12)  (550 348)  (550 348)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (6 12)  (552 348)  (552 348)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (14 12)  (560 348)  (560 348)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g3_0
 (22 12)  (568 348)  (568 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 348)  (576 348)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 348)  (579 348)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (37 12)  (583 348)  (583 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (41 12)  (587 348)  (587 348)  LC_6 Logic Functioning bit
 (42 12)  (588 348)  (588 348)  LC_6 Logic Functioning bit
 (43 12)  (589 348)  (589 348)  LC_6 Logic Functioning bit
 (5 13)  (551 349)  (551 349)  routing T_11_21.sp4_h_l_38 <X> T_11_21.sp4_v_b_9
 (14 13)  (560 349)  (560 349)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g3_0
 (16 13)  (562 349)  (562 349)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (21 13)  (567 349)  (567 349)  routing T_11_21.sp4_r_v_b_43 <X> T_11_21.lc_trk_g3_3
 (26 13)  (572 349)  (572 349)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 349)  (576 349)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (579 349)  (579 349)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_6
 (34 13)  (580 349)  (580 349)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_6
 (35 13)  (581 349)  (581 349)  routing T_11_21.lc_trk_g3_3 <X> T_11_21.input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (38 13)  (584 349)  (584 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (40 13)  (586 349)  (586 349)  LC_6 Logic Functioning bit
 (41 13)  (587 349)  (587 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (43 13)  (589 349)  (589 349)  LC_6 Logic Functioning bit
 (14 14)  (560 350)  (560 350)  routing T_11_21.sp4_v_t_17 <X> T_11_21.lc_trk_g3_4
 (16 15)  (562 351)  (562 351)  routing T_11_21.sp4_v_t_17 <X> T_11_21.lc_trk_g3_4
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_12_21

 (4 4)  (604 340)  (604 340)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_v_b_3
 (5 5)  (605 341)  (605 341)  routing T_12_21.sp4_h_l_38 <X> T_12_21.sp4_v_b_3
 (8 6)  (608 342)  (608 342)  routing T_12_21.sp4_h_r_4 <X> T_12_21.sp4_h_l_41
 (2 8)  (602 344)  (602 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_21

 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_2
 (12 1)  (666 337)  (666 337)  routing T_13_21.sp4_h_l_39 <X> T_13_21.sp4_v_b_2
 (4 4)  (658 340)  (658 340)  routing T_13_21.sp4_h_l_38 <X> T_13_21.sp4_v_b_3
 (5 5)  (659 341)  (659 341)  routing T_13_21.sp4_h_l_38 <X> T_13_21.sp4_v_b_3


LogicTile_14_21

 (3 9)  (711 345)  (711 345)  routing T_14_21.sp12_h_l_22 <X> T_14_21.sp12_v_b_1
 (8 13)  (716 349)  (716 349)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_10
 (9 13)  (717 349)  (717 349)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_10
 (10 13)  (718 349)  (718 349)  routing T_14_21.sp4_h_l_41 <X> T_14_21.sp4_v_b_10


LogicTile_15_21

 (3 13)  (765 349)  (765 349)  routing T_15_21.sp12_h_l_22 <X> T_15_21.sp12_h_r_1


LogicTile_16_21

 (9 6)  (825 342)  (825 342)  routing T_16_21.sp4_v_b_4 <X> T_16_21.sp4_h_l_41


LogicTile_27_21

 (3 15)  (1405 351)  (1405 351)  routing T_27_21.sp12_h_l_22 <X> T_27_21.sp12_v_t_22


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_5_20

 (13 1)  (247 321)  (247 321)  routing T_5_20.sp4_v_t_44 <X> T_5_20.sp4_h_r_2


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (15 2)  (453 322)  (453 322)  routing T_9_20.sp4_v_b_21 <X> T_9_20.lc_trk_g0_5
 (16 2)  (454 322)  (454 322)  routing T_9_20.sp4_v_b_21 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (10 4)  (448 324)  (448 324)  routing T_9_20.sp4_v_t_46 <X> T_9_20.sp4_h_r_4
 (12 4)  (450 324)  (450 324)  routing T_9_20.sp4_v_t_40 <X> T_9_20.sp4_h_r_5
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp12_h_l_16 <X> T_9_20.lc_trk_g1_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (21 5)  (459 325)  (459 325)  routing T_9_20.sp12_h_l_16 <X> T_9_20.lc_trk_g1_3
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 325)  (470 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 325)  (472 325)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.input_2_2
 (35 5)  (473 325)  (473 325)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.input_2_2
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 326)  (461 326)  routing T_9_20.sp12_h_r_23 <X> T_9_20.lc_trk_g1_7
 (21 7)  (459 327)  (459 327)  routing T_9_20.sp12_h_r_23 <X> T_9_20.lc_trk_g1_7
 (16 8)  (454 328)  (454 328)  routing T_9_20.sp4_v_t_12 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (456 328)  (456 328)  routing T_9_20.sp4_v_t_12 <X> T_9_20.lc_trk_g2_1
 (11 10)  (449 330)  (449 330)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_45
 (13 10)  (451 330)  (451 330)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_45
 (12 11)  (450 331)  (450 331)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_45
 (8 12)  (446 332)  (446 332)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_h_r_10
 (10 12)  (448 332)  (448 332)  routing T_9_20.sp4_h_l_39 <X> T_9_20.sp4_h_r_10
 (25 12)  (463 332)  (463 332)  routing T_9_20.sp4_h_r_34 <X> T_9_20.lc_trk_g3_2
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 333)  (461 333)  routing T_9_20.sp4_h_r_34 <X> T_9_20.lc_trk_g3_2
 (24 13)  (462 333)  (462 333)  routing T_9_20.sp4_h_r_34 <X> T_9_20.lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (472 333)  (472 333)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.input_2_6
 (35 13)  (473 333)  (473 333)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.input_2_6
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit


LogicTile_10_20

 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 320)  (527 320)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_0
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g0_2
 (25 1)  (517 321)  (517 321)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g0_2
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (525 321)  (525 321)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_0
 (34 1)  (526 321)  (526 321)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.input_2_0
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 322)  (525 322)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 322)  (528 322)  LC_1 Logic Functioning bit
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (48 2)  (540 322)  (540 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (542 322)  (542 322)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (16 4)  (508 324)  (508 324)  routing T_10_20.sp4_v_b_9 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (510 324)  (510 324)  routing T_10_20.sp4_v_b_9 <X> T_10_20.lc_trk_g1_1
 (3 5)  (495 325)  (495 325)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_h_r_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (18 5)  (510 325)  (510 325)  routing T_10_20.sp4_v_b_9 <X> T_10_20.lc_trk_g1_1
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 325)  (515 325)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g1_2
 (14 6)  (506 326)  (506 326)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g1_4
 (21 6)  (513 326)  (513 326)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 326)  (515 326)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (24 6)  (516 326)  (516 326)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (14 7)  (506 327)  (506 327)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g1_4
 (15 7)  (507 327)  (507 327)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g1_4
 (16 7)  (508 327)  (508 327)  routing T_10_20.sp4_h_l_9 <X> T_10_20.lc_trk_g1_4
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (21 7)  (513 327)  (513 327)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (25 10)  (517 330)  (517 330)  routing T_10_20.wire_logic_cluster/lc_6/out <X> T_10_20.lc_trk_g2_6
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 330)  (520 330)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (47 10)  (539 330)  (539 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 331)  (520 331)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 331)  (524 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (526 331)  (526 331)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.input_2_5
 (35 11)  (527 331)  (527 331)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.input_2_5
 (37 11)  (529 331)  (529 331)  LC_5 Logic Functioning bit
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (19 12)  (511 332)  (511 332)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (50 12)  (542 332)  (542 332)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 333)  (506 333)  routing T_10_20.tnl_op_0 <X> T_10_20.lc_trk_g3_0
 (15 13)  (507 333)  (507 333)  routing T_10_20.tnl_op_0 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_r_v_b_41 <X> T_10_20.lc_trk_g3_1
 (19 13)  (511 333)  (511 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (517 334)  (517 334)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g3_6
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (510 335)  (510 335)  routing T_10_20.sp4_r_v_b_45 <X> T_10_20.lc_trk_g3_5
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g3_6
 (24 15)  (516 335)  (516 335)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g3_6
 (25 15)  (517 335)  (517 335)  routing T_10_20.sp4_h_r_46 <X> T_10_20.lc_trk_g3_6


LogicTile_11_20

 (5 0)  (551 320)  (551 320)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_h_r_0
 (25 0)  (571 320)  (571 320)  routing T_11_20.sp4_h_r_10 <X> T_11_20.lc_trk_g0_2
 (4 1)  (550 321)  (550 321)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_h_r_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (569 321)  (569 321)  routing T_11_20.sp4_h_r_10 <X> T_11_20.lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.sp4_h_r_10 <X> T_11_20.lc_trk_g0_2
 (14 2)  (560 322)  (560 322)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (15 2)  (561 322)  (561 322)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g0_5
 (14 3)  (560 323)  (560 323)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (16 3)  (562 323)  (562 323)  routing T_11_20.sp4_v_t_1 <X> T_11_20.lc_trk_g0_4
 (17 3)  (563 323)  (563 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (13 4)  (559 324)  (559 324)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_v_b_5
 (21 4)  (567 324)  (567 324)  routing T_11_20.sp12_h_r_3 <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp12_h_r_3 <X> T_11_20.lc_trk_g1_3
 (25 4)  (571 324)  (571 324)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 324)  (579 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 324)  (580 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 324)  (581 324)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_2
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (37 4)  (583 324)  (583 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (39 4)  (585 324)  (585 324)  LC_2 Logic Functioning bit
 (21 5)  (567 325)  (567 325)  routing T_11_20.sp12_h_r_3 <X> T_11_20.lc_trk_g1_3
 (22 5)  (568 325)  (568 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 325)  (569 325)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (25 5)  (571 325)  (571 325)  routing T_11_20.sp4_v_b_10 <X> T_11_20.lc_trk_g1_2
 (26 5)  (572 325)  (572 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 325)  (573 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 325)  (578 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (579 325)  (579 325)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_2
 (35 5)  (581 325)  (581 325)  routing T_11_20.lc_trk_g2_6 <X> T_11_20.input_2_2
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (39 5)  (585 325)  (585 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (26 6)  (572 326)  (572 326)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g0_4 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 326)  (598 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 327)  (576 327)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (21 8)  (567 328)  (567 328)  routing T_11_20.sp4_v_t_14 <X> T_11_20.lc_trk_g2_3
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (569 328)  (569 328)  routing T_11_20.sp4_v_t_14 <X> T_11_20.lc_trk_g2_3
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.tnl_op_2 <X> T_11_20.lc_trk_g2_2
 (25 9)  (571 329)  (571 329)  routing T_11_20.tnl_op_2 <X> T_11_20.lc_trk_g2_2
 (15 10)  (561 330)  (561 330)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (571 330)  (571 330)  routing T_11_20.sp12_v_b_6 <X> T_11_20.lc_trk_g2_6
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (46 10)  (592 330)  (592 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_h_l_16 <X> T_11_20.lc_trk_g2_5
 (22 11)  (568 331)  (568 331)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (570 331)  (570 331)  routing T_11_20.sp12_v_b_6 <X> T_11_20.lc_trk_g2_6
 (25 11)  (571 331)  (571 331)  routing T_11_20.sp12_v_b_6 <X> T_11_20.lc_trk_g2_6
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 331)  (573 331)  routing T_11_20.lc_trk_g1_2 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 331)  (576 331)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 331)  (577 331)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (579 331)  (579 331)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.input_2_5
 (35 11)  (581 331)  (581 331)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.input_2_5
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (25 12)  (571 332)  (571 332)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.rgt_op_2 <X> T_11_20.lc_trk_g3_2
 (9 14)  (555 334)  (555 334)  routing T_11_20.sp4_v_b_10 <X> T_11_20.sp4_h_l_47


LogicTile_12_20

 (25 2)  (625 322)  (625 322)  routing T_12_20.sp12_h_l_5 <X> T_12_20.lc_trk_g0_6
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.sp12_h_l_5 <X> T_12_20.lc_trk_g0_6
 (25 3)  (625 323)  (625 323)  routing T_12_20.sp12_h_l_5 <X> T_12_20.lc_trk_g0_6
 (28 4)  (628 324)  (628 324)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 324)  (635 324)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.input_2_2
 (3 5)  (603 325)  (603 325)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_h_r_0
 (27 5)  (627 325)  (627 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (635 325)  (635 325)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (46 5)  (646 325)  (646 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (15 8)  (615 328)  (615 328)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 328)  (618 328)  routing T_12_20.rgt_op_1 <X> T_12_20.lc_trk_g2_1
 (15 12)  (615 332)  (615 332)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1
 (18 13)  (618 333)  (618 333)  routing T_12_20.sp4_h_r_41 <X> T_12_20.lc_trk_g3_1


LogicTile_13_20

 (4 0)  (658 320)  (658 320)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (16 0)  (670 320)  (670 320)  routing T_13_20.sp12_h_r_9 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (5 1)  (659 321)  (659 321)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (8 1)  (662 321)  (662 321)  routing T_13_20.sp4_h_l_36 <X> T_13_20.sp4_v_b_1
 (9 1)  (663 321)  (663 321)  routing T_13_20.sp4_h_l_36 <X> T_13_20.sp4_v_b_1
 (15 2)  (669 322)  (669 322)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g0_5
 (16 2)  (670 322)  (670 322)  routing T_13_20.sp4_v_b_21 <X> T_13_20.lc_trk_g0_5
 (17 2)  (671 322)  (671 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (680 322)  (680 322)  routing T_13_20.lc_trk_g0_5 <X> T_13_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_1 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (14 3)  (668 323)  (668 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g0_4
 (15 3)  (669 323)  (669 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_h_r_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 323)  (685 323)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (47 3)  (701 323)  (701 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (8 4)  (662 324)  (662 324)  routing T_13_20.sp4_h_l_41 <X> T_13_20.sp4_h_r_4
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (17 4)  (671 324)  (671 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (675 324)  (675 324)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (26 4)  (680 324)  (680 324)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 324)  (688 324)  routing T_13_20.lc_trk_g3_0 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (50 4)  (704 324)  (704 324)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (18 5)  (672 325)  (672 325)  routing T_13_20.sp4_r_v_b_25 <X> T_13_20.lc_trk_g1_1
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp12_h_r_3 <X> T_13_20.lc_trk_g1_3
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 325)  (690 325)  LC_2 Logic Functioning bit
 (52 5)  (706 325)  (706 325)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (11 12)  (665 332)  (665 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (13 12)  (667 332)  (667 332)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (8 13)  (662 333)  (662 333)  routing T_13_20.sp4_h_l_41 <X> T_13_20.sp4_v_b_10
 (9 13)  (663 333)  (663 333)  routing T_13_20.sp4_h_l_41 <X> T_13_20.sp4_v_b_10
 (10 13)  (664 333)  (664 333)  routing T_13_20.sp4_h_l_41 <X> T_13_20.sp4_v_b_10
 (12 13)  (666 333)  (666 333)  routing T_13_20.sp4_h_l_40 <X> T_13_20.sp4_v_b_11
 (16 13)  (670 333)  (670 333)  routing T_13_20.sp12_v_b_8 <X> T_13_20.lc_trk_g3_0
 (17 13)  (671 333)  (671 333)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (4 15)  (658 335)  (658 335)  routing T_13_20.sp4_v_b_4 <X> T_13_20.sp4_h_l_44


LogicTile_14_20

 (22 6)  (730 326)  (730 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 326)  (731 326)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g1_7
 (24 6)  (732 326)  (732 326)  routing T_14_20.sp4_v_b_23 <X> T_14_20.lc_trk_g1_7
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 330)  (741 330)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (52 10)  (760 330)  (760 330)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (735 331)  (735 331)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 331)  (736 331)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 331)  (738 331)  routing T_14_20.lc_trk_g1_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 331)  (748 331)  LC_5 Logic Functioning bit
 (41 11)  (749 331)  (749 331)  LC_5 Logic Functioning bit
 (42 11)  (750 331)  (750 331)  LC_5 Logic Functioning bit
 (43 11)  (751 331)  (751 331)  LC_5 Logic Functioning bit
 (14 12)  (722 332)  (722 332)  routing T_14_20.bnl_op_0 <X> T_14_20.lc_trk_g3_0
 (16 12)  (724 332)  (724 332)  routing T_14_20.sp4_v_b_33 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 332)  (726 332)  routing T_14_20.sp4_v_b_33 <X> T_14_20.lc_trk_g3_1
 (14 13)  (722 333)  (722 333)  routing T_14_20.bnl_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (726 333)  (726 333)  routing T_14_20.sp4_v_b_33 <X> T_14_20.lc_trk_g3_1


LogicTile_15_20

 (4 0)  (766 320)  (766 320)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_0
 (5 1)  (767 321)  (767 321)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_0
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_v_t_9 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_t_9 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (15 12)  (777 332)  (777 332)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (16 12)  (778 332)  (778 332)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (18 13)  (780 333)  (780 333)  routing T_15_20.sp4_h_r_41 <X> T_15_20.lc_trk_g3_1
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (47 14)  (809 334)  (809 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (16 15)  (778 335)  (778 335)  routing T_15_20.sp12_v_b_12 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (19 4)  (835 324)  (835 324)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_20

 (3 15)  (1255 335)  (1255 335)  routing T_24_20.sp12_h_l_22 <X> T_24_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_3_19

 (3 4)  (129 308)  (129 308)  routing T_3_19.sp12_v_t_23 <X> T_3_19.sp12_h_r_0


LogicTile_7_19

 (2 0)  (344 304)  (344 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_19

 (2 4)  (440 308)  (440 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_19

 (13 4)  (505 308)  (505 308)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (12 5)  (504 309)  (504 309)  routing T_10_19.sp4_h_l_40 <X> T_10_19.sp4_v_b_5
 (19 10)  (511 314)  (511 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_19

 (2 8)  (548 312)  (548 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (15 10)  (561 314)  (561 314)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g2_5
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.rgt_op_5 <X> T_11_19.lc_trk_g2_5
 (21 10)  (567 314)  (567 314)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.rgt_op_7 <X> T_11_19.lc_trk_g2_7
 (28 12)  (574 316)  (574 316)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 316)  (577 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (38 12)  (584 316)  (584 316)  LC_6 Logic Functioning bit
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit


LogicTile_12_19

 (0 0)  (600 304)  (600 304)  Negative Clock bit

 (21 0)  (621 304)  (621 304)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g0_3
 (22 0)  (622 304)  (622 304)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (621 305)  (621 305)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g0_3
 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (615 307)  (615 307)  routing T_12_19.bot_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_5
 (21 4)  (621 308)  (621 308)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g1_3
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_5
 (13 5)  (613 309)  (613 309)  routing T_12_19.sp4_v_b_11 <X> T_12_19.sp4_h_r_5
 (21 5)  (621 309)  (621 309)  routing T_12_19.bnr_op_3 <X> T_12_19.lc_trk_g1_3
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (625 310)  (625 310)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g1_6
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 314)  (618 314)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g2_5
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 314)  (635 314)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_5
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (45 10)  (645 314)  (645 314)  LC_5 Logic Functioning bit
 (52 10)  (652 314)  (652 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (626 315)  (626 315)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (633 315)  (633 315)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.input_2_5
 (40 11)  (640 315)  (640 315)  LC_5 Logic Functioning bit
 (43 11)  (643 315)  (643 315)  LC_5 Logic Functioning bit
 (45 11)  (645 315)  (645 315)  LC_5 Logic Functioning bit
 (27 12)  (627 316)  (627 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 316)  (635 316)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.input_2_6
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (45 12)  (645 316)  (645 316)  LC_6 Logic Functioning bit
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 317)  (631 317)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (39 13)  (639 317)  (639 317)  LC_6 Logic Functioning bit
 (45 13)  (645 317)  (645 317)  LC_6 Logic Functioning bit
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 318)  (621 318)  routing T_12_19.wire_logic_cluster/lc_7/out <X> T_12_19.lc_trk_g3_7
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 318)  (625 318)  routing T_12_19.wire_logic_cluster/lc_6/out <X> T_12_19.lc_trk_g3_6
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (45 14)  (645 318)  (645 318)  LC_7 Logic Functioning bit
 (0 15)  (600 319)  (600 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 319)  (601 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 319)  (630 319)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (632 319)  (632 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 319)  (635 319)  routing T_12_19.lc_trk_g0_3 <X> T_12_19.input_2_7
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (45 15)  (645 319)  (645 319)  LC_7 Logic Functioning bit
 (51 15)  (651 319)  (651 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_19

 (6 0)  (660 304)  (660 304)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_0
 (14 0)  (668 304)  (668 304)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 304)  (688 304)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (5 1)  (659 305)  (659 305)  routing T_13_19.sp4_v_t_44 <X> T_13_19.sp4_v_b_0
 (14 1)  (668 305)  (668 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (15 1)  (669 305)  (669 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (16 1)  (670 305)  (670 305)  routing T_13_19.sp4_h_l_5 <X> T_13_19.lc_trk_g0_0
 (17 1)  (671 305)  (671 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (672 305)  (672 305)  routing T_13_19.sp4_r_v_b_34 <X> T_13_19.lc_trk_g0_1
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g3_6 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.input_2_0
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (13 2)  (667 306)  (667 306)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_39
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g0_5
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (37 2)  (691 306)  (691 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (666 307)  (666 307)  routing T_13_19.sp4_h_r_2 <X> T_13_19.sp4_v_t_39
 (18 3)  (672 307)  (672 307)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g0_5
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.sp4_v_b_22 <X> T_13_19.lc_trk_g0_6
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (46 3)  (700 307)  (700 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (11 4)  (665 308)  (665 308)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_v_b_5
 (19 4)  (673 308)  (673 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (12 5)  (666 309)  (666 309)  routing T_13_19.sp4_v_t_39 <X> T_13_19.sp4_v_b_5
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (14 6)  (668 310)  (668 310)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.bot_op_7 <X> T_13_19.lc_trk_g1_7
 (26 6)  (680 310)  (680 310)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 310)  (682 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.input_2_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (40 6)  (694 310)  (694 310)  LC_3 Logic Functioning bit
 (41 6)  (695 310)  (695 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (52 6)  (706 310)  (706 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp4_v_t_1 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (38 7)  (692 311)  (692 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (42 7)  (696 311)  (696 311)  LC_3 Logic Functioning bit
 (14 11)  (668 315)  (668 315)  routing T_13_19.sp4_r_v_b_36 <X> T_13_19.lc_trk_g2_4
 (17 11)  (671 315)  (671 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (25 12)  (679 316)  (679 316)  routing T_13_19.sp4_v_b_26 <X> T_13_19.lc_trk_g3_2
 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (677 317)  (677 317)  routing T_13_19.sp4_v_b_26 <X> T_13_19.lc_trk_g3_2
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (679 318)  (679 318)  routing T_13_19.sp4_v_b_30 <X> T_13_19.lc_trk_g3_6
 (22 15)  (676 319)  (676 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 319)  (677 319)  routing T_13_19.sp4_v_b_30 <X> T_13_19.lc_trk_g3_6


LogicTile_14_19

 (4 12)  (712 316)  (712 316)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9
 (5 13)  (713 317)  (713 317)  routing T_14_19.sp4_h_l_44 <X> T_14_19.sp4_v_b_9


LogicTile_15_19

 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_h_l_23
 (3 3)  (819 307)  (819 307)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_h_l_23


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 4)  (75 292)  (75 292)  routing T_2_18.sp12_v_t_23 <X> T_2_18.sp12_h_r_0


LogicTile_6_18

 (2 4)  (290 292)  (290 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (19 13)  (307 301)  (307 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (19 15)  (415 303)  (415 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_9_18

 (22 0)  (460 288)  (460 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 288)  (461 288)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g0_3
 (8 1)  (446 289)  (446 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (9 1)  (447 289)  (447 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (10 1)  (448 289)  (448 289)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_1
 (21 1)  (459 289)  (459 289)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g0_3
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 290)  (468 290)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (8 3)  (446 291)  (446 291)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_t_36
 (27 3)  (465 291)  (465 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 291)  (468 291)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 291)  (470 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 291)  (473 291)  routing T_9_18.lc_trk_g0_3 <X> T_9_18.input_2_1
 (42 3)  (480 291)  (480 291)  LC_1 Logic Functioning bit
 (22 4)  (460 292)  (460 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 292)  (461 292)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (21 5)  (459 293)  (459 293)  routing T_9_18.sp12_h_l_16 <X> T_9_18.lc_trk_g1_3
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp12_h_l_12 <X> T_9_18.lc_trk_g1_7
 (17 8)  (455 296)  (455 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (456 296)  (456 296)  routing T_9_18.wire_logic_cluster/lc_1/out <X> T_9_18.lc_trk_g2_1
 (8 9)  (446 297)  (446 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (9 9)  (447 297)  (447 297)  routing T_9_18.sp4_h_l_42 <X> T_9_18.sp4_v_b_7
 (25 10)  (463 298)  (463 298)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 298)  (472 298)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 298)  (478 298)  LC_5 Logic Functioning bit
 (42 10)  (480 298)  (480 298)  LC_5 Logic Functioning bit
 (22 11)  (460 299)  (460 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (461 299)  (461 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (25 11)  (463 299)  (463 299)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g2_6
 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g2_6 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g1_3 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (48 11)  (486 299)  (486 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (464 300)  (464 300)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 300)  (466 300)  routing T_9_18.lc_trk_g2_1 <X> T_9_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 300)  (467 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 300)  (469 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 300)  (470 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 300)  (471 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 300)  (472 300)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 300)  (474 300)  LC_6 Logic Functioning bit
 (38 12)  (476 300)  (476 300)  LC_6 Logic Functioning bit
 (41 12)  (479 300)  (479 300)  LC_6 Logic Functioning bit
 (42 12)  (480 300)  (480 300)  LC_6 Logic Functioning bit
 (43 12)  (481 300)  (481 300)  LC_6 Logic Functioning bit
 (50 12)  (488 300)  (488 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (464 301)  (464 301)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 301)  (465 301)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 301)  (467 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 301)  (474 301)  LC_6 Logic Functioning bit
 (38 13)  (476 301)  (476 301)  LC_6 Logic Functioning bit
 (41 13)  (479 301)  (479 301)  LC_6 Logic Functioning bit
 (43 13)  (481 301)  (481 301)  LC_6 Logic Functioning bit
 (52 13)  (490 301)  (490 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 15)  (453 303)  (453 303)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g3_4
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp4_v_t_33 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_10_18

 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (16 1)  (508 289)  (508 289)  routing T_10_18.sp12_h_r_8 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (18 1)  (510 289)  (510 289)  routing T_10_18.sp4_r_v_b_34 <X> T_10_18.lc_trk_g0_1
 (19 6)  (511 294)  (511 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 7)  (506 295)  (506 295)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g1_4
 (16 7)  (508 295)  (508 295)  routing T_10_18.sp12_h_r_20 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (41 10)  (533 298)  (533 298)  LC_5 Logic Functioning bit
 (43 10)  (535 298)  (535 298)  LC_5 Logic Functioning bit
 (51 10)  (543 298)  (543 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_r_v_b_39 <X> T_10_18.lc_trk_g2_7
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (28 12)  (520 300)  (520 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 300)  (532 300)  LC_6 Logic Functioning bit
 (42 12)  (534 300)  (534 300)  LC_6 Logic Functioning bit
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (4 14)  (496 302)  (496 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (6 14)  (498 302)  (498 302)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44
 (5 15)  (497 303)  (497 303)  routing T_10_18.sp4_h_r_3 <X> T_10_18.sp4_v_t_44


LogicTile_11_18

 (25 2)  (571 290)  (571 290)  routing T_11_18.lft_op_6 <X> T_11_18.lc_trk_g0_6
 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 291)  (570 291)  routing T_11_18.lft_op_6 <X> T_11_18.lc_trk_g0_6
 (4 4)  (550 292)  (550 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (6 4)  (552 292)  (552 292)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (569 292)  (569 292)  routing T_11_18.sp12_h_l_16 <X> T_11_18.lc_trk_g1_3
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 292)  (574 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 292)  (581 292)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (46 4)  (592 292)  (592 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (5 5)  (551 293)  (551 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_3
 (21 5)  (567 293)  (567 293)  routing T_11_18.sp12_h_l_16 <X> T_11_18.lc_trk_g1_3
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 293)  (578 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (579 293)  (579 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (34 5)  (580 293)  (580 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (35 5)  (581 293)  (581 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_2
 (51 5)  (597 293)  (597 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 6)  (571 294)  (571 294)  routing T_11_18.sp4_v_t_3 <X> T_11_18.lc_trk_g1_6
 (5 7)  (551 295)  (551 295)  routing T_11_18.sp4_h_l_38 <X> T_11_18.sp4_v_t_38
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 295)  (569 295)  routing T_11_18.sp4_v_t_3 <X> T_11_18.lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.sp4_v_t_3 <X> T_11_18.lc_trk_g1_6
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_v_b_6
 (13 8)  (559 296)  (559 296)  routing T_11_18.sp4_v_t_45 <X> T_11_18.sp4_v_b_8
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (5 9)  (551 297)  (551 297)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_v_b_6
 (15 13)  (561 301)  (561 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (16 13)  (562 301)  (562 301)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g3_0
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp4_r_v_b_42 <X> T_11_18.lc_trk_g3_2
 (16 14)  (562 302)  (562 302)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g3_5
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.sp4_v_t_16 <X> T_11_18.lc_trk_g3_5
 (21 14)  (567 302)  (567 302)  routing T_11_18.sp4_v_t_18 <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp4_v_t_18 <X> T_11_18.lc_trk_g3_7
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 302)  (576 302)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 302)  (580 302)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (51 14)  (597 302)  (597 302)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (572 303)  (572 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (573 303)  (573 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 303)  (574 303)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 303)  (575 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 303)  (576 303)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 303)  (577 303)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 303)  (578 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 303)  (579 303)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.input_2_7
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (3 0)  (603 288)  (603 288)  routing T_12_18.sp12_v_t_23 <X> T_12_18.sp12_v_b_0
 (14 0)  (614 288)  (614 288)  routing T_12_18.bnr_op_0 <X> T_12_18.lc_trk_g0_0
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g0_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (14 1)  (614 289)  (614 289)  routing T_12_18.bnr_op_0 <X> T_12_18.lc_trk_g0_0
 (17 1)  (617 289)  (617 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (618 289)  (618 289)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g0_1
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 289)  (633 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.input_2_0
 (36 1)  (636 289)  (636 289)  LC_0 Logic Functioning bit
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (15 2)  (615 290)  (615 290)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (17 2)  (617 290)  (617 290)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (622 290)  (622 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 290)  (624 290)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g0_7
 (26 2)  (626 290)  (626 290)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 290)  (634 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 290)  (635 290)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_1
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (40 2)  (640 290)  (640 290)  LC_1 Logic Functioning bit
 (41 2)  (641 290)  (641 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (18 3)  (618 291)  (618 291)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g0_5
 (21 3)  (621 291)  (621 291)  routing T_12_18.top_op_7 <X> T_12_18.lc_trk_g0_7
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (626 291)  (626 291)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 291)  (629 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 291)  (630 291)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (634 291)  (634 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_1
 (35 3)  (635 291)  (635 291)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_1
 (36 3)  (636 291)  (636 291)  LC_1 Logic Functioning bit
 (37 3)  (637 291)  (637 291)  LC_1 Logic Functioning bit
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 292)  (618 292)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g1_1
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 292)  (634 292)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 292)  (635 292)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_2
 (40 4)  (640 292)  (640 292)  LC_2 Logic Functioning bit
 (15 5)  (615 293)  (615 293)  routing T_12_18.bot_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (618 293)  (618 293)  routing T_12_18.bnr_op_1 <X> T_12_18.lc_trk_g1_1
 (26 5)  (626 293)  (626 293)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 293)  (627 293)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g0_7 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 293)  (632 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 293)  (634 293)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.input_2_2
 (15 6)  (615 294)  (615 294)  routing T_12_18.bot_op_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 294)  (624 294)  routing T_12_18.bot_op_7 <X> T_12_18.lc_trk_g1_7
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g0_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 294)  (634 294)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (50 6)  (650 294)  (650 294)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 295)  (624 295)  routing T_12_18.top_op_6 <X> T_12_18.lc_trk_g1_6
 (25 7)  (625 295)  (625 295)  routing T_12_18.top_op_6 <X> T_12_18.lc_trk_g1_6
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g2_1
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 296)  (630 296)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (40 9)  (640 297)  (640 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (0 10)  (600 298)  (600 298)  routing T_12_18.glb_netwk_7 <X> T_12_18.glb2local_2
 (1 10)  (601 298)  (601 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_7 glb2local_2
 (27 10)  (627 298)  (627 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 298)  (630 298)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 298)  (635 298)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_5
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (0 11)  (600 299)  (600 299)  routing T_12_18.glb_netwk_7 <X> T_12_18.glb2local_2
 (1 11)  (601 299)  (601 299)  routing T_12_18.glb_netwk_7 <X> T_12_18.glb2local_2
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g3_3 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 299)  (634 299)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.input_2_5
 (14 12)  (614 300)  (614 300)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g3_0
 (22 12)  (622 300)  (622 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 300)  (623 300)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g3_3
 (24 12)  (624 300)  (624 300)  routing T_12_18.sp4_v_t_30 <X> T_12_18.lc_trk_g3_3
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (50 12)  (650 300)  (650 300)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp12_v_t_10 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (621 302)  (621 302)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g3_7
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (625 302)  (625 302)  routing T_12_18.sp4_v_b_38 <X> T_12_18.lc_trk_g3_6
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (42 14)  (642 302)  (642 302)  LC_7 Logic Functioning bit
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (623 303)  (623 303)  routing T_12_18.sp4_v_b_38 <X> T_12_18.lc_trk_g3_6
 (25 15)  (625 303)  (625 303)  routing T_12_18.sp4_v_b_38 <X> T_12_18.lc_trk_g3_6
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (675 289)  (675 289)  routing T_13_18.sp4_r_v_b_32 <X> T_13_18.lc_trk_g0_3
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (24 1)  (678 289)  (678 289)  routing T_13_18.sp4_v_b_18 <X> T_13_18.lc_trk_g0_2
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp12_h_l_12 <X> T_13_18.lc_trk_g0_7
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_r_v_b_28 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (15 4)  (669 292)  (669 292)  routing T_13_18.bot_op_1 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.input_2_2
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (51 4)  (705 292)  (705 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (669 293)  (669 293)  routing T_13_18.bot_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp4_r_v_b_27 <X> T_13_18.lc_trk_g1_3
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (51 5)  (705 293)  (705 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (707 293)  (707 293)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp12_h_l_12 <X> T_13_18.lc_trk_g1_7
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_0 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (3 8)  (657 296)  (657 296)  routing T_13_18.sp12_v_t_22 <X> T_13_18.sp12_v_b_1
 (14 8)  (668 296)  (668 296)  routing T_13_18.bnl_op_0 <X> T_13_18.lc_trk_g2_0
 (16 8)  (670 296)  (670 296)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g2_1
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 296)  (677 296)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g2_3
 (25 8)  (679 296)  (679 296)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g2_2
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 296)  (685 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 296)  (687 296)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_4
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (14 9)  (668 297)  (668 297)  routing T_13_18.bnl_op_0 <X> T_13_18.lc_trk_g2_0
 (17 9)  (671 297)  (671 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 297)  (677 297)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.sp4_v_t_23 <X> T_13_18.lc_trk_g2_2
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 297)  (688 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_4
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (37 10)  (691 298)  (691 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (42 10)  (696 298)  (696 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (37 11)  (691 299)  (691 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (16 12)  (670 300)  (670 300)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.sp4_v_t_12 <X> T_13_18.lc_trk_g3_1
 (16 14)  (670 302)  (670 302)  routing T_13_18.sp4_v_t_16 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 302)  (672 302)  routing T_13_18.sp4_v_t_16 <X> T_13_18.lc_trk_g3_5
 (21 14)  (675 302)  (675 302)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 302)  (694 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.sp4_h_r_38 <X> T_13_18.lc_trk_g3_6
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (46 15)  (700 303)  (700 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_14_18

 (21 0)  (729 288)  (729 288)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g0_3
 (21 1)  (729 289)  (729 289)  routing T_14_18.sp4_v_b_11 <X> T_14_18.lc_trk_g0_3
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.bot_op_2 <X> T_14_18.lc_trk_g0_2
 (14 2)  (722 290)  (722 290)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g0_4
 (8 3)  (716 291)  (716 291)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_36
 (10 3)  (718 291)  (718 291)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_v_t_36
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 292)  (736 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 292)  (746 292)  LC_2 Logic Functioning bit
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 293)  (740 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (741 293)  (741 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (34 5)  (742 293)  (742 293)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.input_2_2
 (15 6)  (723 294)  (723 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.lft_op_5 <X> T_14_18.lc_trk_g1_5
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 294)  (738 294)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (4 7)  (712 295)  (712 295)  routing T_14_18.sp4_v_b_10 <X> T_14_18.sp4_h_l_38
 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_3
 (34 7)  (742 295)  (742 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.input_2_3
 (15 8)  (723 296)  (723 296)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g2_1
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 296)  (748 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (40 9)  (748 297)  (748 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 298)  (731 298)  routing T_14_18.sp4_v_b_47 <X> T_14_18.lc_trk_g2_7
 (24 10)  (732 298)  (732 298)  routing T_14_18.sp4_v_b_47 <X> T_14_18.lc_trk_g2_7
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (15 12)  (723 300)  (723 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.rgt_op_1 <X> T_14_18.lc_trk_g3_1
 (3 14)  (711 302)  (711 302)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (14 14)  (722 302)  (722 302)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (21 14)  (729 302)  (729 302)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g3_7
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.rgt_op_7 <X> T_14_18.lc_trk_g3_7
 (25 14)  (733 302)  (733 302)  routing T_14_18.sp12_v_b_6 <X> T_14_18.lc_trk_g3_6
 (3 15)  (711 303)  (711 303)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_v_t_22
 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_t_44
 (15 15)  (723 303)  (723 303)  routing T_14_18.rgt_op_4 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (732 303)  (732 303)  routing T_14_18.sp12_v_b_6 <X> T_14_18.lc_trk_g3_6
 (25 15)  (733 303)  (733 303)  routing T_14_18.sp12_v_b_6 <X> T_14_18.lc_trk_g3_6


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g0_1
 (15 1)  (777 289)  (777 289)  routing T_15_18.bot_op_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g0_5
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_1
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (21 3)  (783 291)  (783 291)  routing T_15_18.sp4_r_v_b_31 <X> T_15_18.lc_trk_g0_7
 (26 3)  (788 291)  (788 291)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g1_2 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (25 4)  (787 292)  (787 292)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g1_2
 (22 5)  (784 293)  (784 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 293)  (786 293)  routing T_15_18.lft_op_2 <X> T_15_18.lc_trk_g1_2
 (14 6)  (776 294)  (776 294)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g1_4
 (15 6)  (777 294)  (777 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.wire_logic_cluster/lc_7/out <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 296)  (780 296)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g2_1
 (25 8)  (787 296)  (787 296)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (43 8)  (805 296)  (805 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 298)  (796 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 298)  (797 298)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.input_2_5
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (43 10)  (805 298)  (805 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (47 10)  (809 298)  (809 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 299)  (789 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g3_2 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 299)  (792 299)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 299)  (794 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (44 11)  (806 299)  (806 299)  LC_5 Logic Functioning bit
 (25 12)  (787 300)  (787 300)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g3_2
 (22 13)  (784 301)  (784 301)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 301)  (787 301)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g3_2
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (790 302)  (790 302)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 302)  (791 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 302)  (796 302)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 302)  (797 302)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_7
 (37 14)  (799 302)  (799 302)  LC_7 Logic Functioning bit
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (39 14)  (801 302)  (801 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (45 14)  (807 302)  (807 302)  LC_7 Logic Functioning bit
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 303)  (792 303)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 303)  (793 303)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 303)  (794 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (796 303)  (796 303)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_7
 (36 15)  (798 303)  (798 303)  LC_7 Logic Functioning bit
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (4 12)  (820 300)  (820 300)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_b_9
 (6 12)  (822 300)  (822 300)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_b_9
 (5 13)  (821 301)  (821 301)  routing T_16_18.sp4_h_l_38 <X> T_16_18.sp4_v_b_9


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 1)  (0 273)  (0 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_t_23 <X> T_4_17.sp12_h_r_0
 (9 12)  (189 284)  (189 284)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_r_10


LogicTile_6_17

 (2 4)  (290 276)  (290 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 280)  (290 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_17

 (2 0)  (398 272)  (398 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16
 (9 0)  (405 272)  (405 272)  routing T_8_17.sp4_h_l_47 <X> T_8_17.sp4_h_r_1
 (10 0)  (406 272)  (406 272)  routing T_8_17.sp4_h_l_47 <X> T_8_17.sp4_h_r_1
 (2 8)  (398 280)  (398 280)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_17

 (22 0)  (460 272)  (460 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (461 272)  (461 272)  routing T_9_17.sp12_h_l_16 <X> T_9_17.lc_trk_g0_3
 (26 0)  (464 272)  (464 272)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 272)  (473 272)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_0
 (21 1)  (459 273)  (459 273)  routing T_9_17.sp12_h_l_16 <X> T_9_17.lc_trk_g0_3
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g1_5 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 273)  (468 273)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 273)  (472 273)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_0
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (17 2)  (455 274)  (455 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (456 275)  (456 275)  routing T_9_17.sp4_r_v_b_29 <X> T_9_17.lc_trk_g0_5
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp12_h_r_11 <X> T_9_17.lc_trk_g1_3
 (26 4)  (464 276)  (464 276)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (473 276)  (473 276)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_2
 (40 4)  (478 276)  (478 276)  LC_2 Logic Functioning bit
 (53 4)  (491 276)  (491 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (460 277)  (460 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 277)  (461 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (24 5)  (462 277)  (462 277)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g1_2
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 277)  (468 277)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (472 277)  (472 277)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_2
 (35 5)  (473 277)  (473 277)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_2
 (48 5)  (486 277)  (486 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (453 278)  (453 278)  routing T_9_17.top_op_5 <X> T_9_17.lc_trk_g1_5
 (17 6)  (455 278)  (455 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (460 278)  (460 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 278)  (461 278)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (18 7)  (456 279)  (456 279)  routing T_9_17.top_op_5 <X> T_9_17.lc_trk_g1_5
 (21 7)  (459 279)  (459 279)  routing T_9_17.sp12_h_r_23 <X> T_9_17.lc_trk_g1_7
 (6 8)  (444 280)  (444 280)  routing T_9_17.sp4_v_t_38 <X> T_9_17.sp4_v_b_6
 (12 8)  (450 280)  (450 280)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_8
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 280)  (466 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 280)  (468 280)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (478 280)  (478 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (5 9)  (443 281)  (443 281)  routing T_9_17.sp4_v_t_38 <X> T_9_17.sp4_v_b_6
 (8 9)  (446 281)  (446 281)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_b_7
 (9 9)  (447 281)  (447 281)  routing T_9_17.sp4_h_l_42 <X> T_9_17.sp4_v_b_7
 (11 9)  (449 281)  (449 281)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_h_r_8
 (26 9)  (464 281)  (464 281)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 281)  (465 281)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 281)  (468 281)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g0_3 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (52 9)  (490 281)  (490 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (13 10)  (451 282)  (451 282)  routing T_9_17.sp4_v_b_8 <X> T_9_17.sp4_v_t_45
 (21 10)  (459 282)  (459 282)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 282)  (461 282)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (21 11)  (459 283)  (459 283)  routing T_9_17.sp4_v_t_26 <X> T_9_17.lc_trk_g2_7
 (4 12)  (442 284)  (442 284)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_b_9
 (15 12)  (453 284)  (453 284)  routing T_9_17.sp4_h_r_33 <X> T_9_17.lc_trk_g3_1
 (16 12)  (454 284)  (454 284)  routing T_9_17.sp4_h_r_33 <X> T_9_17.lc_trk_g3_1
 (17 12)  (455 284)  (455 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (456 284)  (456 284)  routing T_9_17.sp4_h_r_33 <X> T_9_17.lc_trk_g3_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g0_5 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 284)  (472 284)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 284)  (473 284)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_6
 (38 12)  (476 284)  (476 284)  LC_6 Logic Functioning bit
 (39 12)  (477 284)  (477 284)  LC_6 Logic Functioning bit
 (40 12)  (478 284)  (478 284)  LC_6 Logic Functioning bit
 (42 12)  (480 284)  (480 284)  LC_6 Logic Functioning bit
 (43 12)  (481 284)  (481 284)  LC_6 Logic Functioning bit
 (5 13)  (443 285)  (443 285)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_b_9
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g1_2 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 285)  (470 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (472 285)  (472 285)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_6
 (35 13)  (473 285)  (473 285)  routing T_9_17.lc_trk_g1_7 <X> T_9_17.input_2_6
 (38 13)  (476 285)  (476 285)  LC_6 Logic Functioning bit
 (39 13)  (477 285)  (477 285)  LC_6 Logic Functioning bit
 (42 13)  (480 285)  (480 285)  LC_6 Logic Functioning bit
 (43 13)  (481 285)  (481 285)  LC_6 Logic Functioning bit
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (464 286)  (464 286)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (32 14)  (470 286)  (470 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 286)  (471 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 286)  (472 286)  routing T_9_17.lc_trk_g3_1 <X> T_9_17.wire_logic_cluster/lc_7/in_3
 (42 14)  (480 286)  (480 286)  LC_7 Logic Functioning bit
 (50 14)  (488 286)  (488 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (443 287)  (443 287)  routing T_9_17.sp4_h_l_44 <X> T_9_17.sp4_v_t_44
 (21 15)  (459 287)  (459 287)  routing T_9_17.sp4_r_v_b_47 <X> T_9_17.lc_trk_g3_7
 (26 15)  (464 287)  (464 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 287)  (466 287)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 287)  (467 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (43 15)  (481 287)  (481 287)  LC_7 Logic Functioning bit
 (52 15)  (490 287)  (490 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_10_17

 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.top_op_6 <X> T_10_17.lc_trk_g0_6
 (25 3)  (517 275)  (517 275)  routing T_10_17.top_op_6 <X> T_10_17.lc_trk_g0_6
 (26 4)  (518 276)  (518 276)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 276)  (519 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 276)  (521 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 276)  (522 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 276)  (525 276)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 276)  (527 276)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_2
 (43 4)  (535 276)  (535 276)  LC_2 Logic Functioning bit
 (26 5)  (518 277)  (518 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 277)  (520 277)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 277)  (521 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 277)  (523 277)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 277)  (524 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 277)  (525 277)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_2
 (34 5)  (526 277)  (526 277)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_2
 (26 6)  (518 278)  (518 278)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 278)  (521 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 278)  (522 278)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 278)  (523 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 278)  (524 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 278)  (525 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 278)  (526 278)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 278)  (527 278)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (16 7)  (508 279)  (508 279)  routing T_10_17.sp12_h_r_12 <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (26 7)  (518 279)  (518 279)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 279)  (519 279)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 279)  (520 279)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 279)  (521 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 279)  (522 279)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 279)  (523 279)  routing T_10_17.lc_trk_g3_7 <X> T_10_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 279)  (524 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 279)  (525 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (34 7)  (526 279)  (526 279)  routing T_10_17.lc_trk_g3_4 <X> T_10_17.input_2_3
 (43 7)  (535 279)  (535 279)  LC_3 Logic Functioning bit
 (26 8)  (518 280)  (518 280)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 280)  (519 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 280)  (521 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 280)  (522 280)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 280)  (526 280)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 280)  (527 280)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_4
 (26 9)  (518 281)  (518 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 281)  (520 281)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 281)  (521 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 281)  (524 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 281)  (525 281)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_4
 (34 9)  (526 281)  (526 281)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_4
 (43 9)  (535 281)  (535 281)  LC_4 Logic Functioning bit
 (52 9)  (544 281)  (544 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 282)  (515 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (24 10)  (516 282)  (516 282)  routing T_10_17.sp4_v_b_47 <X> T_10_17.lc_trk_g2_7
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_6
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (525 285)  (525 285)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_6
 (34 13)  (526 285)  (526 285)  routing T_10_17.lc_trk_g3_5 <X> T_10_17.input_2_6
 (14 14)  (506 286)  (506 286)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (16 14)  (508 286)  (508 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (17 14)  (509 286)  (509 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (510 286)  (510 286)  routing T_10_17.sp4_v_t_16 <X> T_10_17.lc_trk_g3_5
 (22 14)  (514 286)  (514 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 286)  (515 286)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (25 14)  (517 286)  (517 286)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (14 15)  (506 287)  (506 287)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (15 15)  (507 287)  (507 287)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (16 15)  (508 287)  (508 287)  routing T_10_17.sp4_h_r_44 <X> T_10_17.lc_trk_g3_4
 (17 15)  (509 287)  (509 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (513 287)  (513 287)  routing T_10_17.sp12_v_b_23 <X> T_10_17.lc_trk_g3_7
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 287)  (515 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (24 15)  (516 287)  (516 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6
 (25 15)  (517 287)  (517 287)  routing T_10_17.sp4_h_r_46 <X> T_10_17.lc_trk_g3_6


LogicTile_11_17

 (11 0)  (557 272)  (557 272)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_2
 (22 0)  (568 272)  (568 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 272)  (570 272)  routing T_11_17.bot_op_3 <X> T_11_17.lc_trk_g0_3
 (26 0)  (572 272)  (572 272)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 272)  (574 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (51 0)  (597 272)  (597 272)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (12 1)  (558 273)  (558 273)  routing T_11_17.sp4_v_t_46 <X> T_11_17.sp4_v_b_2
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 273)  (579 273)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g2_2 <X> T_11_17.input_2_0
 (26 4)  (572 276)  (572 276)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 276)  (573 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 276)  (574 276)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (26 5)  (572 277)  (572 277)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 277)  (576 277)  routing T_11_17.lc_trk_g3_2 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g0_3 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (46 5)  (592 277)  (592 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (594 277)  (594 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_v_t_40
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.bot_op_7 <X> T_11_17.lc_trk_g1_7
 (10 7)  (556 279)  (556 279)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_t_41
 (22 9)  (568 281)  (568 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 281)  (569 281)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g2_2
 (24 9)  (570 281)  (570 281)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g2_2
 (11 12)  (557 284)  (557 284)  routing T_11_17.sp4_h_l_40 <X> T_11_17.sp4_v_b_11
 (13 12)  (559 284)  (559 284)  routing T_11_17.sp4_h_l_40 <X> T_11_17.sp4_v_b_11
 (12 13)  (558 285)  (558 285)  routing T_11_17.sp4_h_l_40 <X> T_11_17.sp4_v_b_11
 (22 13)  (568 285)  (568 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 285)  (569 285)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g3_2
 (24 13)  (570 285)  (570 285)  routing T_11_17.sp4_v_b_42 <X> T_11_17.lc_trk_g3_2
 (14 14)  (560 286)  (560 286)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_12_17

 (0 0)  (600 272)  (600 272)  Negative Clock bit

 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (641 272)  (641 272)  LC_0 Logic Functioning bit
 (43 0)  (643 272)  (643 272)  LC_0 Logic Functioning bit
 (45 0)  (645 272)  (645 272)  LC_0 Logic Functioning bit
 (28 1)  (628 273)  (628 273)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (38 1)  (638 273)  (638 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (41 1)  (641 273)  (641 273)  LC_0 Logic Functioning bit
 (43 1)  (643 273)  (643 273)  LC_0 Logic Functioning bit
 (45 1)  (645 273)  (645 273)  LC_0 Logic Functioning bit
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (14 4)  (614 276)  (614 276)  routing T_12_17.wire_logic_cluster/lc_0/out <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (621 278)  (621 278)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (18 7)  (618 279)  (618 279)  routing T_12_17.sp4_r_v_b_29 <X> T_12_17.lc_trk_g1_5
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g1_6
 (14 8)  (614 280)  (614 280)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (15 8)  (615 280)  (615 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.rgt_op_1 <X> T_12_17.lc_trk_g2_1
 (8 9)  (608 281)  (608 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (9 9)  (609 281)  (609 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (10 9)  (610 281)  (610 281)  routing T_12_17.sp4_h_l_36 <X> T_12_17.sp4_v_b_7
 (13 9)  (613 281)  (613 281)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_h_r_8
 (15 9)  (615 281)  (615 281)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (17 10)  (617 282)  (617 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 282)  (618 282)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g2_5
 (26 10)  (626 282)  (626 282)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 282)  (635 282)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.input_2_5
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (8 11)  (608 283)  (608 283)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_42
 (9 11)  (609 283)  (609 283)  routing T_12_17.sp4_h_r_7 <X> T_12_17.sp4_v_t_42
 (28 11)  (628 283)  (628 283)  routing T_12_17.lc_trk_g2_5 <X> T_12_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 283)  (629 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 283)  (630 283)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 283)  (632 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (634 283)  (634 283)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.input_2_5
 (35 11)  (635 283)  (635 283)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.input_2_5
 (40 11)  (640 283)  (640 283)  LC_5 Logic Functioning bit
 (42 11)  (642 283)  (642 283)  LC_5 Logic Functioning bit
 (43 11)  (643 283)  (643 283)  LC_5 Logic Functioning bit
 (45 11)  (645 283)  (645 283)  LC_5 Logic Functioning bit
 (11 12)  (611 284)  (611 284)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_v_b_11
 (13 12)  (613 284)  (613 284)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_v_b_11
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (0 15)  (600 287)  (600 287)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 287)  (627 287)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (45 15)  (645 287)  (645 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (13 0)  (667 272)  (667 272)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_v_b_2
 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 272)  (689 272)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.input_2_0
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (27 1)  (681 273)  (681 273)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (45 1)  (699 273)  (699 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 274)  (682 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (45 3)  (699 275)  (699 275)  LC_1 Logic Functioning bit
 (2 4)  (656 276)  (656 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (668 276)  (668 276)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g1_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (43 4)  (697 276)  (697 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (38 5)  (692 277)  (692 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (43 5)  (697 277)  (697 277)  LC_2 Logic Functioning bit
 (45 5)  (699 277)  (699 277)  LC_2 Logic Functioning bit
 (0 6)  (654 278)  (654 278)  routing T_13_17.glb_netwk_7 <X> T_13_17.glb2local_0
 (1 6)  (655 278)  (655 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (15 6)  (669 278)  (669 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (0 7)  (654 279)  (654 279)  routing T_13_17.glb_netwk_7 <X> T_13_17.glb2local_0
 (1 7)  (655 279)  (655 279)  routing T_13_17.glb_netwk_7 <X> T_13_17.glb2local_0
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_h_r_21 <X> T_13_17.lc_trk_g1_5
 (10 8)  (664 280)  (664 280)  routing T_13_17.sp4_v_t_39 <X> T_13_17.sp4_h_r_7
 (22 8)  (676 280)  (676 280)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 280)  (678 280)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (21 9)  (675 281)  (675 281)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g2_3
 (4 10)  (658 282)  (658 282)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_43
 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_h_r_6 <X> T_13_17.sp4_v_t_43
 (12 11)  (666 283)  (666 283)  routing T_13_17.sp4_h_l_45 <X> T_13_17.sp4_v_t_45
 (14 11)  (668 283)  (668 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (15 11)  (669 283)  (669 283)  routing T_13_17.tnl_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (4 12)  (658 284)  (658 284)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_v_b_9
 (6 12)  (660 284)  (660 284)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_v_b_9
 (11 12)  (665 284)  (665 284)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_v_b_11
 (13 12)  (667 284)  (667 284)  routing T_13_17.sp4_v_t_38 <X> T_13_17.sp4_v_b_11
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 284)  (678 284)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (14 13)  (668 285)  (668 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (675 285)  (675 285)  routing T_13_17.tnl_op_3 <X> T_13_17.lc_trk_g3_3
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (654 286)  (654 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (4 0)  (712 272)  (712 272)  routing T_14_17.sp4_v_t_37 <X> T_14_17.sp4_v_b_0
 (25 0)  (733 272)  (733 272)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g0_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (45 4)  (753 276)  (753 276)  LC_2 Logic Functioning bit
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.input_2_2
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (15 8)  (723 280)  (723 280)  routing T_14_17.tnr_op_1 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (19 10)  (727 282)  (727 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (25 10)  (733 282)  (733 282)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g2_6
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (9 12)  (717 284)  (717 284)  routing T_14_17.sp4_v_t_47 <X> T_14_17.sp4_h_r_10
 (15 12)  (723 284)  (723 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.rgt_op_1 <X> T_14_17.lc_trk_g3_1
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 284)  (736 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (42 12)  (750 284)  (750 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (741 285)  (741 285)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_6
 (34 13)  (742 285)  (742 285)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.input_2_6
 (39 13)  (747 285)  (747 285)  LC_6 Logic Functioning bit
 (40 13)  (748 285)  (748 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (732 286)  (732 286)  routing T_14_17.tnr_op_7 <X> T_14_17.lc_trk_g3_7
 (15 15)  (723 287)  (723 287)  routing T_14_17.tnr_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (787 272)  (787 272)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 272)  (793 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (42 0)  (804 272)  (804 272)  LC_0 Logic Functioning bit
 (18 1)  (780 273)  (780 273)  routing T_15_17.top_op_1 <X> T_15_17.lc_trk_g0_1
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.input_2_0
 (37 1)  (799 273)  (799 273)  LC_0 Logic Functioning bit
 (39 1)  (801 273)  (801 273)  LC_0 Logic Functioning bit
 (40 1)  (802 273)  (802 273)  LC_0 Logic Functioning bit
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.top_op_7 <X> T_15_17.lc_trk_g1_7
 (14 7)  (776 279)  (776 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (783 279)  (783 279)  routing T_15_17.top_op_7 <X> T_15_17.lc_trk_g1_7
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_h_l_41 <X> T_15_17.sp4_v_t_44


LogicTile_16_17

 (15 3)  (831 275)  (831 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp4_v_t_9 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (25 8)  (841 280)  (841 280)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 281)  (839 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (25 9)  (841 281)  (841 281)  routing T_16_17.sp4_h_r_42 <X> T_16_17.lc_trk_g2_2
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g3_0
 (25 12)  (841 284)  (841 284)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g3_2
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g3_0
 (15 13)  (831 285)  (831 285)  routing T_16_17.sp12_v_b_0 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 285)  (839 285)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.sp4_h_r_34 <X> T_16_17.lc_trk_g3_2
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (41 14)  (857 286)  (857 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (52 14)  (868 286)  (868 286)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_7
 (34 15)  (850 287)  (850 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_7
 (35 15)  (851 287)  (851 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_7
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit
 (43 15)  (859 287)  (859 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (5 10)  (879 282)  (879 282)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43
 (4 11)  (878 283)  (878 283)  routing T_17_17.sp4_h_r_3 <X> T_17_17.sp4_h_l_43


LogicTile_18_17

 (19 15)  (947 287)  (947 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_17

 (3 2)  (985 274)  (985 274)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_h_l_23
 (3 3)  (985 275)  (985 275)  routing T_19_17.sp12_h_r_0 <X> T_19_17.sp12_h_l_23


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


LogicTile_30_17

 (3 0)  (1567 272)  (1567 272)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_v_b_0


LogicTile_31_17

 (3 2)  (1621 274)  (1621 274)  routing T_31_17.sp12_v_t_23 <X> T_31_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (16 9)  (1 265)  (1 265)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0
 (3 5)  (75 261)  (75 261)  routing T_2_16.sp12_v_b_0 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (3 4)  (291 260)  (291 260)  routing T_6_16.sp12_v_t_23 <X> T_6_16.sp12_h_r_0
 (2 8)  (290 264)  (290 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_16

 (2 0)  (398 256)  (398 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (398 260)  (398 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_16

 (17 0)  (455 256)  (455 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (456 256)  (456 256)  routing T_9_16.wire_logic_cluster/lc_1/out <X> T_9_16.lc_trk_g0_1
 (22 0)  (460 256)  (460 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (461 256)  (461 256)  routing T_9_16.sp4_v_b_19 <X> T_9_16.lc_trk_g0_3
 (24 0)  (462 256)  (462 256)  routing T_9_16.sp4_v_b_19 <X> T_9_16.lc_trk_g0_3
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (14 1)  (452 257)  (452 257)  routing T_9_16.top_op_0 <X> T_9_16.lc_trk_g0_0
 (15 1)  (453 257)  (453 257)  routing T_9_16.top_op_0 <X> T_9_16.lc_trk_g0_0
 (17 1)  (455 257)  (455 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (460 257)  (460 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (462 257)  (462 257)  routing T_9_16.top_op_2 <X> T_9_16.lc_trk_g0_2
 (25 1)  (463 257)  (463 257)  routing T_9_16.top_op_2 <X> T_9_16.lc_trk_g0_2
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 257)  (468 257)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (473 257)  (473 257)  routing T_9_16.lc_trk_g0_2 <X> T_9_16.input_2_0
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (40 1)  (478 257)  (478 257)  LC_0 Logic Functioning bit
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (11 2)  (449 258)  (449 258)  routing T_9_16.sp4_h_l_44 <X> T_9_16.sp4_v_t_39
 (31 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 258)  (470 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 258)  (471 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 258)  (472 258)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (41 2)  (479 258)  (479 258)  LC_1 Logic Functioning bit
 (43 2)  (481 258)  (481 258)  LC_1 Logic Functioning bit
 (15 3)  (453 259)  (453 259)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g0_4
 (16 3)  (454 259)  (454 259)  routing T_9_16.sp4_v_t_9 <X> T_9_16.lc_trk_g0_4
 (17 3)  (455 259)  (455 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (464 259)  (464 259)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 259)  (467 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 259)  (469 259)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 259)  (478 259)  LC_1 Logic Functioning bit
 (42 3)  (480 259)  (480 259)  LC_1 Logic Functioning bit
 (26 4)  (464 260)  (464 260)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 260)  (467 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 260)  (470 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 260)  (471 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (22 5)  (460 261)  (460 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 261)  (461 261)  routing T_9_16.sp4_v_b_18 <X> T_9_16.lc_trk_g1_2
 (24 5)  (462 261)  (462 261)  routing T_9_16.sp4_v_b_18 <X> T_9_16.lc_trk_g1_2
 (26 5)  (464 261)  (464 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 261)  (465 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 261)  (466 261)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 261)  (467 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 261)  (470 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (471 261)  (471 261)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.input_2_2
 (34 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.input_2_2
 (38 5)  (476 261)  (476 261)  LC_2 Logic Functioning bit
 (43 5)  (481 261)  (481 261)  LC_2 Logic Functioning bit
 (22 6)  (460 262)  (460 262)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 262)  (461 262)  routing T_9_16.sp12_h_r_23 <X> T_9_16.lc_trk_g1_7
 (26 6)  (464 262)  (464 262)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (32 6)  (470 262)  (470 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 262)  (471 262)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 262)  (474 262)  LC_3 Logic Functioning bit
 (38 6)  (476 262)  (476 262)  LC_3 Logic Functioning bit
 (43 6)  (481 262)  (481 262)  LC_3 Logic Functioning bit
 (50 6)  (488 262)  (488 262)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (452 263)  (452 263)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g1_4
 (15 7)  (453 263)  (453 263)  routing T_9_16.top_op_4 <X> T_9_16.lc_trk_g1_4
 (17 7)  (455 263)  (455 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (459 263)  (459 263)  routing T_9_16.sp12_h_r_23 <X> T_9_16.lc_trk_g1_7
 (27 7)  (465 263)  (465 263)  routing T_9_16.lc_trk_g1_4 <X> T_9_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 263)  (467 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 263)  (469 263)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 263)  (475 263)  LC_3 Logic Functioning bit
 (39 7)  (477 263)  (477 263)  LC_3 Logic Functioning bit
 (42 7)  (480 263)  (480 263)  LC_3 Logic Functioning bit
 (25 8)  (463 264)  (463 264)  routing T_9_16.sp4_v_t_23 <X> T_9_16.lc_trk_g2_2
 (26 8)  (464 264)  (464 264)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 264)  (465 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 264)  (466 264)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 264)  (467 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 264)  (471 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 264)  (472 264)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (41 8)  (479 264)  (479 264)  LC_4 Logic Functioning bit
 (43 8)  (481 264)  (481 264)  LC_4 Logic Functioning bit
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_v_t_23 <X> T_9_16.lc_trk_g2_2
 (25 9)  (463 265)  (463 265)  routing T_9_16.sp4_v_t_23 <X> T_9_16.lc_trk_g2_2
 (29 9)  (467 265)  (467 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 265)  (468 265)  routing T_9_16.lc_trk_g3_2 <X> T_9_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 265)  (470 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (471 265)  (471 265)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.input_2_4
 (34 9)  (472 265)  (472 265)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.input_2_4
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (41 9)  (479 265)  (479 265)  LC_4 Logic Functioning bit
 (43 9)  (481 265)  (481 265)  LC_4 Logic Functioning bit
 (46 9)  (484 265)  (484 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (459 266)  (459 266)  routing T_9_16.sp4_v_t_18 <X> T_9_16.lc_trk_g2_7
 (22 10)  (460 266)  (460 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 266)  (461 266)  routing T_9_16.sp4_v_t_18 <X> T_9_16.lc_trk_g2_7
 (27 10)  (465 266)  (465 266)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 266)  (467 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 266)  (468 266)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 266)  (469 266)  routing T_9_16.lc_trk_g0_4 <X> T_9_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 266)  (470 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (473 266)  (473 266)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.input_2_5
 (27 11)  (465 267)  (465 267)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 267)  (466 267)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 267)  (467 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 267)  (468 267)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (470 267)  (470 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (471 267)  (471 267)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.input_2_5
 (35 11)  (473 267)  (473 267)  routing T_9_16.lc_trk_g2_7 <X> T_9_16.input_2_5
 (39 11)  (477 267)  (477 267)  LC_5 Logic Functioning bit
 (16 12)  (454 268)  (454 268)  routing T_9_16.sp4_v_t_12 <X> T_9_16.lc_trk_g3_1
 (17 12)  (455 268)  (455 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 268)  (456 268)  routing T_9_16.sp4_v_t_12 <X> T_9_16.lc_trk_g3_1
 (25 12)  (463 268)  (463 268)  routing T_9_16.wire_logic_cluster/lc_2/out <X> T_9_16.lc_trk_g3_2
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (38 12)  (476 268)  (476 268)  LC_6 Logic Functioning bit
 (41 12)  (479 268)  (479 268)  LC_6 Logic Functioning bit
 (43 12)  (481 268)  (481 268)  LC_6 Logic Functioning bit
 (50 12)  (488 268)  (488 268)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (452 269)  (452 269)  routing T_9_16.sp4_r_v_b_40 <X> T_9_16.lc_trk_g3_0
 (17 13)  (455 269)  (455 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (460 269)  (460 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g1_2 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (475 269)  (475 269)  LC_6 Logic Functioning bit
 (39 13)  (477 269)  (477 269)  LC_6 Logic Functioning bit
 (40 13)  (478 269)  (478 269)  LC_6 Logic Functioning bit
 (42 13)  (480 269)  (480 269)  LC_6 Logic Functioning bit
 (43 13)  (481 269)  (481 269)  LC_6 Logic Functioning bit
 (21 14)  (459 270)  (459 270)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (22 14)  (460 270)  (460 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (461 270)  (461 270)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (24 14)  (462 270)  (462 270)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 270)  (466 270)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 270)  (469 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 270)  (472 270)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (21 15)  (459 271)  (459 271)  routing T_9_16.sp4_h_l_34 <X> T_9_16.lc_trk_g3_7
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 271)  (466 271)  routing T_9_16.lc_trk_g3_0 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g3_7 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 271)  (470 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (473 271)  (473 271)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.input_2_7
 (43 15)  (481 271)  (481 271)  LC_7 Logic Functioning bit


LogicTile_10_16

 (0 0)  (492 256)  (492 256)  Negative Clock bit

 (9 0)  (501 256)  (501 256)  routing T_10_16.sp4_h_l_47 <X> T_10_16.sp4_h_r_1
 (10 0)  (502 256)  (502 256)  routing T_10_16.sp4_h_l_47 <X> T_10_16.sp4_h_r_1
 (0 2)  (492 258)  (492 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (1 2)  (493 258)  (493 258)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (2 2)  (494 258)  (494 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (507 258)  (507 258)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g0_5
 (16 2)  (508 258)  (508 258)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g0_5
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (510 258)  (510 258)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g0_5
 (21 2)  (513 258)  (513 258)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g0_7
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.lft_op_7 <X> T_10_16.lc_trk_g0_7
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (527 258)  (527 258)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.input_2_1
 (39 2)  (531 258)  (531 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (45 2)  (537 258)  (537 258)  LC_1 Logic Functioning bit
 (53 2)  (545 258)  (545 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (492 259)  (492 259)  routing T_10_16.glb_netwk_7 <X> T_10_16.wire_logic_cluster/lc_7/clk
 (15 3)  (507 259)  (507 259)  routing T_10_16.bot_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 259)  (510 259)  routing T_10_16.sp4_h_r_21 <X> T_10_16.lc_trk_g0_5
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (525 259)  (525 259)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.input_2_1
 (35 3)  (527 259)  (527 259)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.input_2_1
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (21 4)  (513 260)  (513 260)  routing T_10_16.wire_logic_cluster/lc_3/out <X> T_10_16.lc_trk_g1_3
 (22 4)  (514 260)  (514 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 260)  (519 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 260)  (520 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g3_4 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 260)  (527 260)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_2
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (45 4)  (537 260)  (537 260)  LC_2 Logic Functioning bit
 (46 4)  (538 260)  (538 260)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (514 261)  (514 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 261)  (516 261)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g1_2
 (25 5)  (517 261)  (517 261)  routing T_10_16.top_op_2 <X> T_10_16.lc_trk_g1_2
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 261)  (524 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (525 261)  (525 261)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_2
 (34 5)  (526 261)  (526 261)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.input_2_2
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (39 5)  (531 261)  (531 261)  LC_2 Logic Functioning bit
 (40 5)  (532 261)  (532 261)  LC_2 Logic Functioning bit
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 262)  (523 262)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (527 262)  (527 262)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_3
 (39 6)  (531 262)  (531 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (45 6)  (537 262)  (537 262)  LC_3 Logic Functioning bit
 (3 7)  (495 263)  (495 263)  routing T_10_16.sp12_h_l_23 <X> T_10_16.sp12_v_t_23
 (22 7)  (514 263)  (514 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 263)  (516 263)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g1_6
 (25 7)  (517 263)  (517 263)  routing T_10_16.top_op_6 <X> T_10_16.lc_trk_g1_6
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g1_3 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 263)  (524 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (526 263)  (526 263)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_3
 (35 7)  (527 263)  (527 263)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.input_2_3
 (38 7)  (530 263)  (530 263)  LC_3 Logic Functioning bit
 (41 7)  (533 263)  (533 263)  LC_3 Logic Functioning bit
 (43 7)  (535 263)  (535 263)  LC_3 Logic Functioning bit
 (46 7)  (538 263)  (538 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (10 8)  (502 264)  (502 264)  routing T_10_16.sp4_v_t_39 <X> T_10_16.sp4_h_r_7
 (26 8)  (518 264)  (518 264)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 264)  (526 264)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 264)  (527 264)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.input_2_4
 (37 8)  (529 264)  (529 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (45 8)  (537 264)  (537 264)  LC_4 Logic Functioning bit
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 265)  (522 265)  routing T_10_16.lc_trk_g1_2 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g1_6 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 265)  (524 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (525 265)  (525 265)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.input_2_4
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit
 (43 9)  (535 265)  (535 265)  LC_4 Logic Functioning bit
 (46 9)  (538 265)  (538 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (506 266)  (506 266)  routing T_10_16.wire_logic_cluster/lc_4/out <X> T_10_16.lc_trk_g2_4
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 268)  (510 268)  routing T_10_16.wire_logic_cluster/lc_1/out <X> T_10_16.lc_trk_g3_1
 (25 12)  (517 268)  (517 268)  routing T_10_16.wire_logic_cluster/lc_2/out <X> T_10_16.lc_trk_g3_2
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (492 270)  (492 270)  routing T_10_16.glb_netwk_4 <X> T_10_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 270)  (493 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (496 270)  (496 270)  routing T_10_16.sp4_h_r_3 <X> T_10_16.sp4_v_t_44
 (6 14)  (498 270)  (498 270)  routing T_10_16.sp4_h_r_3 <X> T_10_16.sp4_v_t_44
 (8 14)  (500 270)  (500 270)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_l_47
 (9 14)  (501 270)  (501 270)  routing T_10_16.sp4_v_t_47 <X> T_10_16.sp4_h_l_47
 (16 14)  (508 270)  (508 270)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 270)  (510 270)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g3_5
 (5 15)  (497 271)  (497 271)  routing T_10_16.sp4_h_r_3 <X> T_10_16.sp4_v_t_44
 (17 15)  (509 271)  (509 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (510 271)  (510 271)  routing T_10_16.sp4_v_b_37 <X> T_10_16.lc_trk_g3_5


LogicTile_11_16

 (0 0)  (546 256)  (546 256)  Negative Clock bit

 (26 0)  (572 256)  (572 256)  routing T_11_16.lc_trk_g0_4 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 256)  (573 256)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 256)  (574 256)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g3_2 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 257)  (579 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (35 1)  (581 257)  (581 257)  routing T_11_16.lc_trk_g3_3 <X> T_11_16.input_2_0
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (46 1)  (592 257)  (592 257)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (546 258)  (546 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (1 2)  (547 258)  (547 258)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (2 2)  (548 258)  (548 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (552 258)  (552 258)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_t_37
 (14 2)  (560 258)  (560 258)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g0_4
 (22 2)  (568 258)  (568 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (569 258)  (569 258)  routing T_11_16.sp12_h_l_12 <X> T_11_16.lc_trk_g0_7
 (27 2)  (573 258)  (573 258)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 258)  (574 258)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 258)  (575 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 258)  (576 258)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 258)  (577 258)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 258)  (578 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 258)  (580 258)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 258)  (581 258)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_1
 (37 2)  (583 258)  (583 258)  LC_1 Logic Functioning bit
 (45 2)  (591 258)  (591 258)  LC_1 Logic Functioning bit
 (0 3)  (546 259)  (546 259)  routing T_11_16.glb_netwk_7 <X> T_11_16.wire_logic_cluster/lc_7/clk
 (15 3)  (561 259)  (561 259)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g0_4
 (16 3)  (562 259)  (562 259)  routing T_11_16.sp4_h_l_1 <X> T_11_16.lc_trk_g0_4
 (17 3)  (563 259)  (563 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (28 3)  (574 259)  (574 259)  routing T_11_16.lc_trk_g2_1 <X> T_11_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 259)  (575 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 259)  (576 259)  routing T_11_16.lc_trk_g3_7 <X> T_11_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 259)  (577 259)  routing T_11_16.lc_trk_g1_7 <X> T_11_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 259)  (578 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (579 259)  (579 259)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_1
 (34 3)  (580 259)  (580 259)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_1
 (35 3)  (581 259)  (581 259)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.input_2_1
 (22 4)  (568 260)  (568 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (569 260)  (569 260)  routing T_11_16.sp12_h_r_11 <X> T_11_16.lc_trk_g1_3
 (26 4)  (572 260)  (572 260)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 260)  (574 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 260)  (576 260)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (15 5)  (561 261)  (561 261)  routing T_11_16.sp4_v_t_5 <X> T_11_16.lc_trk_g1_0
 (16 5)  (562 261)  (562 261)  routing T_11_16.sp4_v_t_5 <X> T_11_16.lc_trk_g1_0
 (17 5)  (563 261)  (563 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (572 261)  (572 261)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 261)  (574 261)  routing T_11_16.lc_trk_g2_6 <X> T_11_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 261)  (575 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 261)  (576 261)  routing T_11_16.lc_trk_g2_7 <X> T_11_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 261)  (577 261)  routing T_11_16.lc_trk_g0_7 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (22 6)  (568 262)  (568 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 262)  (570 262)  routing T_11_16.bot_op_7 <X> T_11_16.lc_trk_g1_7
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 262)  (574 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (46 6)  (592 262)  (592 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 262)  (596 262)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (583 263)  (583 263)  LC_3 Logic Functioning bit
 (51 7)  (597 263)  (597 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (560 264)  (560 264)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g2_0
 (17 8)  (563 264)  (563 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (564 264)  (564 264)  routing T_11_16.wire_logic_cluster/lc_1/out <X> T_11_16.lc_trk_g2_1
 (14 9)  (560 265)  (560 265)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_v_t_21 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (16 10)  (562 266)  (562 266)  routing T_11_16.sp12_v_b_21 <X> T_11_16.lc_trk_g2_5
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (19 10)  (565 266)  (565 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (568 266)  (568 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 266)  (569 266)  routing T_11_16.sp4_h_r_31 <X> T_11_16.lc_trk_g2_7
 (24 10)  (570 266)  (570 266)  routing T_11_16.sp4_h_r_31 <X> T_11_16.lc_trk_g2_7
 (25 10)  (571 266)  (571 266)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (8 11)  (554 267)  (554 267)  routing T_11_16.sp4_h_l_42 <X> T_11_16.sp4_v_t_42
 (18 11)  (564 267)  (564 267)  routing T_11_16.sp12_v_b_21 <X> T_11_16.lc_trk_g2_5
 (21 11)  (567 267)  (567 267)  routing T_11_16.sp4_h_r_31 <X> T_11_16.lc_trk_g2_7
 (22 11)  (568 267)  (568 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 267)  (569 267)  routing T_11_16.sp4_v_b_30 <X> T_11_16.lc_trk_g2_6
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (568 268)  (568 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (570 268)  (570 268)  routing T_11_16.tnl_op_3 <X> T_11_16.lc_trk_g3_3
 (21 13)  (567 269)  (567 269)  routing T_11_16.tnl_op_3 <X> T_11_16.lc_trk_g3_3
 (22 13)  (568 269)  (568 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (561 270)  (561 270)  routing T_11_16.sp4_h_l_16 <X> T_11_16.lc_trk_g3_5
 (16 14)  (562 270)  (562 270)  routing T_11_16.sp4_h_l_16 <X> T_11_16.lc_trk_g3_5
 (17 14)  (563 270)  (563 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (568 270)  (568 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (569 270)  (569 270)  routing T_11_16.sp12_v_b_23 <X> T_11_16.lc_trk_g3_7
 (27 14)  (573 270)  (573 270)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 270)  (577 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 270)  (580 270)  routing T_11_16.lc_trk_g3_5 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (52 14)  (598 270)  (598 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (10 15)  (556 271)  (556 271)  routing T_11_16.sp4_h_l_40 <X> T_11_16.sp4_v_t_47
 (18 15)  (564 271)  (564 271)  routing T_11_16.sp4_h_l_16 <X> T_11_16.lc_trk_g3_5
 (21 15)  (567 271)  (567 271)  routing T_11_16.sp12_v_b_23 <X> T_11_16.lc_trk_g3_7
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 271)  (571 271)  routing T_11_16.sp4_r_v_b_46 <X> T_11_16.lc_trk_g3_6
 (27 15)  (573 271)  (573 271)  routing T_11_16.lc_trk_g1_0 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 271)  (576 271)  routing T_11_16.lc_trk_g1_3 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (46 15)  (592 271)  (592 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_12_16

 (0 0)  (600 256)  (600 256)  Negative Clock bit

 (14 0)  (614 256)  (614 256)  routing T_12_16.lft_op_0 <X> T_12_16.lc_trk_g0_0
 (15 0)  (615 256)  (615 256)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g0_1
 (17 0)  (617 256)  (617 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 256)  (618 256)  routing T_12_16.lft_op_1 <X> T_12_16.lc_trk_g0_1
 (21 0)  (621 256)  (621 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (41 0)  (641 256)  (641 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (46 0)  (646 256)  (646 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (615 257)  (615 257)  routing T_12_16.lft_op_0 <X> T_12_16.lc_trk_g0_0
 (17 1)  (617 257)  (617 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (41 1)  (641 257)  (641 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (600 259)  (600 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (21 6)  (621 262)  (621 262)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g1_7
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 262)  (636 262)  LC_3 Logic Functioning bit
 (38 6)  (638 262)  (638 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (48 6)  (648 262)  (648 262)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_3
 (34 7)  (634 263)  (634 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_3
 (35 7)  (635 263)  (635 263)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_3
 (37 7)  (637 263)  (637 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (39 7)  (639 263)  (639 263)  LC_3 Logic Functioning bit
 (40 7)  (640 263)  (640 263)  LC_3 Logic Functioning bit
 (42 7)  (642 263)  (642 263)  LC_3 Logic Functioning bit
 (52 7)  (652 263)  (652 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_v_b_42 <X> T_12_16.lc_trk_g3_2
 (24 13)  (624 269)  (624 269)  routing T_12_16.sp4_v_b_42 <X> T_12_16.lc_trk_g3_2
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (37 14)  (637 270)  (637 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (39 14)  (639 270)  (639 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (47 14)  (647 270)  (647 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (652 270)  (652 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (626 271)  (626 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 271)  (627 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 271)  (628 271)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 271)  (629 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 271)  (631 271)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (37 15)  (637 271)  (637 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit
 (39 15)  (639 271)  (639 271)  LC_7 Logic Functioning bit
 (41 15)  (641 271)  (641 271)  LC_7 Logic Functioning bit
 (43 15)  (643 271)  (643 271)  LC_7 Logic Functioning bit
 (48 15)  (648 271)  (648 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 271)  (651 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (21 0)  (675 256)  (675 256)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g0_3
 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g0_3
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (38 0)  (692 256)  (692 256)  LC_0 Logic Functioning bit
 (52 0)  (706 256)  (706 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (8 1)  (662 257)  (662 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (9 1)  (663 257)  (663 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (10 1)  (664 257)  (664 257)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_v_b_1
 (26 1)  (680 257)  (680 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 257)  (691 257)  LC_0 Logic Functioning bit
 (39 1)  (693 257)  (693 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (677 258)  (677 258)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.sp4_v_b_23 <X> T_13_16.lc_trk_g0_7
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (691 258)  (691 258)  LC_1 Logic Functioning bit
 (39 2)  (693 258)  (693 258)  LC_1 Logic Functioning bit
 (46 2)  (700 258)  (700 258)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (53 3)  (707 259)  (707 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 260)  (677 260)  routing T_13_16.sp4_h_r_3 <X> T_13_16.lc_trk_g1_3
 (24 4)  (678 260)  (678 260)  routing T_13_16.sp4_h_r_3 <X> T_13_16.lc_trk_g1_3
 (4 5)  (658 261)  (658 261)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_h_r_3
 (6 5)  (660 261)  (660 261)  routing T_13_16.sp4_h_l_42 <X> T_13_16.sp4_h_r_3
 (10 5)  (664 261)  (664 261)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_b_4
 (21 5)  (675 261)  (675 261)  routing T_13_16.sp4_h_r_3 <X> T_13_16.lc_trk_g1_3
 (0 6)  (654 262)  (654 262)  routing T_13_16.glb_netwk_7 <X> T_13_16.glb2local_0
 (1 6)  (655 262)  (655 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (12 6)  (666 262)  (666 262)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_l_40
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 262)  (672 262)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g1_5
 (21 6)  (675 262)  (675 262)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g1_7
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 262)  (678 262)  routing T_13_16.lft_op_7 <X> T_13_16.lc_trk_g1_7
 (0 7)  (654 263)  (654 263)  routing T_13_16.glb_netwk_7 <X> T_13_16.glb2local_0
 (1 7)  (655 263)  (655 263)  routing T_13_16.glb_netwk_7 <X> T_13_16.glb2local_0
 (11 7)  (665 263)  (665 263)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_h_l_40
 (21 8)  (675 264)  (675 264)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 264)  (677 264)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (21 9)  (675 265)  (675 265)  routing T_13_16.sp4_h_r_43 <X> T_13_16.lc_trk_g2_3
 (8 10)  (662 266)  (662 266)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_l_42
 (9 10)  (663 266)  (663 266)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_l_42
 (10 10)  (664 266)  (664 266)  routing T_13_16.sp4_v_t_36 <X> T_13_16.sp4_h_l_42
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (45 10)  (699 266)  (699 266)  LC_5 Logic Functioning bit
 (18 11)  (672 267)  (672 267)  routing T_13_16.sp4_v_b_37 <X> T_13_16.lc_trk_g2_5
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 267)  (686 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (687 267)  (687 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_5
 (34 11)  (688 267)  (688 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_5
 (35 11)  (689 267)  (689 267)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_5
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (46 11)  (700 267)  (700 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (4 12)  (658 268)  (658 268)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_9
 (25 12)  (679 268)  (679 268)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_6
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (41 12)  (695 268)  (695 268)  LC_6 Logic Functioning bit
 (43 12)  (697 268)  (697 268)  LC_6 Logic Functioning bit
 (52 12)  (706 268)  (706 268)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (659 269)  (659 269)  routing T_13_16.sp4_h_l_44 <X> T_13_16.sp4_v_b_9
 (9 13)  (663 269)  (663 269)  routing T_13_16.sp4_v_t_47 <X> T_13_16.sp4_v_b_10
 (22 13)  (676 269)  (676 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (677 269)  (677 269)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (24 13)  (678 269)  (678 269)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (25 13)  (679 269)  (679 269)  routing T_13_16.sp4_h_r_42 <X> T_13_16.lc_trk_g3_2
 (26 13)  (680 269)  (680 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (42 13)  (696 269)  (696 269)  LC_6 Logic Functioning bit
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_r_v_b_47 <X> T_13_16.lc_trk_g3_7


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (3 0)  (711 256)  (711 256)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_v_b_0
 (3 1)  (711 257)  (711 257)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_v_b_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (731 257)  (731 257)  routing T_14_16.sp12_h_r_10 <X> T_14_16.lc_trk_g0_2
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (708 259)  (708 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (4 5)  (712 261)  (712 261)  routing T_14_16.sp4_h_l_42 <X> T_14_16.sp4_h_r_3
 (6 5)  (714 261)  (714 261)  routing T_14_16.sp4_h_l_42 <X> T_14_16.sp4_h_r_3
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g1_2
 (14 6)  (722 262)  (722 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (3 7)  (711 263)  (711 263)  routing T_14_16.sp12_h_l_23 <X> T_14_16.sp12_v_t_23
 (5 7)  (713 263)  (713 263)  routing T_14_16.sp4_h_l_38 <X> T_14_16.sp4_v_t_38
 (10 7)  (718 263)  (718 263)  routing T_14_16.sp4_h_l_46 <X> T_14_16.sp4_v_t_41
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (13 8)  (721 264)  (721 264)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_v_b_8
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 264)  (743 264)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (36 8)  (744 264)  (744 264)  LC_4 Logic Functioning bit
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (47 8)  (755 264)  (755 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (759 264)  (759 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (720 265)  (720 265)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_v_b_8
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (15 9)  (723 265)  (723 265)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_h_r_40 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.tnl_op_2 <X> T_14_16.lc_trk_g2_2
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_4
 (36 9)  (744 265)  (744 265)  LC_4 Logic Functioning bit
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (38 9)  (746 265)  (746 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (44 9)  (752 265)  (752 265)  LC_4 Logic Functioning bit
 (11 10)  (719 266)  (719 266)  routing T_14_16.sp4_h_l_38 <X> T_14_16.sp4_v_t_45
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.sp4_h_l_24 <X> T_14_16.lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g2_6
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 266)  (748 266)  LC_5 Logic Functioning bit
 (42 10)  (750 266)  (750 266)  LC_5 Logic Functioning bit
 (15 11)  (723 267)  (723 267)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_v_t_33 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g2_6
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (2 12)  (710 268)  (710 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (10 12)  (718 268)  (718 268)  routing T_14_16.sp4_v_t_40 <X> T_14_16.sp4_h_r_10
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (42 12)  (750 268)  (750 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (0 14)  (708 270)  (708 270)  routing T_14_16.glb_netwk_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (25 0)  (787 256)  (787 256)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g0_2
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 258)  (777 258)  routing T_15_16.bot_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (787 258)  (787 258)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (785 259)  (785 259)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (24 3)  (786 259)  (786 259)  routing T_15_16.sp4_h_r_14 <X> T_15_16.lc_trk_g0_6
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 260)  (792 260)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (40 4)  (802 260)  (802 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (52 4)  (814 260)  (814 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.input_2_2
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.bot_op_7 <X> T_15_16.lc_trk_g1_7
 (25 6)  (787 262)  (787 262)  routing T_15_16.lft_op_6 <X> T_15_16.lc_trk_g1_6
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.lft_op_6 <X> T_15_16.lc_trk_g1_6
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_8
 (13 8)  (775 264)  (775 264)  routing T_15_16.sp4_v_t_37 <X> T_15_16.sp4_v_b_8
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_h_r_42 <X> T_15_16.lc_trk_g2_2
 (25 12)  (787 268)  (787 268)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g3_2
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.input_2_6
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 269)  (785 269)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.sp4_h_r_34 <X> T_15_16.lc_trk_g3_2
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 269)  (797 269)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.input_2_6
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (45 0)  (861 256)  (861 256)  LC_0 Logic Functioning bit
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (830 260)  (830 260)  routing T_16_16.wire_logic_cluster/lc_0/out <X> T_16_16.lc_trk_g1_0
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (17 5)  (833 261)  (833 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (839 264)  (839 264)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g2_3
 (21 9)  (837 265)  (837 265)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g2_3
 (8 11)  (824 267)  (824 267)  routing T_16_16.sp4_h_l_42 <X> T_16_16.sp4_v_t_42
 (21 12)  (837 268)  (837 268)  routing T_16_16.rgt_op_3 <X> T_16_16.lc_trk_g3_3
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 268)  (840 268)  routing T_16_16.rgt_op_3 <X> T_16_16.lc_trk_g3_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g1_0 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (51 13)  (867 269)  (867 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 270)  (841 270)  routing T_16_16.rgt_op_6 <X> T_16_16.lc_trk_g3_6
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.rgt_op_6 <X> T_16_16.lc_trk_g3_6
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (14 0)  (888 256)  (888 256)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g0_0
 (37 0)  (911 256)  (911 256)  LC_0 Logic Functioning bit
 (39 0)  (913 256)  (913 256)  LC_0 Logic Functioning bit
 (40 0)  (914 256)  (914 256)  LC_0 Logic Functioning bit
 (42 0)  (916 256)  (916 256)  LC_0 Logic Functioning bit
 (45 0)  (919 256)  (919 256)  LC_0 Logic Functioning bit
 (17 1)  (891 257)  (891 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 257)  (903 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (910 257)  (910 257)  LC_0 Logic Functioning bit
 (38 1)  (912 257)  (912 257)  LC_0 Logic Functioning bit
 (41 1)  (915 257)  (915 257)  LC_0 Logic Functioning bit
 (43 1)  (917 257)  (917 257)  LC_0 Logic Functioning bit
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (888 258)  (888 258)  routing T_17_16.bnr_op_4 <X> T_17_16.lc_trk_g0_4
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 258)  (906 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 258)  (908 258)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 258)  (914 258)  LC_1 Logic Functioning bit
 (42 2)  (916 258)  (916 258)  LC_1 Logic Functioning bit
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (14 3)  (888 259)  (888 259)  routing T_17_16.bnr_op_4 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (31 3)  (905 259)  (905 259)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (40 3)  (914 259)  (914 259)  LC_1 Logic Functioning bit
 (42 3)  (916 259)  (916 259)  LC_1 Logic Functioning bit
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.bnr_op_1 <X> T_17_16.lc_trk_g1_1
 (21 4)  (895 260)  (895 260)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 260)  (907 260)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (50 4)  (924 260)  (924 260)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (892 261)  (892 261)  routing T_17_16.bnr_op_1 <X> T_17_16.lc_trk_g1_1
 (21 5)  (895 261)  (895 261)  routing T_17_16.bnr_op_3 <X> T_17_16.lc_trk_g1_3
 (26 5)  (900 261)  (900 261)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 261)  (910 261)  LC_2 Logic Functioning bit
 (25 6)  (899 262)  (899 262)  routing T_17_16.wire_logic_cluster/lc_6/out <X> T_17_16.lc_trk_g1_6
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (912 262)  (912 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (50 6)  (924 262)  (924 262)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 263)  (904 263)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (39 7)  (913 263)  (913 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (15 8)  (889 264)  (889 264)  routing T_17_16.rgt_op_1 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 264)  (892 264)  routing T_17_16.rgt_op_1 <X> T_17_16.lc_trk_g2_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 264)  (907 264)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (26 9)  (900 265)  (900 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 265)  (906 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (42 9)  (916 265)  (916 265)  LC_4 Logic Functioning bit
 (25 10)  (899 266)  (899 266)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g2_6
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 266)  (904 266)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (50 10)  (924 266)  (924 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 267)  (898 267)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g2_6
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g3_2 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (42 11)  (916 267)  (916 267)  LC_5 Logic Functioning bit
 (21 12)  (895 268)  (895 268)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (899 268)  (899 268)  routing T_17_16.rgt_op_2 <X> T_17_16.lc_trk_g3_2
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 268)  (901 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (50 12)  (924 268)  (924 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (896 269)  (896 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 269)  (898 269)  routing T_17_16.rgt_op_2 <X> T_17_16.lc_trk_g3_2
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_7 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (41 13)  (915 269)  (915 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (51 13)  (925 269)  (925 269)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (15 14)  (889 270)  (889 270)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 270)  (892 270)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g3_5
 (21 14)  (895 270)  (895 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (22 14)  (896 270)  (896 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (897 270)  (897 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (24 14)  (898 270)  (898 270)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (25 14)  (899 270)  (899 270)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g3_6
 (21 15)  (895 271)  (895 271)  routing T_17_16.sp4_h_l_34 <X> T_17_16.lc_trk_g3_7
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 271)  (898 271)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (14 0)  (942 256)  (942 256)  routing T_18_16.lft_op_0 <X> T_18_16.lc_trk_g0_0
 (15 1)  (943 257)  (943 257)  routing T_18_16.lft_op_0 <X> T_18_16.lc_trk_g0_0
 (17 1)  (945 257)  (945 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_5 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (943 258)  (943 258)  routing T_18_16.bot_op_5 <X> T_18_16.lc_trk_g0_5
 (17 2)  (945 258)  (945 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (954 258)  (954 258)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 258)  (962 258)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (40 2)  (968 258)  (968 258)  LC_1 Logic Functioning bit
 (42 2)  (970 258)  (970 258)  LC_1 Logic Functioning bit
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_5 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.bot_op_6 <X> T_18_16.lc_trk_g0_6
 (27 3)  (955 259)  (955 259)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 259)  (957 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (969 259)  (969 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (15 4)  (943 260)  (943 260)  routing T_18_16.bot_op_1 <X> T_18_16.lc_trk_g1_1
 (17 4)  (945 260)  (945 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (952 260)  (952 260)  routing T_18_16.bot_op_3 <X> T_18_16.lc_trk_g1_3
 (26 4)  (954 260)  (954 260)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 260)  (958 260)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 260)  (962 260)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (40 4)  (968 260)  (968 260)  LC_2 Logic Functioning bit
 (42 4)  (970 260)  (970 260)  LC_2 Logic Functioning bit
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (952 261)  (952 261)  routing T_18_16.bot_op_2 <X> T_18_16.lc_trk_g1_2
 (26 5)  (954 261)  (954 261)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 261)  (957 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 261)  (959 261)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_2/in_3
 (21 6)  (949 262)  (949 262)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 262)  (953 262)  routing T_18_16.wire_logic_cluster/lc_6/out <X> T_18_16.lc_trk_g1_6
 (26 6)  (954 262)  (954 262)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 262)  (959 262)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 262)  (962 262)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (50 6)  (978 262)  (978 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (943 263)  (943 263)  routing T_18_16.bot_op_4 <X> T_18_16.lc_trk_g1_4
 (17 7)  (945 263)  (945 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (950 263)  (950 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (954 263)  (954 263)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 263)  (955 263)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 263)  (957 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 263)  (959 263)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_3/in_3
 (48 7)  (976 263)  (976 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (29 8)  (957 264)  (957 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 264)  (958 264)  routing T_18_16.lc_trk_g0_5 <X> T_18_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 264)  (962 264)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 264)  (963 264)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.input_2_4
 (26 9)  (954 265)  (954 265)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 265)  (955 265)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 265)  (957 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 265)  (959 265)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (963 265)  (963 265)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.input_2_4
 (39 9)  (967 265)  (967 265)  LC_4 Logic Functioning bit
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 266)  (961 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 266)  (962 266)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (50 10)  (978 266)  (978 266)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (954 267)  (954 267)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g3_1
 (31 12)  (959 268)  (959 268)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (41 12)  (969 268)  (969 268)  LC_6 Logic Functioning bit
 (42 12)  (970 268)  (970 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g1_6 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (26 14)  (954 270)  (954 270)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 270)  (955 270)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 270)  (962 270)  routing T_18_16.lc_trk_g1_1 <X> T_18_16.wire_logic_cluster/lc_7/in_3
 (27 15)  (955 271)  (955 271)  routing T_18_16.lc_trk_g1_4 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 271)  (957 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (12 5)  (1738 261)  (1738 261)  routing T_33_16.lc_trk_g0_6 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (4 6)  (1730 262)  (1730 262)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g0_6
 (5 7)  (1731 263)  (1731 263)  routing T_33_16.span4_vert_b_14 <X> T_33_16.lc_trk_g0_6
 (7 7)  (1733 263)  (1733 263)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_b_14 lc_trk_g0_6


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_2_15

 (3 4)  (75 244)  (75 244)  routing T_2_15.sp12_v_t_23 <X> T_2_15.sp12_h_r_0


LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_9_15

 (26 0)  (464 240)  (464 240)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (467 240)  (467 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 240)  (468 240)  routing T_9_15.lc_trk_g0_5 <X> T_9_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 240)  (469 240)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 240)  (470 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 240)  (472 240)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 240)  (474 240)  LC_0 Logic Functioning bit
 (37 0)  (475 240)  (475 240)  LC_0 Logic Functioning bit
 (38 0)  (476 240)  (476 240)  LC_0 Logic Functioning bit
 (39 0)  (477 240)  (477 240)  LC_0 Logic Functioning bit
 (40 0)  (478 240)  (478 240)  LC_0 Logic Functioning bit
 (41 0)  (479 240)  (479 240)  LC_0 Logic Functioning bit
 (42 0)  (480 240)  (480 240)  LC_0 Logic Functioning bit
 (43 0)  (481 240)  (481 240)  LC_0 Logic Functioning bit
 (26 1)  (464 241)  (464 241)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 241)  (465 241)  routing T_9_15.lc_trk_g1_7 <X> T_9_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 241)  (467 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 241)  (469 241)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 241)  (470 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (471 241)  (471 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_0
 (34 1)  (472 241)  (472 241)  routing T_9_15.lc_trk_g3_1 <X> T_9_15.input_2_0
 (36 1)  (474 241)  (474 241)  LC_0 Logic Functioning bit
 (37 1)  (475 241)  (475 241)  LC_0 Logic Functioning bit
 (38 1)  (476 241)  (476 241)  LC_0 Logic Functioning bit
 (39 1)  (477 241)  (477 241)  LC_0 Logic Functioning bit
 (40 1)  (478 241)  (478 241)  LC_0 Logic Functioning bit
 (42 1)  (480 241)  (480 241)  LC_0 Logic Functioning bit
 (43 1)  (481 241)  (481 241)  LC_0 Logic Functioning bit
 (15 2)  (453 242)  (453 242)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (16 2)  (454 242)  (454 242)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (17 2)  (455 242)  (455 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (456 242)  (456 242)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (28 2)  (466 242)  (466 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 242)  (467 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 242)  (468 242)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 242)  (469 242)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 242)  (470 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 242)  (471 242)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 242)  (475 242)  LC_1 Logic Functioning bit
 (39 2)  (477 242)  (477 242)  LC_1 Logic Functioning bit
 (16 3)  (454 243)  (454 243)  routing T_9_15.sp12_h_r_12 <X> T_9_15.lc_trk_g0_4
 (17 3)  (455 243)  (455 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (18 3)  (456 243)  (456 243)  routing T_9_15.sp4_h_r_21 <X> T_9_15.lc_trk_g0_5
 (26 3)  (464 243)  (464 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 243)  (465 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 243)  (466 243)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 243)  (467 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 243)  (468 243)  routing T_9_15.lc_trk_g2_6 <X> T_9_15.wire_logic_cluster/lc_1/in_1
 (15 4)  (453 244)  (453 244)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g1_1
 (17 4)  (455 244)  (455 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (456 245)  (456 245)  routing T_9_15.top_op_1 <X> T_9_15.lc_trk_g1_1
 (21 6)  (459 246)  (459 246)  routing T_9_15.wire_logic_cluster/lc_7/out <X> T_9_15.lc_trk_g1_7
 (22 6)  (460 246)  (460 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (22 7)  (460 247)  (460 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 247)  (462 247)  routing T_9_15.top_op_6 <X> T_9_15.lc_trk_g1_6
 (25 7)  (463 247)  (463 247)  routing T_9_15.top_op_6 <X> T_9_15.lc_trk_g1_6
 (17 8)  (455 248)  (455 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (456 249)  (456 249)  routing T_9_15.sp4_r_v_b_33 <X> T_9_15.lc_trk_g2_1
 (25 10)  (463 250)  (463 250)  routing T_9_15.sp4_v_b_30 <X> T_9_15.lc_trk_g2_6
 (15 11)  (453 251)  (453 251)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g2_4
 (16 11)  (454 251)  (454 251)  routing T_9_15.sp4_v_t_33 <X> T_9_15.lc_trk_g2_4
 (17 11)  (455 251)  (455 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (460 251)  (460 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 251)  (461 251)  routing T_9_15.sp4_v_b_30 <X> T_9_15.lc_trk_g2_6
 (17 12)  (455 252)  (455 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 252)  (456 252)  routing T_9_15.wire_logic_cluster/lc_1/out <X> T_9_15.lc_trk_g3_1
 (22 13)  (460 253)  (460 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (461 253)  (461 253)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g3_2
 (24 13)  (462 253)  (462 253)  routing T_9_15.sp4_v_b_42 <X> T_9_15.lc_trk_g3_2
 (27 14)  (465 254)  (465 254)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 254)  (467 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 254)  (469 254)  routing T_9_15.lc_trk_g0_4 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 254)  (470 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (43 14)  (481 254)  (481 254)  LC_7 Logic Functioning bit
 (28 15)  (466 255)  (466 255)  routing T_9_15.lc_trk_g2_1 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 255)  (467 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 255)  (470 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (471 255)  (471 255)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_7
 (34 15)  (472 255)  (472 255)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_7
 (35 15)  (473 255)  (473 255)  routing T_9_15.lc_trk_g3_2 <X> T_9_15.input_2_7


LogicTile_10_15

 (0 0)  (492 240)  (492 240)  Negative Clock bit

 (17 0)  (509 240)  (509 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (14 1)  (506 241)  (506 241)  routing T_10_15.sp4_r_v_b_35 <X> T_10_15.lc_trk_g0_0
 (17 1)  (509 241)  (509 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (510 241)  (510 241)  routing T_10_15.sp4_r_v_b_34 <X> T_10_15.lc_trk_g0_1
 (0 2)  (492 242)  (492 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (1 2)  (493 242)  (493 242)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (2 2)  (494 242)  (494 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (509 242)  (509 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (510 242)  (510 242)  routing T_10_15.wire_logic_cluster/lc_5/out <X> T_10_15.lc_trk_g0_5
 (22 2)  (514 242)  (514 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (515 242)  (515 242)  routing T_10_15.sp12_h_l_12 <X> T_10_15.lc_trk_g0_7
 (26 2)  (518 242)  (518 242)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 242)  (521 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 242)  (523 242)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 242)  (524 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 242)  (525 242)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 242)  (527 242)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_1
 (36 2)  (528 242)  (528 242)  LC_1 Logic Functioning bit
 (0 3)  (492 243)  (492 243)  routing T_10_15.glb_netwk_7 <X> T_10_15.wire_logic_cluster/lc_7/clk
 (28 3)  (520 243)  (520 243)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 243)  (521 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 243)  (523 243)  routing T_10_15.lc_trk_g2_6 <X> T_10_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 243)  (524 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 243)  (527 243)  routing T_10_15.lc_trk_g0_7 <X> T_10_15.input_2_1
 (42 3)  (534 243)  (534 243)  LC_1 Logic Functioning bit
 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (506 244)  (506 244)  routing T_10_15.lft_op_0 <X> T_10_15.lc_trk_g1_0
 (21 4)  (513 244)  (513 244)  routing T_10_15.wire_logic_cluster/lc_3/out <X> T_10_15.lc_trk_g1_3
 (22 4)  (514 244)  (514 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (520 244)  (520 244)  routing T_10_15.lc_trk_g2_1 <X> T_10_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 244)  (521 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 244)  (524 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 244)  (525 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 244)  (526 244)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 244)  (530 244)  LC_2 Logic Functioning bit
 (41 4)  (533 244)  (533 244)  LC_2 Logic Functioning bit
 (45 4)  (537 244)  (537 244)  LC_2 Logic Functioning bit
 (46 4)  (538 244)  (538 244)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (542 244)  (542 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (507 245)  (507 245)  routing T_10_15.lft_op_0 <X> T_10_15.lc_trk_g1_0
 (17 5)  (509 245)  (509 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (518 245)  (518 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 245)  (519 245)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 245)  (521 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 245)  (523 245)  routing T_10_15.lc_trk_g3_2 <X> T_10_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 245)  (528 245)  LC_2 Logic Functioning bit
 (38 5)  (530 245)  (530 245)  LC_2 Logic Functioning bit
 (25 6)  (517 246)  (517 246)  routing T_10_15.sp4_h_r_14 <X> T_10_15.lc_trk_g1_6
 (26 6)  (518 246)  (518 246)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 246)  (519 246)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 246)  (520 246)  routing T_10_15.lc_trk_g3_1 <X> T_10_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 246)  (521 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 246)  (523 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 246)  (524 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 246)  (525 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 246)  (526 246)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (16 7)  (508 247)  (508 247)  routing T_10_15.sp12_h_r_12 <X> T_10_15.lc_trk_g1_4
 (17 7)  (509 247)  (509 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (22 7)  (514 247)  (514 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (515 247)  (515 247)  routing T_10_15.sp4_h_r_14 <X> T_10_15.lc_trk_g1_6
 (24 7)  (516 247)  (516 247)  routing T_10_15.sp4_h_r_14 <X> T_10_15.lc_trk_g1_6
 (27 7)  (519 247)  (519 247)  routing T_10_15.lc_trk_g1_4 <X> T_10_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 247)  (521 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 247)  (523 247)  routing T_10_15.lc_trk_g3_7 <X> T_10_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 247)  (524 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (531 247)  (531 247)  LC_3 Logic Functioning bit
 (5 8)  (497 248)  (497 248)  routing T_10_15.sp4_v_t_43 <X> T_10_15.sp4_h_r_6
 (14 8)  (506 248)  (506 248)  routing T_10_15.sp4_h_l_21 <X> T_10_15.lc_trk_g2_0
 (15 8)  (507 248)  (507 248)  routing T_10_15.sp4_h_r_25 <X> T_10_15.lc_trk_g2_1
 (16 8)  (508 248)  (508 248)  routing T_10_15.sp4_h_r_25 <X> T_10_15.lc_trk_g2_1
 (17 8)  (509 248)  (509 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (514 248)  (514 248)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (516 248)  (516 248)  routing T_10_15.tnl_op_3 <X> T_10_15.lc_trk_g2_3
 (28 8)  (520 248)  (520 248)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 248)  (521 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 248)  (522 248)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 248)  (523 248)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 248)  (524 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 248)  (525 248)  routing T_10_15.lc_trk_g2_5 <X> T_10_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 248)  (528 248)  LC_4 Logic Functioning bit
 (37 8)  (529 248)  (529 248)  LC_4 Logic Functioning bit
 (39 8)  (531 248)  (531 248)  LC_4 Logic Functioning bit
 (40 8)  (532 248)  (532 248)  LC_4 Logic Functioning bit
 (42 8)  (534 248)  (534 248)  LC_4 Logic Functioning bit
 (43 8)  (535 248)  (535 248)  LC_4 Logic Functioning bit
 (50 8)  (542 248)  (542 248)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 249)  (507 249)  routing T_10_15.sp4_h_l_21 <X> T_10_15.lc_trk_g2_0
 (16 9)  (508 249)  (508 249)  routing T_10_15.sp4_h_l_21 <X> T_10_15.lc_trk_g2_0
 (17 9)  (509 249)  (509 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (510 249)  (510 249)  routing T_10_15.sp4_h_r_25 <X> T_10_15.lc_trk_g2_1
 (21 9)  (513 249)  (513 249)  routing T_10_15.tnl_op_3 <X> T_10_15.lc_trk_g2_3
 (28 9)  (520 249)  (520 249)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 249)  (521 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 249)  (522 249)  routing T_10_15.lc_trk_g2_7 <X> T_10_15.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 249)  (528 249)  LC_4 Logic Functioning bit
 (37 9)  (529 249)  (529 249)  LC_4 Logic Functioning bit
 (38 9)  (530 249)  (530 249)  LC_4 Logic Functioning bit
 (41 9)  (533 249)  (533 249)  LC_4 Logic Functioning bit
 (43 9)  (535 249)  (535 249)  LC_4 Logic Functioning bit
 (15 10)  (507 250)  (507 250)  routing T_10_15.sp4_v_t_32 <X> T_10_15.lc_trk_g2_5
 (16 10)  (508 250)  (508 250)  routing T_10_15.sp4_v_t_32 <X> T_10_15.lc_trk_g2_5
 (17 10)  (509 250)  (509 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (513 250)  (513 250)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g2_7
 (22 10)  (514 250)  (514 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (515 250)  (515 250)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g2_7
 (28 10)  (520 250)  (520 250)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 250)  (521 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 250)  (524 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 250)  (526 250)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 250)  (527 250)  routing T_10_15.lc_trk_g0_5 <X> T_10_15.input_2_5
 (43 10)  (535 250)  (535 250)  LC_5 Logic Functioning bit
 (45 10)  (537 250)  (537 250)  LC_5 Logic Functioning bit
 (21 11)  (513 251)  (513 251)  routing T_10_15.sp4_v_t_26 <X> T_10_15.lc_trk_g2_7
 (22 11)  (514 251)  (514 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 251)  (517 251)  routing T_10_15.sp4_r_v_b_38 <X> T_10_15.lc_trk_g2_6
 (26 11)  (518 251)  (518 251)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 251)  (520 251)  routing T_10_15.lc_trk_g2_3 <X> T_10_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 251)  (521 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 251)  (523 251)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 251)  (524 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (528 251)  (528 251)  LC_5 Logic Functioning bit
 (38 11)  (530 251)  (530 251)  LC_5 Logic Functioning bit
 (43 11)  (535 251)  (535 251)  LC_5 Logic Functioning bit
 (46 11)  (538 251)  (538 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (507 252)  (507 252)  routing T_10_15.tnr_op_1 <X> T_10_15.lc_trk_g3_1
 (17 12)  (509 252)  (509 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (25 12)  (517 252)  (517 252)  routing T_10_15.wire_logic_cluster/lc_2/out <X> T_10_15.lc_trk_g3_2
 (27 12)  (519 252)  (519 252)  routing T_10_15.lc_trk_g1_0 <X> T_10_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 252)  (521 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 252)  (523 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 252)  (524 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 252)  (525 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 252)  (526 252)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 252)  (529 252)  LC_6 Logic Functioning bit
 (39 12)  (531 252)  (531 252)  LC_6 Logic Functioning bit
 (40 12)  (532 252)  (532 252)  LC_6 Logic Functioning bit
 (45 12)  (537 252)  (537 252)  LC_6 Logic Functioning bit
 (14 13)  (506 253)  (506 253)  routing T_10_15.tnl_op_0 <X> T_10_15.lc_trk_g3_0
 (15 13)  (507 253)  (507 253)  routing T_10_15.tnl_op_0 <X> T_10_15.lc_trk_g3_0
 (17 13)  (509 253)  (509 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (514 253)  (514 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (518 253)  (518 253)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 253)  (519 253)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 253)  (521 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 253)  (523 253)  routing T_10_15.lc_trk_g3_6 <X> T_10_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 253)  (524 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (525 253)  (525 253)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.input_2_6
 (36 13)  (528 253)  (528 253)  LC_6 Logic Functioning bit
 (37 13)  (529 253)  (529 253)  LC_6 Logic Functioning bit
 (39 13)  (531 253)  (531 253)  LC_6 Logic Functioning bit
 (40 13)  (532 253)  (532 253)  LC_6 Logic Functioning bit
 (42 13)  (534 253)  (534 253)  LC_6 Logic Functioning bit
 (21 14)  (513 254)  (513 254)  routing T_10_15.rgt_op_7 <X> T_10_15.lc_trk_g3_7
 (22 14)  (514 254)  (514 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (516 254)  (516 254)  routing T_10_15.rgt_op_7 <X> T_10_15.lc_trk_g3_7
 (25 14)  (517 254)  (517 254)  routing T_10_15.wire_logic_cluster/lc_6/out <X> T_10_15.lc_trk_g3_6
 (28 14)  (520 254)  (520 254)  routing T_10_15.lc_trk_g2_0 <X> T_10_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 254)  (521 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 254)  (524 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 254)  (526 254)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 254)  (527 254)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.input_2_7
 (43 14)  (535 254)  (535 254)  LC_7 Logic Functioning bit
 (45 14)  (537 254)  (537 254)  LC_7 Logic Functioning bit
 (22 15)  (514 255)  (514 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 255)  (519 255)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 255)  (520 255)  routing T_10_15.lc_trk_g3_0 <X> T_10_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 255)  (521 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 255)  (523 255)  routing T_10_15.lc_trk_g1_3 <X> T_10_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 255)  (524 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (526 255)  (526 255)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.input_2_7
 (35 15)  (527 255)  (527 255)  routing T_10_15.lc_trk_g1_6 <X> T_10_15.input_2_7
 (36 15)  (528 255)  (528 255)  LC_7 Logic Functioning bit
 (38 15)  (530 255)  (530 255)  LC_7 Logic Functioning bit
 (43 15)  (535 255)  (535 255)  LC_7 Logic Functioning bit
 (46 15)  (538 255)  (538 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_11_15

 (14 1)  (560 241)  (560 241)  routing T_11_15.sp4_r_v_b_35 <X> T_11_15.lc_trk_g0_0
 (17 1)  (563 241)  (563 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (571 242)  (571 242)  routing T_11_15.sp4_h_l_11 <X> T_11_15.lc_trk_g0_6
 (0 3)  (546 243)  (546 243)  routing T_11_15.glb_netwk_7 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (22 3)  (568 243)  (568 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (569 243)  (569 243)  routing T_11_15.sp4_h_l_11 <X> T_11_15.lc_trk_g0_6
 (24 3)  (570 243)  (570 243)  routing T_11_15.sp4_h_l_11 <X> T_11_15.lc_trk_g0_6
 (25 3)  (571 243)  (571 243)  routing T_11_15.sp4_h_l_11 <X> T_11_15.lc_trk_g0_6
 (26 14)  (572 254)  (572 254)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (575 254)  (575 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 254)  (577 254)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 254)  (578 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (45 14)  (591 254)  (591 254)  LC_7 Logic Functioning bit
 (15 15)  (561 255)  (561 255)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g3_4
 (16 15)  (562 255)  (562 255)  routing T_11_15.sp4_v_t_33 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (27 15)  (573 255)  (573 255)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 255)  (574 255)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 255)  (575 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 255)  (577 255)  routing T_11_15.lc_trk_g0_6 <X> T_11_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (583 255)  (583 255)  LC_7 Logic Functioning bit
 (39 15)  (585 255)  (585 255)  LC_7 Logic Functioning bit


LogicTile_12_15

 (15 0)  (615 240)  (615 240)  routing T_12_15.bot_op_1 <X> T_12_15.lc_trk_g0_1
 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (27 0)  (627 240)  (627 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 240)  (628 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 240)  (630 240)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 240)  (634 240)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 240)  (635 240)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (40 0)  (640 240)  (640 240)  LC_0 Logic Functioning bit
 (41 0)  (641 240)  (641 240)  LC_0 Logic Functioning bit
 (42 0)  (642 240)  (642 240)  LC_0 Logic Functioning bit
 (43 0)  (643 240)  (643 240)  LC_0 Logic Functioning bit
 (47 0)  (647 240)  (647 240)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (21 1)  (621 241)  (621 241)  routing T_12_15.sp12_h_l_16 <X> T_12_15.lc_trk_g0_3
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.bot_op_2 <X> T_12_15.lc_trk_g0_2
 (27 1)  (627 241)  (627 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 241)  (628 241)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 241)  (629 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 241)  (631 241)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 241)  (632 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (633 241)  (633 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (34 1)  (634 241)  (634 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (35 1)  (635 241)  (635 241)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.input_2_0
 (36 1)  (636 241)  (636 241)  LC_0 Logic Functioning bit
 (37 1)  (637 241)  (637 241)  LC_0 Logic Functioning bit
 (38 1)  (638 241)  (638 241)  LC_0 Logic Functioning bit
 (39 1)  (639 241)  (639 241)  LC_0 Logic Functioning bit
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (10 2)  (610 242)  (610 242)  routing T_12_15.sp4_v_b_8 <X> T_12_15.sp4_h_l_36
 (17 2)  (617 242)  (617 242)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (626 242)  (626 242)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 242)  (634 242)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 242)  (635 242)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_1
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (42 2)  (642 242)  (642 242)  LC_1 Logic Functioning bit
 (43 2)  (643 242)  (643 242)  LC_1 Logic Functioning bit
 (27 3)  (627 243)  (627 243)  routing T_12_15.lc_trk_g1_4 <X> T_12_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 243)  (629 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 243)  (630 243)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 243)  (631 243)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 243)  (632 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (633 243)  (633 243)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_1
 (35 3)  (635 243)  (635 243)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.input_2_1
 (36 3)  (636 243)  (636 243)  LC_1 Logic Functioning bit
 (37 3)  (637 243)  (637 243)  LC_1 Logic Functioning bit
 (38 3)  (638 243)  (638 243)  LC_1 Logic Functioning bit
 (39 3)  (639 243)  (639 243)  LC_1 Logic Functioning bit
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (14 4)  (614 244)  (614 244)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 244)  (624 244)  routing T_12_15.bot_op_3 <X> T_12_15.lc_trk_g1_3
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 244)  (630 244)  routing T_12_15.lc_trk_g0_5 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 244)  (635 244)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_2
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (41 4)  (641 244)  (641 244)  LC_2 Logic Functioning bit
 (43 4)  (643 244)  (643 244)  LC_2 Logic Functioning bit
 (14 5)  (614 245)  (614 245)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (16 5)  (616 245)  (616 245)  routing T_12_15.sp4_v_b_8 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 245)  (625 245)  routing T_12_15.sp4_r_v_b_26 <X> T_12_15.lc_trk_g1_2
 (28 5)  (628 245)  (628 245)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (634 245)  (634 245)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_2
 (35 5)  (635 245)  (635 245)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.input_2_2
 (36 5)  (636 245)  (636 245)  LC_2 Logic Functioning bit
 (38 5)  (638 245)  (638 245)  LC_2 Logic Functioning bit
 (39 5)  (639 245)  (639 245)  LC_2 Logic Functioning bit
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (51 5)  (651 245)  (651 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (615 246)  (615 246)  routing T_12_15.bot_op_5 <X> T_12_15.lc_trk_g1_5
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 246)  (624 246)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g1_7
 (14 7)  (614 247)  (614 247)  routing T_12_15.sp12_h_r_20 <X> T_12_15.lc_trk_g1_4
 (16 7)  (616 247)  (616 247)  routing T_12_15.sp12_h_r_20 <X> T_12_15.lc_trk_g1_4
 (17 7)  (617 247)  (617 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (21 7)  (621 247)  (621 247)  routing T_12_15.top_op_7 <X> T_12_15.lc_trk_g1_7
 (1 8)  (601 248)  (601 248)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (26 8)  (626 248)  (626 248)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (635 248)  (635 248)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_4
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (42 8)  (642 248)  (642 248)  LC_4 Logic Functioning bit
 (43 8)  (643 248)  (643 248)  LC_4 Logic Functioning bit
 (1 9)  (601 249)  (601 249)  routing T_12_15.glb_netwk_4 <X> T_12_15.glb2local_1
 (14 9)  (614 249)  (614 249)  routing T_12_15.tnl_op_0 <X> T_12_15.lc_trk_g2_0
 (15 9)  (615 249)  (615 249)  routing T_12_15.tnl_op_0 <X> T_12_15.lc_trk_g2_0
 (17 9)  (617 249)  (617 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g2_4 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 249)  (632 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (634 249)  (634 249)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.input_2_4
 (36 9)  (636 249)  (636 249)  LC_4 Logic Functioning bit
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (38 9)  (638 249)  (638 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (12 10)  (612 250)  (612 250)  routing T_12_15.sp4_v_b_8 <X> T_12_15.sp4_h_l_45
 (21 10)  (621 250)  (621 250)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g2_7
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g2_0 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (14 11)  (614 251)  (614 251)  routing T_12_15.sp12_v_b_20 <X> T_12_15.lc_trk_g2_4
 (16 11)  (616 251)  (616 251)  routing T_12_15.sp12_v_b_20 <X> T_12_15.lc_trk_g2_4
 (17 11)  (617 251)  (617 251)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (621 251)  (621 251)  routing T_12_15.sp12_v_b_7 <X> T_12_15.lc_trk_g2_7
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (21 12)  (621 252)  (621 252)  routing T_12_15.sp4_h_r_35 <X> T_12_15.lc_trk_g3_3
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_h_r_35 <X> T_12_15.lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp4_h_r_35 <X> T_12_15.lc_trk_g3_3
 (11 14)  (611 254)  (611 254)  routing T_12_15.sp4_v_b_8 <X> T_12_15.sp4_v_t_46
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 254)  (633 254)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 254)  (634 254)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 254)  (636 254)  LC_7 Logic Functioning bit
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (40 14)  (640 254)  (640 254)  LC_7 Logic Functioning bit
 (42 14)  (642 254)  (642 254)  LC_7 Logic Functioning bit
 (12 15)  (612 255)  (612 255)  routing T_12_15.sp4_v_b_8 <X> T_12_15.sp4_v_t_46
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (623 255)  (623 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (25 15)  (625 255)  (625 255)  routing T_12_15.sp4_h_r_30 <X> T_12_15.lc_trk_g3_6
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 255)  (636 255)  LC_7 Logic Functioning bit
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (38 15)  (638 255)  (638 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g0_1
 (16 0)  (670 240)  (670 240)  routing T_13_15.sp4_v_b_17 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 240)  (677 240)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 240)  (689 240)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_0
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (15 1)  (669 241)  (669 241)  routing T_13_15.bot_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 241)  (675 241)  routing T_13_15.sp12_h_l_16 <X> T_13_15.lc_trk_g0_3
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 241)  (687 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_0
 (34 1)  (688 241)  (688 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (39 1)  (693 241)  (693 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (668 242)  (668 242)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g0_4
 (15 2)  (669 242)  (669 242)  routing T_13_15.bot_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (675 242)  (675 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 242)  (678 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (41 3)  (695 243)  (695 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (4 4)  (658 244)  (658 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (6 4)  (660 244)  (660 244)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (14 4)  (668 244)  (668 244)  routing T_13_15.bnr_op_0 <X> T_13_15.lc_trk_g1_0
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.bot_op_3 <X> T_13_15.lc_trk_g1_3
 (25 4)  (679 244)  (679 244)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (37 4)  (691 244)  (691 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (659 245)  (659 245)  routing T_13_15.sp4_h_l_44 <X> T_13_15.sp4_v_b_3
 (14 5)  (668 245)  (668 245)  routing T_13_15.bnr_op_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (42 5)  (696 245)  (696 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 246)  (677 246)  routing T_13_15.sp4_v_b_23 <X> T_13_15.lc_trk_g1_7
 (24 6)  (678 246)  (678 246)  routing T_13_15.sp4_v_b_23 <X> T_13_15.lc_trk_g1_7
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (50 6)  (704 246)  (704 246)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (669 247)  (669 247)  routing T_13_15.bot_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.bot_op_6 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (21 8)  (675 248)  (675 248)  routing T_13_15.sp4_v_t_22 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_v_t_22 <X> T_13_15.lc_trk_g2_3
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 248)  (691 248)  LC_4 Logic Functioning bit
 (39 8)  (693 248)  (693 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (43 8)  (697 248)  (697 248)  LC_4 Logic Functioning bit
 (21 9)  (675 249)  (675 249)  routing T_13_15.sp4_v_t_22 <X> T_13_15.lc_trk_g2_3
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (43 9)  (697 249)  (697 249)  LC_4 Logic Functioning bit
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (42 10)  (696 250)  (696 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (8 11)  (662 251)  (662 251)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_t_42
 (15 11)  (669 251)  (669 251)  routing T_13_15.tnr_op_4 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (689 251)  (689 251)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.input_2_5
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (40 11)  (694 251)  (694 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (42 11)  (696 251)  (696 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (4 12)  (658 252)  (658 252)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_b_9
 (6 12)  (660 252)  (660 252)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_b_9
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 252)  (672 252)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (679 252)  (679 252)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g3_2
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (37 12)  (691 252)  (691 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (5 13)  (659 253)  (659 253)  routing T_13_15.sp4_h_l_38 <X> T_13_15.sp4_v_b_9
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (677 253)  (677 253)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g3_2
 (25 13)  (679 253)  (679 253)  routing T_13_15.sp4_v_t_23 <X> T_13_15.lc_trk_g3_2
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 253)  (686 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (687 253)  (687 253)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.input_2_6
 (34 13)  (688 253)  (688 253)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.input_2_6
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (37 13)  (691 253)  (691 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (40 13)  (694 253)  (694 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (40 14)  (694 254)  (694 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (47 14)  (701 254)  (701 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (40 15)  (694 255)  (694 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (6 0)  (714 240)  (714 240)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_v_b_0
 (5 1)  (713 241)  (713 241)  routing T_14_15.sp4_v_t_44 <X> T_14_15.sp4_v_b_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_h_r_14 <X> T_14_15.lc_trk_g0_6
 (27 4)  (735 244)  (735 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 244)  (738 244)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 244)  (741 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 244)  (742 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 244)  (743 244)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_2
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (26 5)  (734 245)  (734 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 245)  (739 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 245)  (740 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (743 245)  (743 245)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_2
 (38 5)  (746 245)  (746 245)  LC_2 Logic Functioning bit
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (14 7)  (722 247)  (722 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp4_h_r_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (25 8)  (733 248)  (733 248)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g2_2
 (22 9)  (730 249)  (730 249)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (25 12)  (733 252)  (733 252)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g3_2
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 253)  (732 253)  routing T_14_15.rgt_op_2 <X> T_14_15.lc_trk_g3_2
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (720 254)  (720 254)  routing T_14_15.sp4_v_t_40 <X> T_14_15.sp4_h_l_46
 (8 15)  (716 255)  (716 255)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_v_t_47
 (11 15)  (719 255)  (719 255)  routing T_14_15.sp4_v_t_40 <X> T_14_15.sp4_h_l_46
 (13 15)  (721 255)  (721 255)  routing T_14_15.sp4_v_t_40 <X> T_14_15.sp4_h_l_46


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 240)  (792 240)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 241)  (793 241)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 242)  (776 242)  routing T_15_15.wire_logic_cluster/lc_4/out <X> T_15_15.lc_trk_g0_4
 (21 2)  (783 242)  (783 242)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (788 242)  (788 242)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 244)  (797 244)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.input_2_2
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 245)  (794 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (797 245)  (797 245)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.input_2_2
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (788 246)  (788 246)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_3
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (797 247)  (797 247)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_3
 (37 7)  (799 247)  (799 247)  LC_3 Logic Functioning bit
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (21 8)  (783 248)  (783 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 248)  (800 248)  LC_4 Logic Functioning bit
 (39 8)  (801 248)  (801 248)  LC_4 Logic Functioning bit
 (41 8)  (803 248)  (803 248)  LC_4 Logic Functioning bit
 (43 8)  (805 248)  (805 248)  LC_4 Logic Functioning bit
 (45 8)  (807 248)  (807 248)  LC_4 Logic Functioning bit
 (50 8)  (812 248)  (812 248)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (814 248)  (814 248)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (39 9)  (801 249)  (801 249)  LC_4 Logic Functioning bit
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (0 10)  (762 250)  (762 250)  routing T_15_15.glb_netwk_7 <X> T_15_15.glb2local_2
 (1 10)  (763 250)  (763 250)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_7 glb2local_2
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g2_5
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.tnr_op_7 <X> T_15_15.lc_trk_g2_7
 (26 10)  (788 250)  (788 250)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 250)  (797 250)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_5
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (0 11)  (762 251)  (762 251)  routing T_15_15.glb_netwk_7 <X> T_15_15.glb2local_2
 (1 11)  (763 251)  (763 251)  routing T_15_15.glb_netwk_7 <X> T_15_15.glb2local_2
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.tnl_op_6 <X> T_15_15.lc_trk_g2_6
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (797 251)  (797 251)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_5
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.tnr_op_3 <X> T_15_15.lc_trk_g3_3
 (25 14)  (787 254)  (787 254)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g3_6
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_7
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g3_6
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.input_2_7
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (37 0)  (853 240)  (853 240)  LC_0 Logic Functioning bit
 (38 0)  (854 240)  (854 240)  LC_0 Logic Functioning bit
 (39 0)  (855 240)  (855 240)  LC_0 Logic Functioning bit
 (41 0)  (857 240)  (857 240)  LC_0 Logic Functioning bit
 (43 0)  (859 240)  (859 240)  LC_0 Logic Functioning bit
 (21 1)  (837 241)  (837 241)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (36 1)  (852 241)  (852 241)  LC_0 Logic Functioning bit
 (37 1)  (853 241)  (853 241)  LC_0 Logic Functioning bit
 (38 1)  (854 241)  (854 241)  LC_0 Logic Functioning bit
 (39 1)  (855 241)  (855 241)  LC_0 Logic Functioning bit
 (41 1)  (857 241)  (857 241)  LC_0 Logic Functioning bit
 (43 1)  (859 241)  (859 241)  LC_0 Logic Functioning bit
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.top_op_7 <X> T_16_15.lc_trk_g0_7
 (25 2)  (841 242)  (841 242)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g0_6
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (43 2)  (859 242)  (859 242)  LC_1 Logic Functioning bit
 (21 3)  (837 243)  (837 243)  routing T_16_15.top_op_7 <X> T_16_15.lc_trk_g0_7
 (22 3)  (838 243)  (838 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (27 3)  (843 243)  (843 243)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 243)  (845 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 243)  (848 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 243)  (849 243)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.input_2_1
 (37 3)  (853 243)  (853 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (15 4)  (831 244)  (831 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 244)  (834 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 244)  (857 244)  LC_2 Logic Functioning bit
 (42 4)  (858 244)  (858 244)  LC_2 Logic Functioning bit
 (43 4)  (859 244)  (859 244)  LC_2 Logic Functioning bit
 (50 4)  (866 244)  (866 244)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 245)  (830 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (15 5)  (831 245)  (831 245)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (842 245)  (842 245)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 245)  (843 245)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (14 6)  (830 246)  (830 246)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g1_4
 (21 6)  (837 246)  (837 246)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (841 246)  (841 246)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g1_6
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (50 6)  (866 246)  (866 246)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 247)  (844 247)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (47 7)  (863 247)  (863 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (830 248)  (830 248)  routing T_16_15.wire_logic_cluster/lc_0/out <X> T_16_15.lc_trk_g2_0
 (15 8)  (831 248)  (831 248)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g2_1
 (16 8)  (832 248)  (832 248)  routing T_16_15.sp4_v_t_28 <X> T_16_15.lc_trk_g2_1
 (17 8)  (833 248)  (833 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (40 8)  (856 248)  (856 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (42 8)  (858 248)  (858 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 249)  (847 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (10 10)  (826 250)  (826 250)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_l_42
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (41 10)  (857 250)  (857 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 251)  (846 251)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (852 251)  (852 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (46 12)  (862 252)  (862 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (38 13)  (854 253)  (854 253)  LC_6 Logic Functioning bit
 (39 13)  (855 253)  (855 253)  LC_6 Logic Functioning bit
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 254)  (850 254)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (14 15)  (830 255)  (830 255)  routing T_16_15.sp12_v_b_20 <X> T_16_15.lc_trk_g3_4
 (16 15)  (832 255)  (832 255)  routing T_16_15.sp12_v_b_20 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.input_2_7
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit


LogicTile_18_15

 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 240)  (956 240)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 240)  (963 240)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.input_2_0
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g0_6 <X> T_18_15.input_2_0
 (1 2)  (929 242)  (929 242)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (22 3)  (950 243)  (950 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 243)  (952 243)  routing T_18_15.top_op_6 <X> T_18_15.lc_trk_g0_6
 (25 3)  (953 243)  (953 243)  routing T_18_15.top_op_6 <X> T_18_15.lc_trk_g0_6
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 244)  (953 244)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g1_2
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (954 245)  (954 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 245)  (955 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 245)  (956 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 245)  (957 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.wire_logic_cluster/lc_5/out <X> T_18_15.lc_trk_g1_5
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (27 8)  (955 248)  (955 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 248)  (956 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 248)  (958 248)  routing T_18_15.lc_trk_g3_4 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (45 8)  (973 248)  (973 248)  LC_4 Logic Functioning bit
 (26 9)  (954 249)  (954 249)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 249)  (955 249)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 249)  (956 249)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 249)  (957 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (44 10)  (972 250)  (972 250)  LC_5 Logic Functioning bit
 (45 10)  (973 250)  (973 250)  LC_5 Logic Functioning bit
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (21 12)  (949 252)  (949 252)  routing T_18_15.sp4_v_t_22 <X> T_18_15.lc_trk_g3_3
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_v_t_22 <X> T_18_15.lc_trk_g3_3
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (41 12)  (969 252)  (969 252)  LC_6 Logic Functioning bit
 (43 12)  (971 252)  (971 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (14 13)  (942 253)  (942 253)  routing T_18_15.tnl_op_0 <X> T_18_15.lc_trk_g3_0
 (15 13)  (943 253)  (943 253)  routing T_18_15.tnl_op_0 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_v_t_22 <X> T_18_15.lc_trk_g3_3
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (14 14)  (942 254)  (942 254)  routing T_18_15.wire_logic_cluster/lc_4/out <X> T_18_15.lc_trk_g3_4
 (25 14)  (953 254)  (953 254)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g3_6
 (17 15)  (945 255)  (945 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_20_15

 (3 5)  (1039 245)  (1039 245)  routing T_20_15.sp12_h_l_23 <X> T_20_15.sp12_h_r_0


LogicTile_22_15

 (3 13)  (1147 253)  (1147 253)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_h_r_1


LogicTile_28_15

 (2 8)  (1458 248)  (1458 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_30_15

 (3 0)  (1567 240)  (1567 240)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_v_b_0


LogicTile_31_15

 (5 0)  (1623 240)  (1623 240)  routing T_31_15.sp4_h_l_44 <X> T_31_15.sp4_h_r_0
 (4 1)  (1622 241)  (1622 241)  routing T_31_15.sp4_h_l_44 <X> T_31_15.sp4_h_r_0


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (6 4)  (1732 244)  (1732 244)  routing T_33_15.span12_horz_21 <X> T_33_15.lc_trk_g0_5
 (7 4)  (1733 244)  (1733 244)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_21 lc_trk_g0_5
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (1734 245)  (1734 245)  routing T_33_15.span12_horz_21 <X> T_33_15.lc_trk_g0_5
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (11 6)  (1737 246)  (1737 246)  routing T_33_15.span4_horz_13 <X> T_33_15.span4_vert_t_14
 (12 6)  (1738 246)  (1738 246)  routing T_33_15.span4_horz_13 <X> T_33_15.span4_vert_t_14
 (13 10)  (1739 250)  (1739 250)  routing T_33_15.lc_trk_g0_5 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (16 14)  (1742 254)  (1742 254)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_11_14

 (26 2)  (572 226)  (572 226)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 226)  (579 226)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (42 2)  (588 226)  (588 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (51 2)  (597 226)  (597 226)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (571 227)  (571 227)  routing T_11_14.sp4_r_v_b_30 <X> T_11_14.lc_trk_g0_6
 (26 3)  (572 227)  (572 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 227)  (573 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 227)  (574 227)  routing T_11_14.lc_trk_g3_6 <X> T_11_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 227)  (575 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (578 227)  (578 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (579 227)  (579 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_1
 (35 3)  (581 227)  (581 227)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.input_2_1
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (42 3)  (588 227)  (588 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (5 8)  (551 232)  (551 232)  routing T_11_14.sp4_v_t_43 <X> T_11_14.sp4_h_r_6
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_v_t_30 <X> T_11_14.lc_trk_g2_3
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.sp4_r_v_b_38 <X> T_11_14.lc_trk_g2_6
 (22 15)  (568 239)  (568 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 239)  (570 239)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g3_6
 (25 15)  (571 239)  (571 239)  routing T_11_14.tnl_op_6 <X> T_11_14.lc_trk_g3_6


LogicTile_12_14

 (0 0)  (600 224)  (600 224)  Negative Clock bit

 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (626 226)  (626 226)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 226)  (634 226)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (43 2)  (643 226)  (643 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (27 3)  (627 227)  (627 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 227)  (628 227)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 227)  (632 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (634 227)  (634 227)  routing T_12_14.lc_trk_g1_0 <X> T_12_14.input_2_1
 (37 3)  (637 227)  (637 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (44 3)  (644 227)  (644 227)  LC_1 Logic Functioning bit
 (21 4)  (621 228)  (621 228)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g1_3
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 228)  (633 228)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 228)  (635 228)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_2
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (15 5)  (615 229)  (615 229)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g1_0
 (16 5)  (616 229)  (616 229)  routing T_12_14.sp4_v_t_5 <X> T_12_14.lc_trk_g1_0
 (17 5)  (617 229)  (617 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_2
 (34 5)  (634 229)  (634 229)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_2
 (35 5)  (635 229)  (635 229)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.input_2_2
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (38 5)  (638 229)  (638 229)  LC_2 Logic Functioning bit
 (44 5)  (644 229)  (644 229)  LC_2 Logic Functioning bit
 (15 6)  (615 230)  (615 230)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (625 230)  (625 230)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 230)  (635 230)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (41 6)  (641 230)  (641 230)  LC_3 Logic Functioning bit
 (43 6)  (643 230)  (643 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (18 7)  (618 231)  (618 231)  routing T_12_14.top_op_5 <X> T_12_14.lc_trk_g1_5
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (623 231)  (623 231)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.sp4_v_t_3 <X> T_12_14.lc_trk_g1_6
 (27 7)  (627 231)  (627 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (634 231)  (634 231)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.input_2_3
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (44 7)  (644 231)  (644 231)  LC_3 Logic Functioning bit
 (5 8)  (605 232)  (605 232)  routing T_12_14.sp4_v_t_43 <X> T_12_14.sp4_h_r_6
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (623 232)  (623 232)  routing T_12_14.sp12_v_b_11 <X> T_12_14.lc_trk_g2_3
 (8 10)  (608 234)  (608 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (9 10)  (609 234)  (609 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (10 10)  (610 234)  (610 234)  routing T_12_14.sp4_v_t_36 <X> T_12_14.sp4_h_l_42
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 234)  (627 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 234)  (631 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 234)  (634 234)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (45 10)  (645 234)  (645 234)  LC_5 Logic Functioning bit
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 235)  (632 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 235)  (633 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (35 11)  (635 235)  (635 235)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.input_2_5
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (44 11)  (644 235)  (644 235)  LC_5 Logic Functioning bit
 (9 12)  (609 236)  (609 236)  routing T_12_14.sp4_h_l_42 <X> T_12_14.sp4_h_r_10
 (10 12)  (610 236)  (610 236)  routing T_12_14.sp4_h_l_42 <X> T_12_14.sp4_h_r_10
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (25 12)  (625 236)  (625 236)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g3_2
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 238)  (600 238)  routing T_12_14.glb_netwk_4 <X> T_12_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 238)  (601 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g3_5
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp12_v_t_12 <X> T_12_14.lc_trk_g3_7
 (14 15)  (614 239)  (614 239)  routing T_12_14.sp4_r_v_b_44 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_14

 (0 0)  (654 224)  (654 224)  Negative Clock bit

 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 224)  (682 224)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_0
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (43 0)  (697 224)  (697 224)  LC_0 Logic Functioning bit
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (27 1)  (681 225)  (681 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 225)  (682 225)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (38 1)  (692 225)  (692 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g0_4
 (25 2)  (679 226)  (679 226)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g0_6
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 226)  (685 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 226)  (689 226)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_1
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_1
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (39 3)  (693 227)  (693 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (44 3)  (698 227)  (698 227)  LC_1 Logic Functioning bit
 (0 4)  (654 228)  (654 228)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (15 5)  (669 229)  (669 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (16 5)  (670 229)  (670 229)  routing T_13_14.sp4_v_t_5 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (687 229)  (687 229)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.input_2_2
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (44 5)  (698 229)  (698 229)  LC_2 Logic Functioning bit
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (21 6)  (675 230)  (675 230)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 230)  (682 230)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 230)  (689 230)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 231)  (686 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 231)  (687 231)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_3
 (34 7)  (688 231)  (688 231)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.input_2_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (44 7)  (698 231)  (698 231)  LC_3 Logic Functioning bit
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g2_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 232)  (685 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 232)  (687 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 232)  (688 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 232)  (689 232)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.input_2_4
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (42 8)  (696 232)  (696 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (15 9)  (669 233)  (669 233)  routing T_13_14.sp4_v_t_29 <X> T_13_14.lc_trk_g2_0
 (16 9)  (670 233)  (670 233)  routing T_13_14.sp4_v_t_29 <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 233)  (678 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.tnl_op_2 <X> T_13_14.lc_trk_g2_2
 (28 9)  (682 233)  (682 233)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 233)  (686 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (44 9)  (698 233)  (698 233)  LC_4 Logic Functioning bit
 (14 10)  (668 234)  (668 234)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g2_4
 (17 10)  (671 234)  (671 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 234)  (682 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 234)  (685 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 234)  (688 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (15 11)  (669 235)  (669 235)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (677 235)  (677 235)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.sp4_h_r_30 <X> T_13_14.lc_trk_g2_6
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 235)  (688 235)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (38 11)  (692 235)  (692 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (44 11)  (698 235)  (698 235)  LC_5 Logic Functioning bit
 (16 12)  (670 236)  (670 236)  routing T_13_14.sp4_v_t_12 <X> T_13_14.lc_trk_g3_1
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.sp4_v_t_12 <X> T_13_14.lc_trk_g3_1
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (679 236)  (679 236)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g3_2
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g2_5 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (680 237)  (680 237)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 237)  (690 237)  LC_6 Logic Functioning bit
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (44 13)  (698 237)  (698 237)  LC_6 Logic Functioning bit
 (0 14)  (654 238)  (654 238)  routing T_13_14.glb_netwk_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 238)  (689 238)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (36 14)  (690 238)  (690 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp12_v_b_12 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 239)  (685 239)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 239)  (686 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (687 239)  (687 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (35 15)  (689 239)  (689 239)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.input_2_7
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit
 (44 15)  (698 239)  (698 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (729 226)  (729 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g0_7
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 226)  (738 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 226)  (743 226)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_1
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (40 3)  (748 227)  (748 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (44 3)  (752 227)  (752 227)  LC_1 Logic Functioning bit
 (0 4)  (708 228)  (708 228)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (709 228)  (709 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 229)  (709 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (18 7)  (726 231)  (726 231)  routing T_14_14.sp4_v_b_13 <X> T_14_14.lc_trk_g1_5
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g2_1
 (25 8)  (733 232)  (733 232)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (43 8)  (751 232)  (751 232)  LC_4 Logic Functioning bit
 (14 9)  (722 233)  (722 233)  routing T_14_14.sp4_r_v_b_32 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_r_34 <X> T_14_14.lc_trk_g2_2
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 233)  (739 233)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (729 237)  (729 237)  routing T_14_14.sp4_r_v_b_43 <X> T_14_14.lc_trk_g3_3
 (0 14)  (708 238)  (708 238)  routing T_14_14.glb_netwk_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (731 239)  (731 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.sp4_h_r_30 <X> T_14_14.lc_trk_g3_6


LogicTile_17_14

 (4 0)  (878 224)  (878 224)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_0
 (6 0)  (880 224)  (880 224)  routing T_17_14.sp4_v_t_41 <X> T_17_14.sp4_v_b_0
 (14 0)  (888 224)  (888 224)  routing T_17_14.bnr_op_0 <X> T_17_14.lc_trk_g0_0
 (14 1)  (888 225)  (888 225)  routing T_17_14.bnr_op_0 <X> T_17_14.lc_trk_g0_0
 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 226)  (888 226)  routing T_17_14.bnr_op_4 <X> T_17_14.lc_trk_g0_4
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (14 3)  (888 227)  (888 227)  routing T_17_14.bnr_op_4 <X> T_17_14.lc_trk_g0_4
 (17 3)  (891 227)  (891 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.bot_op_2 <X> T_17_14.lc_trk_g1_2
 (21 8)  (895 232)  (895 232)  routing T_17_14.bnl_op_3 <X> T_17_14.lc_trk_g2_3
 (22 8)  (896 232)  (896 232)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (888 233)  (888 233)  routing T_17_14.sp12_v_b_16 <X> T_17_14.lc_trk_g2_0
 (16 9)  (890 233)  (890 233)  routing T_17_14.sp12_v_b_16 <X> T_17_14.lc_trk_g2_0
 (17 9)  (891 233)  (891 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (895 233)  (895 233)  routing T_17_14.bnl_op_3 <X> T_17_14.lc_trk_g2_3
 (21 10)  (895 234)  (895 234)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g2_7
 (22 10)  (896 234)  (896 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 236)  (892 236)  routing T_17_14.bnl_op_1 <X> T_17_14.lc_trk_g3_1
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 236)  (907 236)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (18 13)  (892 237)  (892 237)  routing T_17_14.bnl_op_1 <X> T_17_14.lc_trk_g3_1
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 237)  (905 237)  routing T_17_14.lc_trk_g2_3 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 237)  (906 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (907 237)  (907 237)  routing T_17_14.lc_trk_g2_0 <X> T_17_14.input_2_6
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 238)  (905 238)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (912 238)  (912 238)  LC_7 Logic Functioning bit
 (41 14)  (915 238)  (915 238)  LC_7 Logic Functioning bit
 (43 14)  (917 238)  (917 238)  LC_7 Logic Functioning bit
 (45 14)  (919 238)  (919 238)  LC_7 Logic Functioning bit
 (50 14)  (924 238)  (924 238)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (927 238)  (927 238)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (900 239)  (900 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 239)  (902 239)  routing T_17_14.lc_trk_g2_7 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (910 239)  (910 239)  LC_7 Logic Functioning bit
 (37 15)  (911 239)  (911 239)  LC_7 Logic Functioning bit
 (39 15)  (913 239)  (913 239)  LC_7 Logic Functioning bit
 (40 15)  (914 239)  (914 239)  LC_7 Logic Functioning bit
 (42 15)  (916 239)  (916 239)  LC_7 Logic Functioning bit


LogicTile_23_14

 (36 0)  (1234 224)  (1234 224)  LC_0 Logic Functioning bit
 (37 0)  (1235 224)  (1235 224)  LC_0 Logic Functioning bit
 (38 0)  (1236 224)  (1236 224)  LC_0 Logic Functioning bit
 (39 0)  (1237 224)  (1237 224)  LC_0 Logic Functioning bit
 (40 0)  (1238 224)  (1238 224)  LC_0 Logic Functioning bit
 (41 0)  (1239 224)  (1239 224)  LC_0 Logic Functioning bit
 (42 0)  (1240 224)  (1240 224)  LC_0 Logic Functioning bit
 (43 0)  (1241 224)  (1241 224)  LC_0 Logic Functioning bit
 (47 0)  (1245 224)  (1245 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (51 0)  (1249 224)  (1249 224)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1250 224)  (1250 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1234 225)  (1234 225)  LC_0 Logic Functioning bit
 (37 1)  (1235 225)  (1235 225)  LC_0 Logic Functioning bit
 (38 1)  (1236 225)  (1236 225)  LC_0 Logic Functioning bit
 (39 1)  (1237 225)  (1237 225)  LC_0 Logic Functioning bit
 (40 1)  (1238 225)  (1238 225)  LC_0 Logic Functioning bit
 (41 1)  (1239 225)  (1239 225)  LC_0 Logic Functioning bit
 (42 1)  (1240 225)  (1240 225)  LC_0 Logic Functioning bit
 (43 1)  (1241 225)  (1241 225)  LC_0 Logic Functioning bit


LogicTile_31_14

 (3 5)  (1621 229)  (1621 229)  routing T_31_14.sp12_h_l_23 <X> T_31_14.sp12_h_r_0
 (19 13)  (1637 237)  (1637 237)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_14

 (12 0)  (1738 224)  (1738 224)  routing T_33_14.span4_horz_25 <X> T_33_14.span4_vert_t_12
 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 226)  (1731 226)  routing T_33_14.span12_horz_3 <X> T_33_14.lc_trk_g0_3
 (7 2)  (1733 226)  (1733 226)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (1734 226)  (1734 226)  routing T_33_14.span12_horz_3 <X> T_33_14.lc_trk_g0_3
 (8 3)  (1734 227)  (1734 227)  routing T_33_14.span12_horz_3 <X> T_33_14.lc_trk_g0_3
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (12 11)  (1738 235)  (1738 235)  routing T_33_14.lc_trk_g0_3 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_13

 (2 0)  (398 208)  (398 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_13

 (11 10)  (449 218)  (449 218)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_45


LogicTile_11_13

 (8 0)  (554 208)  (554 208)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_h_r_1
 (10 0)  (556 208)  (556 208)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_h_r_1
 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_40


LogicTile_12_13

 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_r_v_b_33 <X> T_12_13.lc_trk_g0_2
 (5 4)  (605 212)  (605 212)  routing T_12_13.sp4_v_t_38 <X> T_12_13.sp4_h_r_3
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 212)  (628 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 212)  (636 212)  LC_2 Logic Functioning bit
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (41 4)  (641 212)  (641 212)  LC_2 Logic Functioning bit
 (43 4)  (643 212)  (643 212)  LC_2 Logic Functioning bit
 (52 4)  (652 212)  (652 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g3_3 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (41 5)  (641 213)  (641 213)  LC_2 Logic Functioning bit
 (43 5)  (643 213)  (643 213)  LC_2 Logic Functioning bit
 (9 7)  (609 215)  (609 215)  routing T_12_13.sp4_v_b_4 <X> T_12_13.sp4_v_t_41
 (16 10)  (616 218)  (616 218)  routing T_12_13.sp12_v_b_21 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (618 219)  (618 219)  routing T_12_13.sp12_v_b_21 <X> T_12_13.lc_trk_g2_5
 (22 12)  (622 220)  (622 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 220)  (623 220)  routing T_12_13.sp4_v_t_30 <X> T_12_13.lc_trk_g3_3
 (24 12)  (624 220)  (624 220)  routing T_12_13.sp4_v_t_30 <X> T_12_13.lc_trk_g3_3
 (14 15)  (614 223)  (614 223)  routing T_12_13.sp4_r_v_b_44 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_13

 (25 2)  (679 210)  (679 210)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g0_6
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (677 211)  (677 211)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.sp4_h_r_14 <X> T_13_13.lc_trk_g0_6
 (11 6)  (665 214)  (665 214)  routing T_13_13.sp4_v_b_9 <X> T_13_13.sp4_v_t_40
 (13 6)  (667 214)  (667 214)  routing T_13_13.sp4_v_b_9 <X> T_13_13.sp4_v_t_40
 (21 8)  (675 216)  (675 216)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g2_3
 (22 8)  (676 216)  (676 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 216)  (677 216)  routing T_13_13.sp4_v_t_14 <X> T_13_13.lc_trk_g2_3
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 216)  (687 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 216)  (689 216)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.input_2_4
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (52 8)  (706 216)  (706 216)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (27 9)  (681 217)  (681 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g2_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 217)  (689 217)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (677 221)  (677 221)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.sp4_v_b_42 <X> T_13_13.lc_trk_g3_2
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (8 15)  (662 223)  (662 223)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_47
 (10 15)  (664 223)  (664 223)  routing T_13_13.sp4_v_b_7 <X> T_13_13.sp4_v_t_47
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_r_v_b_45 <X> T_13_13.lc_trk_g3_5


LogicTile_15_13

 (6 10)  (768 218)  (768 218)  routing T_15_13.sp4_h_l_36 <X> T_15_13.sp4_v_t_43


LogicTile_16_13

 (25 0)  (841 208)  (841 208)  routing T_16_13.wire_logic_cluster/lc_2/out <X> T_16_13.lc_trk_g0_2
 (26 0)  (842 208)  (842 208)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 208)  (844 208)  routing T_16_13.lc_trk_g2_1 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 208)  (851 208)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.input_2_0
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (45 0)  (861 208)  (861 208)  LC_0 Logic Functioning bit
 (46 0)  (862 208)  (862 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (842 209)  (842 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 209)  (844 209)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 209)  (845 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 209)  (848 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 209)  (850 209)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.input_2_0
 (36 1)  (852 209)  (852 209)  LC_0 Logic Functioning bit
 (37 1)  (853 209)  (853 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (842 210)  (842 210)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (851 210)  (851 210)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.input_2_1
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (47 2)  (863 210)  (863 210)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (27 3)  (843 211)  (843 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 211)  (844 211)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 211)  (845 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 211)  (847 211)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 211)  (848 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (850 211)  (850 211)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.input_2_1
 (35 3)  (851 211)  (851 211)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.input_2_1
 (17 4)  (833 212)  (833 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (834 212)  (834 212)  routing T_16_13.bnr_op_1 <X> T_16_13.lc_trk_g1_1
 (26 4)  (842 212)  (842 212)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 212)  (849 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (45 4)  (861 212)  (861 212)  LC_2 Logic Functioning bit
 (50 4)  (866 212)  (866 212)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (830 213)  (830 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (16 5)  (832 213)  (832 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (18 5)  (834 213)  (834 213)  routing T_16_13.bnr_op_1 <X> T_16_13.lc_trk_g1_1
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 213)  (844 213)  routing T_16_13.lc_trk_g2_6 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 213)  (847 213)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (14 6)  (830 214)  (830 214)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g1_4
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 214)  (834 214)  routing T_16_13.bnr_op_5 <X> T_16_13.lc_trk_g1_5
 (25 6)  (841 214)  (841 214)  routing T_16_13.bnr_op_6 <X> T_16_13.lc_trk_g1_6
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 214)  (849 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 214)  (856 214)  LC_3 Logic Functioning bit
 (15 7)  (831 215)  (831 215)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g1_4
 (16 7)  (832 215)  (832 215)  routing T_16_13.sp4_h_l_1 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (18 7)  (834 215)  (834 215)  routing T_16_13.bnr_op_5 <X> T_16_13.lc_trk_g1_5
 (22 7)  (838 215)  (838 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (841 215)  (841 215)  routing T_16_13.bnr_op_6 <X> T_16_13.lc_trk_g1_6
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 215)  (844 215)  routing T_16_13.lc_trk_g2_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.input_2_3
 (17 8)  (833 216)  (833 216)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 216)  (834 216)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g2_1
 (21 8)  (837 216)  (837 216)  routing T_16_13.rgt_op_3 <X> T_16_13.lc_trk_g2_3
 (22 8)  (838 216)  (838 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 216)  (840 216)  routing T_16_13.rgt_op_3 <X> T_16_13.lc_trk_g2_3
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 216)  (844 216)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (42 8)  (858 216)  (858 216)  LC_4 Logic Functioning bit
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (51 8)  (867 216)  (867 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (22 11)  (838 219)  (838 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (840 219)  (840 219)  routing T_16_13.tnr_op_6 <X> T_16_13.lc_trk_g2_6
 (15 12)  (831 220)  (831 220)  routing T_16_13.rgt_op_1 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.rgt_op_1 <X> T_16_13.lc_trk_g3_1
 (15 13)  (831 221)  (831 221)  routing T_16_13.sp4_v_t_29 <X> T_16_13.lc_trk_g3_0
 (16 13)  (832 221)  (832 221)  routing T_16_13.sp4_v_t_29 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (14 14)  (830 222)  (830 222)  routing T_16_13.rgt_op_4 <X> T_16_13.lc_trk_g3_4
 (21 14)  (837 222)  (837 222)  routing T_16_13.rgt_op_7 <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 222)  (840 222)  routing T_16_13.rgt_op_7 <X> T_16_13.lc_trk_g3_7
 (25 14)  (841 222)  (841 222)  routing T_16_13.rgt_op_6 <X> T_16_13.lc_trk_g3_6
 (15 15)  (831 223)  (831 223)  routing T_16_13.rgt_op_4 <X> T_16_13.lc_trk_g3_4
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 223)  (840 223)  routing T_16_13.rgt_op_6 <X> T_16_13.lc_trk_g3_6


LogicTile_17_13

 (25 0)  (899 208)  (899 208)  routing T_17_13.lft_op_2 <X> T_17_13.lc_trk_g0_2
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_1 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.lft_op_2 <X> T_17_13.lc_trk_g0_2
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (49 1)  (923 209)  (923 209)  Carry_In_Mux bit 

 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (40 3)  (914 211)  (914 211)  LC_1 Logic Functioning bit
 (41 3)  (915 211)  (915 211)  LC_1 Logic Functioning bit
 (42 3)  (916 211)  (916 211)  LC_1 Logic Functioning bit
 (43 3)  (917 211)  (917 211)  LC_1 Logic Functioning bit
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 212)  (899 212)  routing T_17_13.wire_logic_cluster/lc_2/out <X> T_17_13.lc_trk_g1_2
 (27 4)  (901 212)  (901 212)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (44 4)  (918 212)  (918 212)  LC_2 Logic Functioning bit
 (45 4)  (919 212)  (919 212)  LC_2 Logic Functioning bit
 (22 5)  (896 213)  (896 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g1_2 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 213)  (914 213)  LC_2 Logic Functioning bit
 (41 5)  (915 213)  (915 213)  LC_2 Logic Functioning bit
 (42 5)  (916 213)  (916 213)  LC_2 Logic Functioning bit
 (43 5)  (917 213)  (917 213)  LC_2 Logic Functioning bit
 (21 6)  (895 214)  (895 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 214)  (910 214)  LC_3 Logic Functioning bit
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (38 6)  (912 214)  (912 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (44 6)  (918 214)  (918 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 215)  (914 215)  LC_3 Logic Functioning bit
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (42 7)  (916 215)  (916 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (15 8)  (889 216)  (889 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (17 8)  (891 216)  (891 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 216)  (892 216)  routing T_17_13.rgt_op_1 <X> T_17_13.lc_trk_g2_1
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 216)  (910 216)  LC_4 Logic Functioning bit
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (38 8)  (912 216)  (912 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (44 8)  (918 216)  (918 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (40 9)  (914 217)  (914 217)  LC_4 Logic Functioning bit
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (42 9)  (916 217)  (916 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 218)  (902 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (44 10)  (918 218)  (918 218)  LC_5 Logic Functioning bit
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (42 11)  (916 219)  (916 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (41 12)  (915 220)  (915 220)  LC_6 Logic Functioning bit
 (42 12)  (916 220)  (916 220)  LC_6 Logic Functioning bit
 (44 12)  (918 220)  (918 220)  LC_6 Logic Functioning bit
 (32 13)  (906 221)  (906 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (909 221)  (909 221)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.input_2_6
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (40 13)  (914 221)  (914 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (14 14)  (888 222)  (888 222)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g3_4
 (15 14)  (889 222)  (889 222)  routing T_17_13.rgt_op_5 <X> T_17_13.lc_trk_g3_5
 (17 14)  (891 222)  (891 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 222)  (892 222)  routing T_17_13.rgt_op_5 <X> T_17_13.lc_trk_g3_5
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (41 14)  (915 222)  (915 222)  LC_7 Logic Functioning bit
 (43 14)  (917 222)  (917 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 223)  (911 223)  LC_7 Logic Functioning bit
 (39 15)  (913 223)  (913 223)  LC_7 Logic Functioning bit
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit


LogicTile_18_13

 (14 0)  (942 208)  (942 208)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g0_0
 (21 0)  (949 208)  (949 208)  routing T_18_13.wire_logic_cluster/lc_3/out <X> T_18_13.lc_trk_g0_3
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (954 208)  (954 208)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 208)  (957 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (15 1)  (943 209)  (943 209)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (28 1)  (956 209)  (956 209)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 209)  (957 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 209)  (958 209)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 209)  (959 209)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (969 209)  (969 209)  LC_0 Logic Functioning bit
 (43 1)  (971 209)  (971 209)  LC_0 Logic Functioning bit
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 210)  (942 210)  routing T_18_13.wire_logic_cluster/lc_4/out <X> T_18_13.lc_trk_g0_4
 (17 2)  (945 210)  (945 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (946 210)  (946 210)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g0_5
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 210)  (963 210)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_1
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (41 2)  (969 210)  (969 210)  LC_1 Logic Functioning bit
 (43 2)  (971 210)  (971 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 211)  (960 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (962 211)  (962 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_1
 (35 3)  (963 211)  (963 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_1
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (41 3)  (969 211)  (969 211)  LC_1 Logic Functioning bit
 (43 3)  (971 211)  (971 211)  LC_1 Logic Functioning bit
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 212)  (955 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 212)  (956 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 212)  (959 212)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 212)  (963 212)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_2
 (37 4)  (965 212)  (965 212)  LC_2 Logic Functioning bit
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (40 4)  (968 212)  (968 212)  LC_2 Logic Functioning bit
 (42 4)  (970 212)  (970 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 213)  (958 213)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 213)  (959 213)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 213)  (961 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_2
 (35 5)  (963 213)  (963 213)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.input_2_2
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (40 5)  (968 213)  (968 213)  LC_2 Logic Functioning bit
 (42 5)  (970 213)  (970 213)  LC_2 Logic Functioning bit
 (47 5)  (975 213)  (975 213)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (943 214)  (943 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 214)  (958 214)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 214)  (961 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (963 214)  (963 214)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_3
 (37 6)  (965 214)  (965 214)  LC_3 Logic Functioning bit
 (38 6)  (966 214)  (966 214)  LC_3 Logic Functioning bit
 (39 6)  (967 214)  (967 214)  LC_3 Logic Functioning bit
 (45 6)  (973 214)  (973 214)  LC_3 Logic Functioning bit
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (951 215)  (951 215)  routing T_18_13.sp12_h_r_14 <X> T_18_13.lc_trk_g1_6
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 215)  (956 215)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 215)  (959 215)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (962 215)  (962 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_3
 (36 7)  (964 215)  (964 215)  LC_3 Logic Functioning bit
 (37 7)  (965 215)  (965 215)  LC_3 Logic Functioning bit
 (38 7)  (966 215)  (966 215)  LC_3 Logic Functioning bit
 (39 7)  (967 215)  (967 215)  LC_3 Logic Functioning bit
 (14 8)  (942 216)  (942 216)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 216)  (958 216)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g0_5 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (46 8)  (974 216)  (974 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (14 9)  (942 217)  (942 217)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (15 9)  (943 217)  (943 217)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (16 9)  (944 217)  (944 217)  routing T_18_13.sp4_h_r_40 <X> T_18_13.lc_trk_g2_0
 (17 9)  (945 217)  (945 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 217)  (958 217)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 217)  (960 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 217)  (961 217)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.input_2_4
 (14 10)  (942 218)  (942 218)  routing T_18_13.bnl_op_4 <X> T_18_13.lc_trk_g2_4
 (21 10)  (949 218)  (949 218)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (954 218)  (954 218)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 218)  (956 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 218)  (958 218)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 218)  (965 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (39 10)  (967 218)  (967 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (50 10)  (978 218)  (978 218)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (942 219)  (942 219)  routing T_18_13.bnl_op_4 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (950 219)  (950 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (952 219)  (952 219)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g2_6
 (25 11)  (953 219)  (953 219)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g2_6
 (26 11)  (954 219)  (954 219)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 219)  (955 219)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 219)  (958 219)  routing T_18_13.lc_trk_g2_6 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (36 11)  (964 219)  (964 219)  LC_5 Logic Functioning bit
 (37 11)  (965 219)  (965 219)  LC_5 Logic Functioning bit
 (38 11)  (966 219)  (966 219)  LC_5 Logic Functioning bit
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 220)  (946 220)  routing T_18_13.wire_logic_cluster/lc_1/out <X> T_18_13.lc_trk_g3_1
 (21 12)  (949 220)  (949 220)  routing T_18_13.bnl_op_3 <X> T_18_13.lc_trk_g3_3
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (953 220)  (953 220)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g3_2
 (21 13)  (949 221)  (949 221)  routing T_18_13.bnl_op_3 <X> T_18_13.lc_trk_g3_3
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (21 14)  (949 222)  (949 222)  routing T_18_13.bnl_op_7 <X> T_18_13.lc_trk_g3_7
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (954 222)  (954 222)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 222)  (962 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 222)  (963 222)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_7
 (37 14)  (965 222)  (965 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (21 15)  (949 223)  (949 223)  routing T_18_13.bnl_op_7 <X> T_18_13.lc_trk_g3_7
 (22 15)  (950 223)  (950 223)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 223)  (952 223)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g3_6
 (25 15)  (953 223)  (953 223)  routing T_18_13.tnl_op_6 <X> T_18_13.lc_trk_g3_6
 (26 15)  (954 223)  (954 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 223)  (956 223)  routing T_18_13.lc_trk_g3_6 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (962 223)  (962 223)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_7
 (35 15)  (963 223)  (963 223)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_7
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_12_12

 (19 4)  (619 196)  (619 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_16_12

 (3 8)  (819 200)  (819 200)  routing T_16_12.sp12_v_t_22 <X> T_16_12.sp12_v_b_1


LogicTile_17_12

 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 192)  (904 192)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (44 0)  (918 192)  (918 192)  LC_0 Logic Functioning bit
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (907 193)  (907 193)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.input_2_0
 (35 1)  (909 193)  (909 193)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.input_2_0
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (37 2)  (911 194)  (911 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (44 2)  (918 194)  (918 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (40 3)  (914 195)  (914 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (25 4)  (899 196)  (899 196)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g1_2
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (37 4)  (911 196)  (911 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (44 4)  (918 196)  (918 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (52 4)  (926 196)  (926 196)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 197)  (904 197)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 197)  (914 197)  LC_2 Logic Functioning bit
 (41 5)  (915 197)  (915 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (14 6)  (888 198)  (888 198)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g1_4
 (25 6)  (899 198)  (899 198)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g1_6
 (27 6)  (901 198)  (901 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 198)  (910 198)  LC_3 Logic Functioning bit
 (37 6)  (911 198)  (911 198)  LC_3 Logic Functioning bit
 (38 6)  (912 198)  (912 198)  LC_3 Logic Functioning bit
 (39 6)  (913 198)  (913 198)  LC_3 Logic Functioning bit
 (44 6)  (918 198)  (918 198)  LC_3 Logic Functioning bit
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (44 8)  (918 200)  (918 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (14 9)  (888 201)  (888 201)  routing T_17_12.tnl_op_0 <X> T_17_12.lc_trk_g2_0
 (15 9)  (889 201)  (889 201)  routing T_17_12.tnl_op_0 <X> T_17_12.lc_trk_g2_0
 (17 9)  (891 201)  (891 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.tnr_op_2 <X> T_17_12.lc_trk_g2_2
 (40 9)  (914 201)  (914 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (42 9)  (916 201)  (916 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (28 10)  (902 202)  (902 202)  routing T_17_12.lc_trk_g2_0 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (38 10)  (912 202)  (912 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (44 10)  (918 202)  (918 202)  LC_5 Logic Functioning bit
 (40 11)  (914 203)  (914 203)  LC_5 Logic Functioning bit
 (41 11)  (915 203)  (915 203)  LC_5 Logic Functioning bit
 (42 11)  (916 203)  (916 203)  LC_5 Logic Functioning bit
 (43 11)  (917 203)  (917 203)  LC_5 Logic Functioning bit
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 204)  (892 204)  routing T_17_12.wire_logic_cluster/lc_1/out <X> T_17_12.lc_trk_g3_1
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.tnr_op_3 <X> T_17_12.lc_trk_g3_3
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (37 12)  (911 204)  (911 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (39 12)  (913 204)  (913 204)  LC_6 Logic Functioning bit
 (44 12)  (918 204)  (918 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (41 13)  (915 205)  (915 205)  LC_6 Logic Functioning bit
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (43 13)  (917 205)  (917 205)  LC_6 Logic Functioning bit
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 206)  (898 206)  routing T_17_12.tnr_op_7 <X> T_17_12.lc_trk_g3_7
 (27 14)  (901 206)  (901 206)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 206)  (902 206)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 206)  (904 206)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (37 14)  (911 206)  (911 206)  LC_7 Logic Functioning bit
 (38 14)  (912 206)  (912 206)  LC_7 Logic Functioning bit
 (39 14)  (913 206)  (913 206)  LC_7 Logic Functioning bit
 (44 14)  (918 206)  (918 206)  LC_7 Logic Functioning bit
 (14 15)  (888 207)  (888 207)  routing T_17_12.tnl_op_4 <X> T_17_12.lc_trk_g3_4
 (15 15)  (889 207)  (889 207)  routing T_17_12.tnl_op_4 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 207)  (914 207)  LC_7 Logic Functioning bit
 (41 15)  (915 207)  (915 207)  LC_7 Logic Functioning bit
 (42 15)  (916 207)  (916 207)  LC_7 Logic Functioning bit
 (43 15)  (917 207)  (917 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (28 0)  (956 192)  (956 192)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 192)  (958 192)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 192)  (964 192)  LC_0 Logic Functioning bit
 (37 0)  (965 192)  (965 192)  LC_0 Logic Functioning bit
 (38 0)  (966 192)  (966 192)  LC_0 Logic Functioning bit
 (39 0)  (967 192)  (967 192)  LC_0 Logic Functioning bit
 (44 0)  (972 192)  (972 192)  LC_0 Logic Functioning bit
 (30 1)  (958 193)  (958 193)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (968 193)  (968 193)  LC_0 Logic Functioning bit
 (41 1)  (969 193)  (969 193)  LC_0 Logic Functioning bit
 (42 1)  (970 193)  (970 193)  LC_0 Logic Functioning bit
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (49 1)  (977 193)  (977 193)  Carry_In_Mux bit 

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 194)  (955 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g3_1 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 194)  (964 194)  LC_1 Logic Functioning bit
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (38 2)  (966 194)  (966 194)  LC_1 Logic Functioning bit
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (44 2)  (972 194)  (972 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (40 3)  (968 195)  (968 195)  LC_1 Logic Functioning bit
 (41 3)  (969 195)  (969 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 196)  (958 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (37 4)  (965 196)  (965 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (39 4)  (967 196)  (967 196)  LC_2 Logic Functioning bit
 (44 4)  (972 196)  (972 196)  LC_2 Logic Functioning bit
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 197)  (968 197)  LC_2 Logic Functioning bit
 (41 5)  (969 197)  (969 197)  LC_2 Logic Functioning bit
 (42 5)  (970 197)  (970 197)  LC_2 Logic Functioning bit
 (43 5)  (971 197)  (971 197)  LC_2 Logic Functioning bit
 (21 6)  (949 198)  (949 198)  routing T_18_12.wire_logic_cluster/lc_7/out <X> T_18_12.lc_trk_g1_7
 (22 6)  (950 198)  (950 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 198)  (955 198)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 198)  (964 198)  LC_3 Logic Functioning bit
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (38 6)  (966 198)  (966 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (44 6)  (972 198)  (972 198)  LC_3 Logic Functioning bit
 (45 6)  (973 198)  (973 198)  LC_3 Logic Functioning bit
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 199)  (968 199)  LC_3 Logic Functioning bit
 (41 7)  (969 199)  (969 199)  LC_3 Logic Functioning bit
 (42 7)  (970 199)  (970 199)  LC_3 Logic Functioning bit
 (43 7)  (971 199)  (971 199)  LC_3 Logic Functioning bit
 (9 8)  (937 200)  (937 200)  routing T_18_12.sp4_v_t_42 <X> T_18_12.sp4_h_r_7
 (21 8)  (949 200)  (949 200)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g2_3
 (22 8)  (950 200)  (950 200)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 200)  (952 200)  routing T_18_12.rgt_op_3 <X> T_18_12.lc_trk_g2_3
 (28 8)  (956 200)  (956 200)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 200)  (964 200)  LC_4 Logic Functioning bit
 (37 8)  (965 200)  (965 200)  LC_4 Logic Functioning bit
 (38 8)  (966 200)  (966 200)  LC_4 Logic Functioning bit
 (39 8)  (967 200)  (967 200)  LC_4 Logic Functioning bit
 (44 8)  (972 200)  (972 200)  LC_4 Logic Functioning bit
 (30 9)  (958 201)  (958 201)  routing T_18_12.lc_trk_g2_3 <X> T_18_12.wire_logic_cluster/lc_4/in_1
 (40 9)  (968 201)  (968 201)  LC_4 Logic Functioning bit
 (41 9)  (969 201)  (969 201)  LC_4 Logic Functioning bit
 (42 9)  (970 201)  (970 201)  LC_4 Logic Functioning bit
 (43 9)  (971 201)  (971 201)  LC_4 Logic Functioning bit
 (14 10)  (942 202)  (942 202)  routing T_18_12.rgt_op_4 <X> T_18_12.lc_trk_g2_4
 (21 10)  (949 202)  (949 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.rgt_op_7 <X> T_18_12.lc_trk_g2_7
 (28 10)  (956 202)  (956 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 202)  (958 202)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 202)  (964 202)  LC_5 Logic Functioning bit
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (38 10)  (966 202)  (966 202)  LC_5 Logic Functioning bit
 (39 10)  (967 202)  (967 202)  LC_5 Logic Functioning bit
 (44 10)  (972 202)  (972 202)  LC_5 Logic Functioning bit
 (15 11)  (943 203)  (943 203)  routing T_18_12.rgt_op_4 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (968 203)  (968 203)  LC_5 Logic Functioning bit
 (41 11)  (969 203)  (969 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (17 12)  (945 204)  (945 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 204)  (946 204)  routing T_18_12.wire_logic_cluster/lc_1/out <X> T_18_12.lc_trk_g3_1
 (25 12)  (953 204)  (953 204)  routing T_18_12.rgt_op_2 <X> T_18_12.lc_trk_g3_2
 (27 12)  (955 204)  (955 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 204)  (956 204)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 204)  (964 204)  LC_6 Logic Functioning bit
 (37 12)  (965 204)  (965 204)  LC_6 Logic Functioning bit
 (38 12)  (966 204)  (966 204)  LC_6 Logic Functioning bit
 (39 12)  (967 204)  (967 204)  LC_6 Logic Functioning bit
 (44 12)  (972 204)  (972 204)  LC_6 Logic Functioning bit
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 205)  (952 205)  routing T_18_12.rgt_op_2 <X> T_18_12.lc_trk_g3_2
 (30 13)  (958 205)  (958 205)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 205)  (968 205)  LC_6 Logic Functioning bit
 (41 13)  (969 205)  (969 205)  LC_6 Logic Functioning bit
 (42 13)  (970 205)  (970 205)  LC_6 Logic Functioning bit
 (43 13)  (971 205)  (971 205)  LC_6 Logic Functioning bit
 (25 14)  (953 206)  (953 206)  routing T_18_12.rgt_op_6 <X> T_18_12.lc_trk_g3_6
 (27 14)  (955 206)  (955 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (41 14)  (969 206)  (969 206)  LC_7 Logic Functioning bit
 (43 14)  (971 206)  (971 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 207)  (952 207)  routing T_18_12.rgt_op_6 <X> T_18_12.lc_trk_g3_6
 (30 15)  (958 207)  (958 207)  routing T_18_12.lc_trk_g1_7 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 207)  (965 207)  LC_7 Logic Functioning bit
 (39 15)  (967 207)  (967 207)  LC_7 Logic Functioning bit
 (41 15)  (969 207)  (969 207)  LC_7 Logic Functioning bit
 (43 15)  (971 207)  (971 207)  LC_7 Logic Functioning bit


LogicTile_19_12

 (17 0)  (999 192)  (999 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (1000 192)  (1000 192)  routing T_19_12.wire_logic_cluster/lc_1/out <X> T_19_12.lc_trk_g0_1
 (21 0)  (1003 192)  (1003 192)  routing T_19_12.lft_op_3 <X> T_19_12.lc_trk_g0_3
 (22 0)  (1004 192)  (1004 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 192)  (1006 192)  routing T_19_12.lft_op_3 <X> T_19_12.lc_trk_g0_3
 (27 0)  (1009 192)  (1009 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 192)  (1010 192)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 192)  (1011 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 192)  (1013 192)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 192)  (1014 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (15 1)  (997 193)  (997 193)  routing T_19_12.bot_op_0 <X> T_19_12.lc_trk_g0_0
 (17 1)  (999 193)  (999 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (1011 193)  (1011 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 193)  (1012 193)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (1013 193)  (1013 193)  routing T_19_12.lc_trk_g0_7 <X> T_19_12.wire_logic_cluster/lc_0/in_3
 (40 1)  (1022 193)  (1022 193)  LC_0 Logic Functioning bit
 (42 1)  (1024 193)  (1024 193)  LC_0 Logic Functioning bit
 (0 2)  (982 194)  (982 194)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (2 2)  (984 194)  (984 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 194)  (996 194)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g0_4
 (15 2)  (997 194)  (997 194)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g0_5
 (17 2)  (999 194)  (999 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 194)  (1000 194)  routing T_19_12.lft_op_5 <X> T_19_12.lc_trk_g0_5
 (22 2)  (1004 194)  (1004 194)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1006 194)  (1006 194)  routing T_19_12.bot_op_7 <X> T_19_12.lc_trk_g0_7
 (27 2)  (1009 194)  (1009 194)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 194)  (1011 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 194)  (1012 194)  routing T_19_12.lc_trk_g1_5 <X> T_19_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 194)  (1014 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 194)  (1016 194)  routing T_19_12.lc_trk_g1_1 <X> T_19_12.wire_logic_cluster/lc_1/in_3
 (50 2)  (1032 194)  (1032 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (982 195)  (982 195)  routing T_19_12.glb_netwk_3 <X> T_19_12.wire_logic_cluster/lc_7/clk
 (15 3)  (997 195)  (997 195)  routing T_19_12.lft_op_4 <X> T_19_12.lc_trk_g0_4
 (17 3)  (999 195)  (999 195)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 195)  (1006 195)  routing T_19_12.bot_op_6 <X> T_19_12.lc_trk_g0_6
 (26 3)  (1008 195)  (1008 195)  routing T_19_12.lc_trk_g0_3 <X> T_19_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 195)  (1011 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (43 3)  (1025 195)  (1025 195)  LC_1 Logic Functioning bit
 (14 4)  (996 196)  (996 196)  routing T_19_12.lft_op_0 <X> T_19_12.lc_trk_g1_0
 (15 4)  (997 196)  (997 196)  routing T_19_12.lft_op_1 <X> T_19_12.lc_trk_g1_1
 (17 4)  (999 196)  (999 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (1000 196)  (1000 196)  routing T_19_12.lft_op_1 <X> T_19_12.lc_trk_g1_1
 (22 4)  (1004 196)  (1004 196)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 196)  (1006 196)  routing T_19_12.bot_op_3 <X> T_19_12.lc_trk_g1_3
 (25 4)  (1007 196)  (1007 196)  routing T_19_12.lft_op_2 <X> T_19_12.lc_trk_g1_2
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 196)  (1010 196)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 196)  (1012 196)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 196)  (1016 196)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (38 4)  (1020 196)  (1020 196)  LC_2 Logic Functioning bit
 (39 4)  (1021 196)  (1021 196)  LC_2 Logic Functioning bit
 (45 4)  (1027 196)  (1027 196)  LC_2 Logic Functioning bit
 (50 4)  (1032 196)  (1032 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (997 197)  (997 197)  routing T_19_12.lft_op_0 <X> T_19_12.lc_trk_g1_0
 (17 5)  (999 197)  (999 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (1004 197)  (1004 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 197)  (1006 197)  routing T_19_12.lft_op_2 <X> T_19_12.lc_trk_g1_2
 (26 5)  (1008 197)  (1008 197)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 197)  (1018 197)  LC_2 Logic Functioning bit
 (37 5)  (1019 197)  (1019 197)  LC_2 Logic Functioning bit
 (38 5)  (1020 197)  (1020 197)  LC_2 Logic Functioning bit
 (39 5)  (1021 197)  (1021 197)  LC_2 Logic Functioning bit
 (16 6)  (998 198)  (998 198)  routing T_19_12.sp4_v_b_13 <X> T_19_12.lc_trk_g1_5
 (17 6)  (999 198)  (999 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 198)  (1000 198)  routing T_19_12.sp4_v_b_13 <X> T_19_12.lc_trk_g1_5
 (25 6)  (1007 198)  (1007 198)  routing T_19_12.lft_op_6 <X> T_19_12.lc_trk_g1_6
 (29 6)  (1011 198)  (1011 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 198)  (1012 198)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 198)  (1013 198)  routing T_19_12.lc_trk_g0_4 <X> T_19_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 198)  (1014 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 198)  (1017 198)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.input_2_3
 (37 6)  (1019 198)  (1019 198)  LC_3 Logic Functioning bit
 (38 6)  (1020 198)  (1020 198)  LC_3 Logic Functioning bit
 (39 6)  (1021 198)  (1021 198)  LC_3 Logic Functioning bit
 (45 6)  (1027 198)  (1027 198)  LC_3 Logic Functioning bit
 (18 7)  (1000 199)  (1000 199)  routing T_19_12.sp4_v_b_13 <X> T_19_12.lc_trk_g1_5
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 199)  (1006 199)  routing T_19_12.lft_op_6 <X> T_19_12.lc_trk_g1_6
 (29 7)  (1011 199)  (1011 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 199)  (1012 199)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 199)  (1014 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 199)  (1015 199)  routing T_19_12.lc_trk_g2_5 <X> T_19_12.input_2_3
 (36 7)  (1018 199)  (1018 199)  LC_3 Logic Functioning bit
 (37 7)  (1019 199)  (1019 199)  LC_3 Logic Functioning bit
 (38 7)  (1020 199)  (1020 199)  LC_3 Logic Functioning bit
 (39 7)  (1021 199)  (1021 199)  LC_3 Logic Functioning bit
 (26 8)  (1008 200)  (1008 200)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 200)  (1011 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 200)  (1013 200)  routing T_19_12.lc_trk_g0_5 <X> T_19_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 200)  (1014 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 200)  (1017 200)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.input_2_4
 (37 8)  (1019 200)  (1019 200)  LC_4 Logic Functioning bit
 (38 8)  (1020 200)  (1020 200)  LC_4 Logic Functioning bit
 (39 8)  (1021 200)  (1021 200)  LC_4 Logic Functioning bit
 (45 8)  (1027 200)  (1027 200)  LC_4 Logic Functioning bit
 (26 9)  (1008 201)  (1008 201)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 201)  (1011 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1014 201)  (1014 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (1015 201)  (1015 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.input_2_4
 (34 9)  (1016 201)  (1016 201)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.input_2_4
 (36 9)  (1018 201)  (1018 201)  LC_4 Logic Functioning bit
 (37 9)  (1019 201)  (1019 201)  LC_4 Logic Functioning bit
 (38 9)  (1020 201)  (1020 201)  LC_4 Logic Functioning bit
 (39 9)  (1021 201)  (1021 201)  LC_4 Logic Functioning bit
 (17 10)  (999 202)  (999 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 202)  (1000 202)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g2_5
 (21 10)  (1003 202)  (1003 202)  routing T_19_12.wire_logic_cluster/lc_7/out <X> T_19_12.lc_trk_g2_7
 (22 10)  (1004 202)  (1004 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (1008 202)  (1008 202)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (1009 202)  (1009 202)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 202)  (1011 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 202)  (1014 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 202)  (1015 202)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 202)  (1016 202)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (1017 202)  (1017 202)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.input_2_5
 (36 10)  (1018 202)  (1018 202)  LC_5 Logic Functioning bit
 (26 11)  (1008 203)  (1008 203)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 203)  (1009 203)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 203)  (1010 203)  routing T_19_12.lc_trk_g3_6 <X> T_19_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 203)  (1011 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 203)  (1012 203)  routing T_19_12.lc_trk_g1_3 <X> T_19_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 203)  (1013 203)  routing T_19_12.lc_trk_g3_3 <X> T_19_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (1014 203)  (1014 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (1015 203)  (1015 203)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.input_2_5
 (35 11)  (1017 203)  (1017 203)  routing T_19_12.lc_trk_g2_7 <X> T_19_12.input_2_5
 (21 12)  (1003 204)  (1003 204)  routing T_19_12.wire_logic_cluster/lc_3/out <X> T_19_12.lc_trk_g3_3
 (22 12)  (1004 204)  (1004 204)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (1007 204)  (1007 204)  routing T_19_12.bnl_op_2 <X> T_19_12.lc_trk_g3_2
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 204)  (1016 204)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 204)  (1019 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (45 12)  (1027 204)  (1027 204)  LC_6 Logic Functioning bit
 (50 12)  (1032 204)  (1032 204)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1007 205)  (1007 205)  routing T_19_12.bnl_op_2 <X> T_19_12.lc_trk_g3_2
 (26 13)  (1008 205)  (1008 205)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g1_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 205)  (1018 205)  LC_6 Logic Functioning bit
 (37 13)  (1019 205)  (1019 205)  LC_6 Logic Functioning bit
 (38 13)  (1020 205)  (1020 205)  LC_6 Logic Functioning bit
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (17 14)  (999 206)  (999 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 206)  (1000 206)  routing T_19_12.wire_logic_cluster/lc_5/out <X> T_19_12.lc_trk_g3_5
 (25 14)  (1007 206)  (1007 206)  routing T_19_12.wire_logic_cluster/lc_6/out <X> T_19_12.lc_trk_g3_6
 (29 14)  (1011 206)  (1011 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 206)  (1012 206)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 206)  (1013 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 206)  (1014 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 206)  (1015 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 206)  (1016 206)  routing T_19_12.lc_trk_g3_5 <X> T_19_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 206)  (1020 206)  LC_7 Logic Functioning bit
 (41 14)  (1023 206)  (1023 206)  LC_7 Logic Functioning bit
 (43 14)  (1025 206)  (1025 206)  LC_7 Logic Functioning bit
 (45 14)  (1027 206)  (1027 206)  LC_7 Logic Functioning bit
 (22 15)  (1004 207)  (1004 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (1009 207)  (1009 207)  routing T_19_12.lc_trk_g1_0 <X> T_19_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 207)  (1011 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 207)  (1012 207)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 207)  (1014 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (37 15)  (1019 207)  (1019 207)  LC_7 Logic Functioning bit
 (39 15)  (1021 207)  (1021 207)  LC_7 Logic Functioning bit
 (40 15)  (1022 207)  (1022 207)  LC_7 Logic Functioning bit
 (42 15)  (1024 207)  (1024 207)  LC_7 Logic Functioning bit


LogicTile_22_12

 (8 1)  (1152 193)  (1152 193)  routing T_22_12.sp4_h_l_42 <X> T_22_12.sp4_v_b_1
 (9 1)  (1153 193)  (1153 193)  routing T_22_12.sp4_h_l_42 <X> T_22_12.sp4_v_b_1
 (10 1)  (1154 193)  (1154 193)  routing T_22_12.sp4_h_l_42 <X> T_22_12.sp4_v_b_1


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_11_11

 (3 4)  (549 180)  (549 180)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (3 5)  (549 181)  (549 181)  routing T_11_11.sp12_v_b_0 <X> T_11_11.sp12_h_r_0
 (19 13)  (565 189)  (565 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_12_11

 (3 0)  (603 176)  (603 176)  routing T_12_11.sp12_v_t_23 <X> T_12_11.sp12_v_b_0
 (4 6)  (604 182)  (604 182)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_38
 (11 6)  (611 182)  (611 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (13 6)  (613 182)  (613 182)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (5 7)  (605 183)  (605 183)  routing T_12_11.sp4_h_r_3 <X> T_12_11.sp4_v_t_38
 (12 7)  (612 183)  (612 183)  routing T_12_11.sp4_h_r_11 <X> T_12_11.sp4_v_t_40
 (11 10)  (611 186)  (611 186)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_45
 (13 10)  (613 186)  (613 186)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_45
 (12 11)  (612 187)  (612 187)  routing T_12_11.sp4_h_r_2 <X> T_12_11.sp4_v_t_45


LogicTile_13_11

 (11 6)  (665 182)  (665 182)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_v_t_40
 (13 6)  (667 182)  (667 182)  routing T_13_11.sp4_v_b_9 <X> T_13_11.sp4_v_t_40
 (19 15)  (673 191)  (673 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_11

 (11 2)  (719 178)  (719 178)  routing T_14_11.sp4_v_b_6 <X> T_14_11.sp4_v_t_39
 (13 2)  (721 178)  (721 178)  routing T_14_11.sp4_v_b_6 <X> T_14_11.sp4_v_t_39
 (6 8)  (714 184)  (714 184)  routing T_14_11.sp4_h_r_1 <X> T_14_11.sp4_v_b_6
 (6 10)  (714 186)  (714 186)  routing T_14_11.sp4_h_l_36 <X> T_14_11.sp4_v_t_43


LogicTile_15_11

 (3 4)  (765 180)  (765 180)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_r_0
 (3 5)  (765 181)  (765 181)  routing T_15_11.sp12_v_b_0 <X> T_15_11.sp12_h_r_0
 (11 10)  (773 186)  (773 186)  routing T_15_11.sp4_v_b_0 <X> T_15_11.sp4_v_t_45
 (13 10)  (775 186)  (775 186)  routing T_15_11.sp4_v_b_0 <X> T_15_11.sp4_v_t_45
 (19 13)  (781 189)  (781 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_11

 (12 2)  (828 178)  (828 178)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_h_l_39
 (13 2)  (829 178)  (829 178)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_39
 (26 2)  (842 178)  (842 178)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (31 2)  (847 178)  (847 178)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 178)  (848 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 178)  (849 178)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 178)  (852 178)  LC_1 Logic Functioning bit
 (38 2)  (854 178)  (854 178)  LC_1 Logic Functioning bit
 (28 3)  (844 179)  (844 179)  routing T_16_11.lc_trk_g2_5 <X> T_16_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 179)  (845 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 179)  (853 179)  LC_1 Logic Functioning bit
 (39 3)  (855 179)  (855 179)  LC_1 Logic Functioning bit
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 180)  (850 180)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (40 4)  (856 180)  (856 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (50 4)  (866 180)  (866 180)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (868 180)  (868 180)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (14 5)  (830 181)  (830 181)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g1_0
 (16 5)  (832 181)  (832 181)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (37 5)  (853 181)  (853 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (39 5)  (855 181)  (855 181)  LC_2 Logic Functioning bit
 (40 5)  (856 181)  (856 181)  LC_2 Logic Functioning bit
 (41 5)  (857 181)  (857 181)  LC_2 Logic Functioning bit
 (11 6)  (827 182)  (827 182)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_40
 (12 7)  (828 183)  (828 183)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_40
 (14 10)  (830 186)  (830 186)  routing T_16_11.sp12_v_t_3 <X> T_16_11.lc_trk_g2_4
 (17 10)  (833 186)  (833 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (830 187)  (830 187)  routing T_16_11.sp12_v_t_3 <X> T_16_11.lc_trk_g2_4
 (15 11)  (831 187)  (831 187)  routing T_16_11.sp12_v_t_3 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (18 11)  (834 187)  (834 187)  routing T_16_11.sp4_r_v_b_37 <X> T_16_11.lc_trk_g2_5
 (11 15)  (827 191)  (827 191)  routing T_16_11.sp4_h_r_3 <X> T_16_11.sp4_h_l_46
 (13 15)  (829 191)  (829 191)  routing T_16_11.sp4_h_r_3 <X> T_16_11.sp4_h_l_46


LogicTile_17_11

 (19 15)  (893 191)  (893 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_11

 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 176)  (963 176)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_0
 (44 0)  (972 176)  (972 176)  LC_0 Logic Functioning bit
 (30 1)  (958 177)  (958 177)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 177)  (961 177)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_0
 (34 1)  (962 177)  (962 177)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_0
 (35 1)  (963 177)  (963 177)  routing T_18_11.lc_trk_g3_7 <X> T_18_11.input_2_0
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (44 2)  (972 178)  (972 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (21 4)  (949 180)  (949 180)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g1_2
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (44 4)  (972 180)  (972 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (21 6)  (949 182)  (949 182)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 182)  (953 182)  routing T_18_11.wire_logic_cluster/lc_6/out <X> T_18_11.lc_trk_g1_6
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (44 6)  (972 182)  (972 182)  LC_3 Logic Functioning bit
 (45 6)  (973 182)  (973 182)  LC_3 Logic Functioning bit
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_0 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (44 8)  (972 184)  (972 184)  LC_4 Logic Functioning bit
 (46 8)  (974 184)  (974 184)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (27 10)  (955 186)  (955 186)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 186)  (956 186)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (44 10)  (972 186)  (972 186)  LC_5 Logic Functioning bit
 (30 11)  (958 187)  (958 187)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (43 11)  (971 187)  (971 187)  LC_5 Logic Functioning bit
 (14 12)  (942 188)  (942 188)  routing T_18_11.rgt_op_0 <X> T_18_11.lc_trk_g3_0
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g3_1
 (21 12)  (949 188)  (949 188)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g3_3
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.rgt_op_3 <X> T_18_11.lc_trk_g3_3
 (25 12)  (953 188)  (953 188)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g3_2
 (27 12)  (955 188)  (955 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 188)  (958 188)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (37 12)  (965 188)  (965 188)  LC_6 Logic Functioning bit
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (44 12)  (972 188)  (972 188)  LC_6 Logic Functioning bit
 (45 12)  (973 188)  (973 188)  LC_6 Logic Functioning bit
 (15 13)  (943 189)  (943 189)  routing T_18_11.rgt_op_0 <X> T_18_11.lc_trk_g3_0
 (17 13)  (945 189)  (945 189)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 189)  (952 189)  routing T_18_11.rgt_op_2 <X> T_18_11.lc_trk_g3_2
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 189)  (968 189)  LC_6 Logic Functioning bit
 (41 13)  (969 189)  (969 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (43 13)  (971 189)  (971 189)  LC_6 Logic Functioning bit
 (21 14)  (949 190)  (949 190)  routing T_18_11.rgt_op_7 <X> T_18_11.lc_trk_g3_7
 (22 14)  (950 190)  (950 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 190)  (952 190)  routing T_18_11.rgt_op_7 <X> T_18_11.lc_trk_g3_7
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 190)  (958 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 190)  (964 190)  LC_7 Logic Functioning bit
 (37 14)  (965 190)  (965 190)  LC_7 Logic Functioning bit
 (38 14)  (966 190)  (966 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (44 14)  (972 190)  (972 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (30 15)  (958 191)  (958 191)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 191)  (968 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (42 15)  (970 191)  (970 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit


LogicTile_19_11

 (15 0)  (997 176)  (997 176)  routing T_19_11.lft_op_1 <X> T_19_11.lc_trk_g0_1
 (17 0)  (999 176)  (999 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 176)  (1000 176)  routing T_19_11.lft_op_1 <X> T_19_11.lc_trk_g0_1
 (25 0)  (1007 176)  (1007 176)  routing T_19_11.wire_logic_cluster/lc_2/out <X> T_19_11.lc_trk_g0_2
 (27 0)  (1009 176)  (1009 176)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 176)  (1010 176)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 176)  (1011 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 176)  (1012 176)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 176)  (1013 176)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 176)  (1014 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 176)  (1017 176)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_0
 (37 0)  (1019 176)  (1019 176)  LC_0 Logic Functioning bit
 (42 0)  (1024 176)  (1024 176)  LC_0 Logic Functioning bit
 (43 0)  (1025 176)  (1025 176)  LC_0 Logic Functioning bit
 (45 0)  (1027 176)  (1027 176)  LC_0 Logic Functioning bit
 (22 1)  (1004 177)  (1004 177)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (1009 177)  (1009 177)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 177)  (1011 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 177)  (1012 177)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 177)  (1014 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (1015 177)  (1015 177)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_0
 (34 1)  (1016 177)  (1016 177)  routing T_19_11.lc_trk_g3_5 <X> T_19_11.input_2_0
 (36 1)  (1018 177)  (1018 177)  LC_0 Logic Functioning bit
 (37 1)  (1019 177)  (1019 177)  LC_0 Logic Functioning bit
 (42 1)  (1024 177)  (1024 177)  LC_0 Logic Functioning bit
 (43 1)  (1025 177)  (1025 177)  LC_0 Logic Functioning bit
 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (997 178)  (997 178)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g0_5
 (17 2)  (999 178)  (999 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (1003 178)  (1003 178)  routing T_19_11.wire_logic_cluster/lc_7/out <X> T_19_11.lc_trk_g0_7
 (22 2)  (1004 178)  (1004 178)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (26 2)  (1008 178)  (1008 178)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 178)  (1009 178)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 178)  (1010 178)  routing T_19_11.lc_trk_g3_1 <X> T_19_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 178)  (1011 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 178)  (1014 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 178)  (1016 178)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 178)  (1017 178)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.input_2_1
 (38 2)  (1020 178)  (1020 178)  LC_1 Logic Functioning bit
 (41 2)  (1023 178)  (1023 178)  LC_1 Logic Functioning bit
 (43 2)  (1025 178)  (1025 178)  LC_1 Logic Functioning bit
 (45 2)  (1027 178)  (1027 178)  LC_1 Logic Functioning bit
 (53 2)  (1035 178)  (1035 178)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (982 179)  (982 179)  routing T_19_11.glb_netwk_3 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (14 3)  (996 179)  (996 179)  routing T_19_11.top_op_4 <X> T_19_11.lc_trk_g0_4
 (15 3)  (997 179)  (997 179)  routing T_19_11.top_op_4 <X> T_19_11.lc_trk_g0_4
 (17 3)  (999 179)  (999 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (1000 179)  (1000 179)  routing T_19_11.top_op_5 <X> T_19_11.lc_trk_g0_5
 (26 3)  (1008 179)  (1008 179)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 179)  (1009 179)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 179)  (1010 179)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 179)  (1011 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 179)  (1014 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (36 3)  (1018 179)  (1018 179)  LC_1 Logic Functioning bit
 (37 3)  (1019 179)  (1019 179)  LC_1 Logic Functioning bit
 (38 3)  (1020 179)  (1020 179)  LC_1 Logic Functioning bit
 (41 3)  (1023 179)  (1023 179)  LC_1 Logic Functioning bit
 (43 3)  (1025 179)  (1025 179)  LC_1 Logic Functioning bit
 (15 4)  (997 180)  (997 180)  routing T_19_11.top_op_1 <X> T_19_11.lc_trk_g1_1
 (17 4)  (999 180)  (999 180)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (1003 180)  (1003 180)  routing T_19_11.lft_op_3 <X> T_19_11.lc_trk_g1_3
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (1006 180)  (1006 180)  routing T_19_11.lft_op_3 <X> T_19_11.lc_trk_g1_3
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (39 4)  (1021 180)  (1021 180)  LC_2 Logic Functioning bit
 (41 4)  (1023 180)  (1023 180)  LC_2 Logic Functioning bit
 (42 4)  (1024 180)  (1024 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (18 5)  (1000 181)  (1000 181)  routing T_19_11.top_op_1 <X> T_19_11.lc_trk_g1_1
 (22 5)  (1004 181)  (1004 181)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 181)  (1006 181)  routing T_19_11.top_op_2 <X> T_19_11.lc_trk_g1_2
 (25 5)  (1007 181)  (1007 181)  routing T_19_11.top_op_2 <X> T_19_11.lc_trk_g1_2
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g0_7 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 181)  (1017 181)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.input_2_2
 (36 5)  (1018 181)  (1018 181)  LC_2 Logic Functioning bit
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (41 5)  (1023 181)  (1023 181)  LC_2 Logic Functioning bit
 (42 5)  (1024 181)  (1024 181)  LC_2 Logic Functioning bit
 (15 6)  (997 182)  (997 182)  routing T_19_11.lft_op_5 <X> T_19_11.lc_trk_g1_5
 (17 6)  (999 182)  (999 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 182)  (1000 182)  routing T_19_11.lft_op_5 <X> T_19_11.lc_trk_g1_5
 (21 6)  (1003 182)  (1003 182)  routing T_19_11.lft_op_7 <X> T_19_11.lc_trk_g1_7
 (22 6)  (1004 182)  (1004 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 182)  (1006 182)  routing T_19_11.lft_op_7 <X> T_19_11.lc_trk_g1_7
 (25 6)  (1007 182)  (1007 182)  routing T_19_11.lft_op_6 <X> T_19_11.lc_trk_g1_6
 (26 6)  (1008 182)  (1008 182)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (1009 182)  (1009 182)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 182)  (1011 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 182)  (1013 182)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 182)  (1014 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 182)  (1016 182)  routing T_19_11.lc_trk_g1_5 <X> T_19_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 182)  (1017 182)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.input_2_3
 (37 6)  (1019 182)  (1019 182)  LC_3 Logic Functioning bit
 (38 6)  (1020 182)  (1020 182)  LC_3 Logic Functioning bit
 (39 6)  (1021 182)  (1021 182)  LC_3 Logic Functioning bit
 (45 6)  (1027 182)  (1027 182)  LC_3 Logic Functioning bit
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 183)  (1006 183)  routing T_19_11.lft_op_6 <X> T_19_11.lc_trk_g1_6
 (26 7)  (1008 183)  (1008 183)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (1009 183)  (1009 183)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 183)  (1010 183)  routing T_19_11.lc_trk_g3_6 <X> T_19_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 183)  (1011 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 183)  (1014 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (1018 183)  (1018 183)  LC_3 Logic Functioning bit
 (37 7)  (1019 183)  (1019 183)  LC_3 Logic Functioning bit
 (38 7)  (1020 183)  (1020 183)  LC_3 Logic Functioning bit
 (39 7)  (1021 183)  (1021 183)  LC_3 Logic Functioning bit
 (26 8)  (1008 184)  (1008 184)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (1011 184)  (1011 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 184)  (1013 184)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 184)  (1014 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 184)  (1015 184)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (40 8)  (1022 184)  (1022 184)  LC_4 Logic Functioning bit
 (26 9)  (1008 185)  (1008 185)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 185)  (1009 185)  routing T_19_11.lc_trk_g1_7 <X> T_19_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 185)  (1011 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 185)  (1013 185)  routing T_19_11.lc_trk_g2_7 <X> T_19_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 185)  (1014 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1017 185)  (1017 185)  routing T_19_11.lc_trk_g0_2 <X> T_19_11.input_2_4
 (51 9)  (1033 185)  (1033 185)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (22 10)  (1004 186)  (1004 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 186)  (1006 186)  routing T_19_11.tnl_op_7 <X> T_19_11.lc_trk_g2_7
 (21 11)  (1003 187)  (1003 187)  routing T_19_11.tnl_op_7 <X> T_19_11.lc_trk_g2_7
 (17 12)  (999 188)  (999 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 188)  (1000 188)  routing T_19_11.wire_logic_cluster/lc_1/out <X> T_19_11.lc_trk_g3_1
 (26 12)  (1008 188)  (1008 188)  routing T_19_11.lc_trk_g0_4 <X> T_19_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 188)  (1009 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 188)  (1011 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 188)  (1012 188)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 188)  (1014 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 188)  (1016 188)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (29 13)  (1011 189)  (1011 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 189)  (1012 189)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 189)  (1013 189)  routing T_19_11.lc_trk_g1_2 <X> T_19_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 189)  (1014 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1016 189)  (1016 189)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_6
 (35 13)  (1017 189)  (1017 189)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_6
 (39 13)  (1021 189)  (1021 189)  LC_6 Logic Functioning bit
 (15 14)  (997 190)  (997 190)  routing T_19_11.sp4_h_l_24 <X> T_19_11.lc_trk_g3_5
 (16 14)  (998 190)  (998 190)  routing T_19_11.sp4_h_l_24 <X> T_19_11.lc_trk_g3_5
 (17 14)  (999 190)  (999 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (1000 190)  (1000 190)  routing T_19_11.sp4_h_l_24 <X> T_19_11.lc_trk_g3_5
 (21 14)  (1003 190)  (1003 190)  routing T_19_11.wire_logic_cluster/lc_7/out <X> T_19_11.lc_trk_g3_7
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (1007 190)  (1007 190)  routing T_19_11.wire_logic_cluster/lc_6/out <X> T_19_11.lc_trk_g3_6
 (26 14)  (1008 190)  (1008 190)  routing T_19_11.lc_trk_g0_5 <X> T_19_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 190)  (1009 190)  routing T_19_11.lc_trk_g1_1 <X> T_19_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 190)  (1011 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 190)  (1013 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 190)  (1014 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 190)  (1015 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 190)  (1016 190)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (40 14)  (1022 190)  (1022 190)  LC_7 Logic Functioning bit
 (41 14)  (1023 190)  (1023 190)  LC_7 Logic Functioning bit
 (42 14)  (1024 190)  (1024 190)  LC_7 Logic Functioning bit
 (45 14)  (1027 190)  (1027 190)  LC_7 Logic Functioning bit
 (50 14)  (1032 190)  (1032 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1004 191)  (1004 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (1011 191)  (1011 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 191)  (1013 191)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_7/in_3
 (40 15)  (1022 191)  (1022 191)  LC_7 Logic Functioning bit
 (41 15)  (1023 191)  (1023 191)  LC_7 Logic Functioning bit
 (42 15)  (1024 191)  (1024 191)  LC_7 Logic Functioning bit
 (43 15)  (1025 191)  (1025 191)  LC_7 Logic Functioning bit


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_13_10

 (3 0)  (657 160)  (657 160)  routing T_13_10.sp12_v_t_23 <X> T_13_10.sp12_v_b_0


LogicTile_15_10

 (19 0)  (781 160)  (781 160)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (14 4)  (776 164)  (776 164)  routing T_15_10.sp4_v_b_0 <X> T_15_10.lc_trk_g1_0
 (16 5)  (778 165)  (778 165)  routing T_15_10.sp4_v_b_0 <X> T_15_10.lc_trk_g1_0
 (17 5)  (779 165)  (779 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (15 8)  (777 168)  (777 168)  routing T_15_10.tnr_op_1 <X> T_15_10.lc_trk_g2_1
 (17 8)  (779 168)  (779 168)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g1_0 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g2_1 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (40 8)  (802 168)  (802 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (42 8)  (804 168)  (804 168)  LC_4 Logic Functioning bit
 (43 8)  (805 168)  (805 168)  LC_4 Logic Functioning bit
 (48 8)  (810 168)  (810 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (36 9)  (798 169)  (798 169)  LC_4 Logic Functioning bit
 (38 9)  (800 169)  (800 169)  LC_4 Logic Functioning bit
 (40 9)  (802 169)  (802 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (42 9)  (804 169)  (804 169)  LC_4 Logic Functioning bit
 (43 9)  (805 169)  (805 169)  LC_4 Logic Functioning bit


LogicTile_16_10

 (19 2)  (835 162)  (835 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_19_10

 (3 5)  (985 165)  (985 165)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_h_r_0


LogicTile_23_10

 (3 0)  (1201 160)  (1201 160)  routing T_23_10.sp12_v_t_23 <X> T_23_10.sp12_v_b_0


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 13)  (499 157)  (499 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (499 158)  (499 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_11_9

 (7 14)  (553 158)  (553 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_12_9

 (3 4)  (603 148)  (603 148)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (3 5)  (603 149)  (603 149)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_h_r_0
 (3 6)  (603 150)  (603 150)  routing T_12_9.sp12_v_b_0 <X> T_12_9.sp12_v_t_23
 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (607 158)  (607 158)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_9

 (8 11)  (662 155)  (662 155)  routing T_13_9.sp4_v_b_4 <X> T_13_9.sp4_v_t_42
 (10 11)  (664 155)  (664 155)  routing T_13_9.sp4_v_b_4 <X> T_13_9.sp4_v_t_42
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (4 14)  (658 158)  (658 158)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_44
 (6 14)  (660 158)  (660 158)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_44
 (7 14)  (661 158)  (661 158)  Column buffer control bit: LH_colbuf_cntl_7

 (5 15)  (659 159)  (659 159)  routing T_13_9.sp4_h_r_3 <X> T_13_9.sp4_v_t_44
 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (715 158)  (715 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (19 15)  (727 159)  (727 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_9

 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (769 158)  (769 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 4)  (819 148)  (819 148)  routing T_16_9.sp12_v_t_23 <X> T_16_9.sp12_h_r_0
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (881 156)  (881 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (935 156)  (935 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_19_9

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 1)  (1459 145)  (1459 145)  routing T_28_9.sp12_h_l_23 <X> T_28_9.sp12_v_b_0


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (7 14)  (823 142)  (823 142)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8

 (13 13)  (1049 141)  (1049 141)  routing T_20_8.sp4_v_t_43 <X> T_20_8.sp4_h_r_11


LogicTile_21_8



LogicTile_22_8

 (8 5)  (1152 133)  (1152 133)  routing T_22_8.sp4_v_t_36 <X> T_22_8.sp4_v_b_4
 (10 5)  (1154 133)  (1154 133)  routing T_22_8.sp4_v_t_36 <X> T_22_8.sp4_v_b_4


LogicTile_23_8



LogicTile_24_8

 (11 4)  (1263 132)  (1263 132)  routing T_24_8.sp4_h_l_46 <X> T_24_8.sp4_v_b_5
 (13 4)  (1265 132)  (1265 132)  routing T_24_8.sp4_h_l_46 <X> T_24_8.sp4_v_b_5
 (12 5)  (1264 133)  (1264 133)  routing T_24_8.sp4_h_l_46 <X> T_24_8.sp4_v_b_5


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 8)  (1583 136)  (1583 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_12_7

 (3 4)  (603 116)  (603 116)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (3 5)  (603 117)  (603 117)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_h_r_0
 (3 6)  (603 118)  (603 118)  routing T_12_7.sp12_v_b_0 <X> T_12_7.sp12_v_t_23


LogicTile_13_7

 (12 5)  (666 117)  (666 117)  routing T_13_7.sp4_h_r_5 <X> T_13_7.sp4_v_b_5
 (4 14)  (658 126)  (658 126)  routing T_13_7.sp4_h_r_3 <X> T_13_7.sp4_v_t_44
 (6 14)  (660 126)  (660 126)  routing T_13_7.sp4_h_r_3 <X> T_13_7.sp4_v_t_44
 (5 15)  (659 127)  (659 127)  routing T_13_7.sp4_h_r_3 <X> T_13_7.sp4_v_t_44


LogicTile_14_7

 (19 15)  (727 127)  (727 127)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_16_7

 (17 2)  (833 114)  (833 114)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (0 8)  (816 120)  (816 120)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (1 8)  (817 120)  (817 120)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_7 glb2local_1
 (31 8)  (847 120)  (847 120)  routing T_16_7.lc_trk_g0_5 <X> T_16_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 120)  (848 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (852 120)  (852 120)  LC_4 Logic Functioning bit
 (37 8)  (853 120)  (853 120)  LC_4 Logic Functioning bit
 (38 8)  (854 120)  (854 120)  LC_4 Logic Functioning bit
 (39 8)  (855 120)  (855 120)  LC_4 Logic Functioning bit
 (0 9)  (816 121)  (816 121)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (1 9)  (817 121)  (817 121)  routing T_16_7.glb_netwk_7 <X> T_16_7.glb2local_1
 (36 9)  (852 121)  (852 121)  LC_4 Logic Functioning bit
 (37 9)  (853 121)  (853 121)  LC_4 Logic Functioning bit
 (38 9)  (854 121)  (854 121)  LC_4 Logic Functioning bit
 (39 9)  (855 121)  (855 121)  LC_4 Logic Functioning bit
 (47 9)  (863 121)  (863 121)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40


LogicTile_31_7

 (19 2)  (1637 114)  (1637 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_11_6

 (19 10)  (565 106)  (565 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_6

 (2 4)  (602 100)  (602 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_6

 (19 10)  (673 106)  (673 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (3 12)  (657 108)  (657 108)  routing T_13_6.sp12_v_t_22 <X> T_13_6.sp12_h_r_1


LogicTile_15_6

 (6 2)  (768 98)  (768 98)  routing T_15_6.sp4_h_l_42 <X> T_15_6.sp4_v_t_37


RAM_Tile_25_6

 (3 13)  (1309 109)  (1309 109)  routing T_25_6.sp12_h_l_22 <X> T_25_6.sp12_h_r_1


LogicTile_28_6

 (19 2)  (1475 98)  (1475 98)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_32_6

 (2 6)  (1674 102)  (1674 102)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 109)  (1739 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_horz_19 <X> T_33_6.span4_vert_b_3


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_10_5

 (2 12)  (494 92)  (494 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_5

 (3 0)  (549 80)  (549 80)  routing T_11_5.sp12_v_t_23 <X> T_11_5.sp12_v_b_0


LogicTile_12_5

 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (10 7)  (664 87)  (664 87)  routing T_13_5.sp4_h_l_46 <X> T_13_5.sp4_v_t_41


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23


LogicTile_30_5

 (10 0)  (1574 80)  (1574 80)  routing T_30_5.sp4_v_t_45 <X> T_30_5.sp4_h_r_1


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 81)  (1739 81)  routing T_33_5.span4_horz_25 <X> T_33_5.span4_vert_b_0
 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 7)  (75 71)  (75 71)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_v_t_23


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_14_4

 (3 4)  (711 68)  (711 68)  routing T_14_4.sp12_v_t_23 <X> T_14_4.sp12_h_r_0


LogicTile_22_4

 (9 5)  (1153 69)  (1153 69)  routing T_22_4.sp4_v_t_41 <X> T_22_4.sp4_v_b_4
 (2 8)  (1146 72)  (1146 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_4

 (13 4)  (1265 68)  (1265 68)  routing T_24_4.sp4_v_t_40 <X> T_24_4.sp4_v_b_5


RAM_Tile_25_4

 (4 4)  (1310 68)  (1310 68)  routing T_25_4.sp4_h_l_44 <X> T_25_4.sp4_v_b_3
 (6 4)  (1312 68)  (1312 68)  routing T_25_4.sp4_h_l_44 <X> T_25_4.sp4_v_b_3
 (5 5)  (1311 69)  (1311 69)  routing T_25_4.sp4_h_l_44 <X> T_25_4.sp4_v_b_3


LogicTile_30_4

 (19 10)  (1583 74)  (1583 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_31_4

 (10 8)  (1628 72)  (1628 72)  routing T_31_4.sp4_v_t_39 <X> T_31_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_11_3

 (8 1)  (554 49)  (554 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1
 (10 1)  (556 49)  (556 49)  routing T_11_3.sp4_v_t_47 <X> T_11_3.sp4_v_b_1
 (3 8)  (549 56)  (549 56)  routing T_11_3.sp12_v_t_22 <X> T_11_3.sp12_v_b_1


LogicTile_13_3

 (8 1)  (662 49)  (662 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (10 1)  (664 49)  (664 49)  routing T_13_3.sp4_v_t_47 <X> T_13_3.sp4_v_b_1
 (13 4)  (667 52)  (667 52)  routing T_13_3.sp4_v_t_40 <X> T_13_3.sp4_v_b_5
 (19 6)  (673 54)  (673 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_23_3

 (19 6)  (1217 54)  (1217 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_28_3

 (10 8)  (1466 56)  (1466 56)  routing T_28_3.sp4_v_t_39 <X> T_28_3.sp4_h_r_7


LogicTile_32_3

 (4 5)  (1676 53)  (1676 53)  routing T_32_3.sp4_h_l_42 <X> T_32_3.sp4_h_r_3
 (6 5)  (1678 53)  (1678 53)  routing T_32_3.sp4_h_l_42 <X> T_32_3.sp4_h_r_3


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (6 2)  (1732 50)  (1732 50)  routing T_33_3.span4_horz_3 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (1734 50)  (1734 50)  routing T_33_3.span4_horz_3 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_12_2

 (19 8)  (619 40)  (619 40)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_23_2

 (3 4)  (1201 36)  (1201 36)  routing T_23_2.sp12_v_t_23 <X> T_23_2.sp12_h_r_0


LogicTile_27_2

 (2 0)  (1404 32)  (1404 32)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_2

 (8 0)  (1572 32)  (1572 32)  routing T_30_2.sp4_h_l_40 <X> T_30_2.sp4_h_r_1
 (10 0)  (1574 32)  (1574 32)  routing T_30_2.sp4_h_l_40 <X> T_30_2.sp4_h_r_1


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (13 1)  (1739 33)  (1739 33)  routing T_33_2.span4_horz_25 <X> T_33_2.span4_vert_b_0
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_3 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (6 10)  (1732 42)  (1732 42)  routing T_33_2.span12_horz_19 <X> T_33_2.lc_trk_g1_3
 (7 10)  (1733 42)  (1733 42)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_19 lc_trk_g1_3
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (8 11)  (1734 43)  (1734 43)  routing T_33_2.span12_horz_19 <X> T_33_2.lc_trk_g1_3
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23


LogicTile_30_1

 (4 5)  (1568 21)  (1568 21)  routing T_30_1.sp4_v_t_47 <X> T_30_1.sp4_h_r_3


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g1_3 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (5 10)  (1731 26)  (1731 26)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g1_3
 (6 10)  (1732 26)  (1732 26)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g1_3
 (7 10)  (1733 26)  (1733 26)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_27 lc_trk_g1_3
 (12 10)  (1738 26)  (1738 26)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (8 11)  (1734 27)  (1734 27)  routing T_33_1.span4_horz_27 <X> T_33_1.lc_trk_g1_3
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 29)  (1730 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (6 1)  (564 14)  (564 14)  routing T_11_0.span12_vert_8 <X> T_11_0.lc_trk_g0_0
 (7 1)  (565 14)  (565 14)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (13 1)  (581 14)  (581 14)  routing T_11_0.span4_vert_25 <X> T_11_0.span4_horz_r_0
 (5 4)  (563 11)  (563 11)  routing T_11_0.span12_vert_5 <X> T_11_0.lc_trk_g0_5
 (7 4)  (565 11)  (565 11)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (566 11)  (566 11)  routing T_11_0.span12_vert_5 <X> T_11_0.lc_trk_g0_5
 (8 5)  (566 10)  (566 10)  routing T_11_0.span12_vert_5 <X> T_11_0.lc_trk_g0_5
 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 8)  (550 7)  (550 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (13 10)  (581 4)  (581 4)  routing T_11_0.lc_trk_g0_5 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (4 0)  (616 15)  (616 15)  routing T_12_0.span4_vert_32 <X> T_12_0.lc_trk_g0_0
 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (5 1)  (617 14)  (617 14)  routing T_12_0.span4_vert_32 <X> T_12_0.lc_trk_g0_0
 (6 1)  (618 14)  (618 14)  routing T_12_0.span4_vert_32 <X> T_12_0.lc_trk_g0_0
 (7 1)  (619 14)  (619 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (10 4)  (632 11)  (632 11)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (633 11)  (633 11)  routing T_12_0.lc_trk_g1_4 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (4 5)  (616 10)  (616 10)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g0_4
 (5 5)  (617 10)  (617 10)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g0_4
 (7 5)  (619 10)  (619 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (605 10)  (605 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (627 8)  (627 8)  IO control bit: BIODOWN_IE_1

 (5 6)  (617 8)  (617 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (7 6)  (619 8)  (619 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (620 8)  (620 8)  routing T_12_0.span4_horz_r_15 <X> T_12_0.lc_trk_g0_7
 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (17 9)  (605 6)  (605 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g0_4 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g0_7 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (616 2)  (616 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (5 13)  (617 2)  (617 2)  routing T_12_0.span4_horz_r_4 <X> T_12_0.lc_trk_g1_4
 (7 13)  (619 2)  (619 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (13 1)  (689 14)  (689 14)  routing T_13_0.span4_vert_25 <X> T_13_0.span4_horz_r_0
 (5 4)  (671 11)  (671 11)  routing T_13_0.span4_vert_29 <X> T_13_0.lc_trk_g0_5
 (6 4)  (672 11)  (672 11)  routing T_13_0.span4_vert_29 <X> T_13_0.lc_trk_g0_5
 (7 4)  (673 11)  (673 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (8 5)  (674 10)  (674 10)  routing T_13_0.span4_vert_29 <X> T_13_0.lc_trk_g0_5
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g0_5 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (12 12)  (688 3)  (688 3)  routing T_13_0.span4_vert_43 <X> T_13_0.span4_horz_l_15


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (4 1)  (778 14)  (778 14)  routing T_15_0.span4_horz_r_0 <X> T_15_0.lc_trk_g0_0
 (5 1)  (779 14)  (779 14)  routing T_15_0.span4_horz_r_0 <X> T_15_0.lc_trk_g0_0
 (7 1)  (781 14)  (781 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (14 1)  (798 14)  (798 14)  routing T_15_0.span4_horz_l_12 <X> T_15_0.span4_horz_r_0
 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (4 8)  (778 7)  (778 7)  routing T_15_0.span4_horz_r_8 <X> T_15_0.lc_trk_g1_0
 (16 8)  (766 7)  (766 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (5 9)  (779 6)  (779 6)  routing T_15_0.span4_horz_r_8 <X> T_15_0.lc_trk_g1_0
 (7 9)  (781 6)  (781 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_0 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_6 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (4 7)  (832 9)  (832 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (6 7)  (834 9)  (834 9)  routing T_16_0.span12_vert_22 <X> T_16_0.lc_trk_g0_6
 (7 7)  (835 9)  (835 9)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_22 lc_trk_g0_6
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_horz_r_7 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1056 9)  (1056 9)  routing T_20_0.span4_horz_r_7 <X> T_20_0.lc_trk_g0_7


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1164 15)  (1164 15)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_41 <X> T_22_0.lc_trk_g0_1
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0

 (12 12)  (1232 3)  (1232 3)  routing T_23_0.span4_vert_43 <X> T_23_0.span4_horz_l_15


IO_Tile_24_0

 (4 0)  (1268 15)  (1268 15)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1268 14)  (1268 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (5 1)  (1269 14)  (1269 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (6 1)  (1270 14)  (1270 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (7 1)  (1271 14)  (1271 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (13 4)  (1341 11)  (1341 11)  routing T_25_0.lc_trk_g0_6 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g0_6 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (4 6)  (1322 8)  (1322 8)  routing T_25_0.span4_vert_38 <X> T_25_0.lc_trk_g0_6
 (5 7)  (1323 9)  (1323 9)  routing T_25_0.span4_vert_38 <X> T_25_0.lc_trk_g0_6
 (6 7)  (1324 9)  (1324 9)  routing T_25_0.span4_vert_38 <X> T_25_0.lc_trk_g0_6
 (7 7)  (1325 9)  (1325 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


