Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 24 10:10:19 2023
| Host         : 192.168.2.204 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file bypass_690t_timing_summary_routed.rpt -pb bypass_690t_timing_summary_routed.pb -rpx bypass_690t_timing_summary_routed.rpx -warn_on_violation
| Design       : bypass_690t
| Device       : 7vx690t-ffg1157
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 524 register/latch pins with no clock driven by root clock pin: ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 (HIGH)

 There are 650 register/latch pins with no clock driven by root clock pin: rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.876        0.000                      0                28049        0.023        0.000                      0                27961        0.000        0.000                       0                 12503  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk100_p                                                                                    {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
ep_sys_clk                                                                                  {0.000 5.000}        10.000          100.000         
ep_user_clk                                                                                 {0.000 4.000}        8.000           125.000         
rp_sys_clk                                                                                  {0.000 5.000}        10.000          100.000         
rp_user_clk                                                                                 {0.000 4.000}        8.000           125.000         
txoutclk_x0y1                                                                               {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y1                                                                           {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y1                                                                     {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y1                                                                           {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y1                                                                     {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                   {0.000 5.000}        10.000          100.000         
  userclk1                                                                                  {0.000 2.000}        4.000           250.000         
  userclk2                                                                                  {0.000 4.000}        8.000           125.000         
txoutclk_x0y2                                                                               {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y2                                                                           {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y2                                                                     {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y2                                                                           {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y2                                                                     {0.000 2.000}        4.000           250.000         
  mmcm_fb_1                                                                                 {0.000 5.000}        10.000          100.000         
  userclk1_1                                                                                {0.000 2.000}        4.000           250.000         
  userclk2_1                                                                                {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.160        0.000                      0                  933        0.089        0.000                      0                  933       15.732        0.000                       0                   487  
ep_sys_clk                                                                                        9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
ep_user_clk                                                                                       3.955        0.000                      0                  950        0.080        0.000                      0                  950        3.358        0.000                       0                   435  
rp_sys_clk                                                                                        9.029        0.000                      0                   28        0.172        0.000                      0                   28        4.358        0.000                       0                    43  
rp_user_clk                                                                                       1.598        0.000                      0                14275        0.051        0.000                      0                14275        3.232        0.000                       0                  7748  
txoutclk_x0y1                                                                                                                                                                                                                                 3.000        0.000                       0                     2  
  clk_125mhz_x0y1                                                                                 4.990        0.000                      0                  946        0.067        0.000                      0                  946        2.286        0.000                       0                   416  
    clk_125mhz_mux_x0y1                                                                           4.878        0.000                      0                 3374        0.080        0.000                      0                 3374        0.549        0.000                       0                  1402  
  clk_250mhz_x0y1                                                                                                                                                                                                                             2.592        0.000                       0                     2  
    clk_250mhz_mux_x0y1                                                                           0.885        0.000                      0                 3374        0.080        0.000                      0                 3374        0.000        0.000                       0                  1402  
  mmcm_fb                                                                                                                                                                                                                                     8.929        0.000                       0                     2  
  userclk1                                                                                        1.297        0.000                      0                 1423        0.023        0.000                      0                 1423        0.097        0.000                       0                    47  
  userclk2                                                                                                                                                                                                                                    6.591        0.000                       0                     2  
txoutclk_x0y2                                                                                                                                                                                                                                 3.000        0.000                       0                     2  
  clk_125mhz_x0y2                                                                                 2.710        0.000                      0                  946        0.087        0.000                      0                  946        2.286        0.000                       0                   416  
    clk_125mhz_mux_x0y2                                                                           4.870        0.000                      0                 3376        0.073        0.000                      0                 3376        0.549        0.000                       0                  1403  
  clk_250mhz_x0y2                                                                                                                                                                                                                             2.592        0.000                       0                     2  
    clk_250mhz_mux_x0y2                                                                           0.876        0.000                      0                 3376        0.073        0.000                      0                 3376        0.000        0.000                       0                  1403  
  mmcm_fb_1                                                                                                                                                                                                                                   8.929        0.000                       0                     2  
  userclk1_1                                                                                      1.230        0.000                      0                 1423        0.040        0.000                      0                 1423        0.028        0.000                       0                    47  
  userclk2_1                                                                                                                                                                                                                                  6.591        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
rp_user_clk                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        7.266        0.000                      0                    8                                                                        
rp_user_clk                                                                                 ep_user_clk                                                                                       7.259        0.000                      0                   36                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  rp_user_clk                                                                                      32.347        0.000                      0                    8                                                                        
ep_user_clk                                                                                 rp_user_clk                                                                                       7.221        0.000                      0                   36                                                                        
clk_125mhz_mux_x0y1                                                                         clk_125mhz_x0y1                                                                                   5.247        0.000                      0                   22        0.253        0.000                      0                   22  
clk_250mhz_mux_x0y1                                                                         clk_125mhz_x0y1                                                                                   1.127        0.000                      0                   22        0.062        0.000                      0                   22  
clk_125mhz_x0y1                                                                             clk_125mhz_mux_x0y1                                                                               6.009        0.000                      0                    9        0.278        0.000                      0                    9  
clk_125mhz_x0y1                                                                             clk_250mhz_mux_x0y1                                                                               1.889        0.000                      0                    9        0.087        0.000                      0                    9  
clk_125mhz_mux_x0y2                                                                         clk_125mhz_x0y2                                                                                   5.196        0.000                      0                   22        0.311        0.000                      0                   22  
clk_250mhz_mux_x0y2                                                                         clk_125mhz_x0y2                                                                                   1.076        0.000                      0                   22        0.120        0.000                      0                   22  
clk_125mhz_x0y2                                                                             clk_125mhz_mux_x0y2                                                                               5.382        0.000                      0                    9        0.303        0.000                      0                    9  
clk_125mhz_x0y2                                                                             clk_250mhz_mux_x0y2                                                                               1.262        0.000                      0                    9        0.112        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.381        0.000                      0                  100        0.248        0.000                      0                  100  
**async_default**                                                                           rp_user_clk                                                                                 rp_user_clk                                                                                       6.376        0.000                      0                   97        0.231        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.388ns (11.406%)  route 3.014ns (88.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.434     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I1_O)        0.043     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.266     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X169Y312       LUT5 (Prop_lut5_I4_O)        0.043     5.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.664     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X170Y313       FDRE (Setup_fdre_C_R)       -0.304    35.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.610    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.388ns (11.406%)  route 3.014ns (88.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.434     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I1_O)        0.043     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.266     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X169Y312       LUT5 (Prop_lut5_I4_O)        0.043     5.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.664     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X170Y313       FDRE (Setup_fdre_C_R)       -0.304    35.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.610    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.388ns (11.406%)  route 3.014ns (88.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.434     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I1_O)        0.043     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.266     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X169Y312       LUT5 (Prop_lut5_I4_O)        0.043     5.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.664     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X170Y313       FDRE (Setup_fdre_C_R)       -0.304    35.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.610    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.388ns (11.406%)  route 3.014ns (88.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.434     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I1_O)        0.043     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.266     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X169Y312       LUT5 (Prop_lut5_I4_O)        0.043     5.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.664     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X170Y313       FDRE (Setup_fdre_C_R)       -0.304    35.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.610    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.388ns (11.406%)  route 3.014ns (88.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.434     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I1_O)        0.043     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.266     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X169Y312       LUT5 (Prop_lut5_I4_O)        0.043     5.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.664     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X170Y313       FDRE (Setup_fdre_C_R)       -0.304    35.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.610    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.388ns (11.406%)  route 3.014ns (88.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.434     5.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I1_O)        0.043     5.476 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.266     5.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X169Y312       LUT5 (Prop_lut5_I4_O)        0.043     5.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.664     6.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X170Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X170Y313       FDRE (Setup_fdre_C_R)       -0.304    35.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.610    
                         arrival time                          -6.450    
  -------------------------------------------------------------------
                         slack                                 29.160    

Slack (MET) :             29.271ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.634ns (17.110%)  route 3.071ns (82.890%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.666 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X171Y303       LUT4 (Prop_lut4_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.453     5.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X172Y305       LUT6 (Prop_lut6_I4_O)        0.043     5.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X172Y305       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.956     6.710    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X174Y306       LUT5 (Prop_lut5_I2_O)        0.043     6.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     6.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X174Y306       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404    35.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X174Y306       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.330    35.996    
                         clock uncertainty           -0.035    35.961    
    SLICE_X174Y306       FDRE (Setup_fdre_C_D)        0.064    36.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.025    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 29.271    

Slack (MET) :             29.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.634ns (17.649%)  route 2.958ns (82.351%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.666 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X171Y303       LUT4 (Prop_lut4_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.453     5.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X172Y305       LUT6 (Prop_lut6_I4_O)        0.043     5.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X172Y305       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.843     6.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X174Y307       LUT5 (Prop_lut5_I2_O)        0.043     6.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.640    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X174Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404    35.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X174Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.330    35.996    
                         clock uncertainty           -0.035    35.961    
    SLICE_X174Y307       FDRE (Setup_fdre_C_D)        0.066    36.027    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.027    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                 29.386    

Slack (MET) :             29.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.634ns (17.863%)  route 2.915ns (82.137%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 35.666 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.662     4.969    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X171Y303       LUT4 (Prop_lut4_I3_O)        0.043     5.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=2, routed)           0.453     5.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X172Y305       LUT6 (Prop_lut6_I4_O)        0.043     5.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     5.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X172Y305       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.754 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.800     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X175Y307       LUT5 (Prop_lut5_I3_O)        0.043     6.597 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X175Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.404    35.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X175Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.330    35.996    
                         clock uncertainty           -0.035    35.961    
    SLICE_X175Y307       FDRE (Setup_fdre_C_D)        0.034    35.995    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.995    
                         arrival time                          -6.597    
  -------------------------------------------------------------------
                         slack                                 29.397    

Slack (MET) :             29.411ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.345ns (10.870%)  route 2.829ns (89.130%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 35.619 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.649     4.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT5 (Prop_lut5_I0_O)        0.043     4.999 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.436     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/state_reg[0]
    SLICE_X168Y312       LUT4 (Prop_lut4_I2_O)        0.043     5.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.743     6.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.357    35.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X172Y312       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.330    35.949    
                         clock uncertainty           -0.035    35.914    
    SLICE_X172Y312       FDRE (Setup_fdre_C_R)       -0.281    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         35.633    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 29.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.166%)  route 0.102ns (52.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.733     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X185Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y309       FDCE (Prop_fdce_C_Q)         0.091     1.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.102     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X184Y309       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.962     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X184Y309       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.341     1.493    
    SLICE_X184Y309       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.894%)  route 0.099ns (52.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.733     1.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X185Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y309       FDCE (Prop_fdce_C_Q)         0.091     1.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.099     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X184Y309       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.962     1.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X184Y309       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.341     1.493    
    SLICE_X184Y309       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.731     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y315       FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.349     1.480    
    SLICE_X187Y315       FDCE (Hold_fdce_C_D)         0.047     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.734     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X183Y305       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y305       FDCE (Prop_fdce_C_Q)         0.100     1.583 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X183Y305       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.963     1.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X183Y305       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.352     1.483    
    SLICE_X183Y305       FDCE (Hold_fdce_C_D)         0.047     1.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.731     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X181Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y310       FDRE (Prop_fdre_C_Q)         0.100     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X181Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.960     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X181Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.352     1.480    
    SLICE_X181Y310       FDRE (Hold_fdre_C_D)         0.047     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.731     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y315       FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.349     1.480    
    SLICE_X187Y315       FDCE (Hold_fdce_C_D)         0.044     1.524    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.950%)  route 0.082ns (39.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.703     1.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X173Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y311       FDRE (Prop_fdre_C_Q)         0.100     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=4, routed)           0.082     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en
    SLICE_X172Y311       LUT3 (Prop_lut3_I1_O)        0.028     1.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0_n_0
    SLICE_X172Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.932     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X172Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.341     1.463    
    SLICE_X172Y311       FDRE (Hold_fdre_C_D)         0.087     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.703     1.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X173Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y311       FDRE (Prop_fdre_C_Q)         0.100     1.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.083     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[3]
    SLICE_X172Y311       LUT3 (Prop_lut3_I2_O)        0.028     1.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__0_n_0
    SLICE_X172Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.932     1.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X172Y311       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.341     1.463    
    SLICE_X172Y311       FDRE (Hold_fdre_C_D)         0.087     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.731     1.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X185Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y312       FDCE (Prop_fdce_C_Q)         0.100     1.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/Q
                         net (fo=1, routed)           0.083     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[15][12]
    SLICE_X184Y312       LUT5 (Prop_lut5_I4_O)        0.028     1.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.000     1.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X184Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.959     1.831    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X184Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.340     1.491    
    SLICE_X184Y312       FDCE (Hold_fdce_C_D)         0.087     1.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.729     1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X179Y314       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y314       FDRE (Prop_fdre_C_Q)         0.100     1.578 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X179Y314       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X179Y314       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.351     1.478    
    SLICE_X179Y314       FDRE (Hold_fdre_C_D)         0.049     1.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y0   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X177Y314  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X177Y314  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X171Y308  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X174Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X177Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X176Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X175Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X172Y311  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X175Y311  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y307  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y307  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X186Y309  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ep_sys_clk
  To Clock:  ep_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 14.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.610ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.476     5.610    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y284       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.610 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.610    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.333    14.391    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.219    15.610    
                         clock uncertainty           -0.035    15.574    
    SLICE_X220Y284       FDRE (Setup_fdre_C_D)        0.064    15.638    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 14.389 - 10.000 ) 
    Source Clock Delay      (SCD):    5.609ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.475     5.609    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y266       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.609 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.609    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.331    14.389    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.220    15.609    
                         clock uncertainty           -0.035    15.573    
    SLICE_X216Y266       FDRE (Setup_fdre_C_D)        0.064    15.637    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.609ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.475     5.609    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.609 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.609    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.332    14.390    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.219    15.609    
                         clock uncertainty           -0.035    15.573    
    SLICE_X220Y266       FDRE (Setup_fdre_C_D)        0.064    15.637    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    1.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.481     5.615    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y289       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.615 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.615    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.335    14.393    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.222    15.615    
                         clock uncertainty           -0.035    15.579    
    SLICE_X216Y289       FDRE (Setup_fdre_C_D)        0.064    15.643    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.643    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.479     5.613    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y286       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.613 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.613    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y286       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.335    14.393    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.220    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X220Y286       FDRE (Setup_fdre_C_D)        0.064    15.641    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.641    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 14.385 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    1.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.469     5.603    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y278       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y278       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.603 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.603    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y278       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.327    14.385    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y278       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.218    15.603    
                         clock uncertainty           -0.035    15.567    
    SLICE_X220Y278       FDRE (Setup_fdre_C_D)        0.064    15.631    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.631    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 14.396 - 10.000 ) 
    Source Clock Delay      (SCD):    5.617ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.483     5.617    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y256       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.617 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     6.617    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y256       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.338    14.396    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.221    15.617    
                         clock uncertainty           -0.035    15.581    
    SLICE_X220Y256       FDRE (Setup_fdre_C_D)        0.064    15.645    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 14.397 - 10.000 ) 
    Source Clock Delay      (SCD):    5.618ns
    Clock Pessimism Removal (CPR):    1.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.484     5.618    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y255       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     6.618 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     6.618    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y255       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.339    14.397    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.221    15.618    
                         clock uncertainty           -0.035    15.582    
    SLICE_X220Y255       FDRE (Setup_fdre_C_D)        0.064    15.646    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         15.646    
                         arrival time                          -6.618    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 14.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.613ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.479     5.613    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.350 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.350    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.335    14.393    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.220    15.613    
                         clock uncertainty           -0.035    15.577    
    SLICE_X220Y286       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    15.541    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.541    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ep_sys_clk rise@10.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 14.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.609ns
    Clock Pessimism Removal (CPR):    1.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.686     4.041    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     4.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.475     5.609    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     6.346 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     6.346    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                     10.000    10.000 r  
    AB6                                               0.000    10.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000    10.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           1.557    12.975    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    13.058 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.332    14.390    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.219    15.609    
                         clock uncertainty           -0.035    15.573    
    SLICE_X220Y266       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    15.537    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         15.537    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.689     1.871    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y289       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.142 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.142    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.899     2.461    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.590     1.871    
    SLICE_X216Y289       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.970    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.687     1.869    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.140 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.140    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.896     2.458    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.589     1.869    
    SLICE_X220Y286       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.968    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.687     1.869    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.140 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.140    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y284       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.895     2.457    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y284       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.869    
    SLICE_X220Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.968    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.681     1.863    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y278       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y278       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.134 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.134    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y278       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.889     2.451    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y278       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.863    
    SLICE_X220Y278       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.962    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.686     1.868    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y266       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.139 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.139    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.894     2.456    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.588     1.868    
    SLICE_X216Y266       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.967    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.686     1.868    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y266       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.139 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.139    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.894     2.456    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y266       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.588     1.868    
    SLICE_X220Y266       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.967    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.691     1.873    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y256       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y256       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.901     2.463    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y256       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X220Y256       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.691     1.873    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y255       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.144 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.144    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y255       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.901     2.463    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y255       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.590     1.873    
    SLICE_X220Y255       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.972    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.689     1.871    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y289       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.147 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.147    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.899     2.461    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y289       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.590     1.871    
    SLICE_X216Y289       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.973    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by ep_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ep_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_sys_clk rise@0.000ns - ep_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.715     1.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.182 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.687     1.869    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y286       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.145 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.145    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_sys_clk rise edge)
                                                      0.000     0.000 r  
    AB6                                               0.000     0.000 r  ep_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    ep_sys_clk_p
    AB6                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ep_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ep_i/sys_clk_p
    IBUFDS_GTE2_X1Y10    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ep_i/refclk_ibuf/O
                         net (fo=6, routed)           0.800     1.532    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.562 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.896     2.458    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y286       SRLC32E                                      r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.589     1.869    
    SLICE_X220Y286       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.971    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ep_sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y24       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X1Y10    ep_i/refclk_ibuf/I
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y5    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y22  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y21  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y289       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X220Y286       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y289       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y289       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y289       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y256       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y255       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y255       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y255       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y255       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y284       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y284       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y284       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ep_user_clk
  To Clock:  ep_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 0.266ns (7.263%)  route 3.396ns (92.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 9.621 - 8.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.794     1.794    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.223     2.017 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          2.077     4.094    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X204Y318       LUT6 (Prop_lut6_I1_O)        0.043     4.137 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=7, routed)           1.319     5.456    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X14Y71        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.621     9.621    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X14Y71        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
                         clock pessimism              0.153     9.774    
                         clock uncertainty           -0.035     9.739    
    RAMB36_X14Y71        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.411    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2
  -------------------------------------------------------------------
                         required time                          9.411    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_tdp2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.266ns (8.071%)  route 3.030ns (91.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 9.493 - 8.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.794     1.794    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.223     2.017 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          2.077     4.094    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X204Y318       LUT6 (Prop_lut6_I1_O)        0.043     4.137 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=7, routed)           0.952     5.090    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB18_X14Y137       RAMB18E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_tdp2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.493     9.493    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X14Y137       RAMB18E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_tdp2/CLKARDCLK
                         clock pessimism              0.043     9.536    
                         clock uncertainty           -0.035     9.501    
    RAMB18_X14Y137       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.173    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_tdp2
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.266ns (8.127%)  route 3.007ns (91.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.490 - 8.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.794     1.794    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.223     2.017 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          2.077     4.094    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X204Y318       LUT6 (Prop_lut6_I1_O)        0.043     4.137 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=7, routed)           0.930     5.067    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X14Y67        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.490     9.490    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X14Y67        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
                         clock pessimism              0.043     9.533    
                         clock uncertainty           -0.035     9.498    
    RAMB36_X14Y67        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.170    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.266ns (8.344%)  route 2.922ns (91.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 9.487 - 8.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.794     1.794    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.223     2.017 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          2.077     4.094    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X204Y318       LUT6 (Prop_lut6_I1_O)        0.043     4.137 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=7, routed)           0.845     4.982    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X14Y66        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.487     9.487    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X14Y66        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
                         clock pessimism              0.043     9.530    
                         clock uncertainty           -0.035     9.495    
    RAMB36_X14Y66        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.167    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -4.982    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.266ns (7.781%)  route 3.153ns (92.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 9.618 - 8.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.794     1.794    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.223     2.017 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          2.077     4.094    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X204Y318       LUT6 (Prop_lut6_I1_O)        0.043     4.137 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=7, routed)           1.075     5.213    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X13Y71        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.618     9.618    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y71        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
                         clock pessimism              0.153     9.771    
                         clock uncertainty           -0.035     9.736    
    RAMB36_X13Y71        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.408    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp
  -------------------------------------------------------------------
                         required time                          9.408    
                         arrival time                          -5.213    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.266ns (8.484%)  route 2.869ns (91.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 9.483 - 8.000 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.794     1.794    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.223     2.017 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          2.077     4.094    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X204Y318       LUT6 (Prop_lut6_I1_O)        0.043     4.137 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=7, routed)           0.792     4.929    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X14Y65        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.483     9.483    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X14Y65        RAMB36E1                                     r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
                         clock pessimism              0.043     9.526    
                         clock uncertainty           -0.035     9.491    
    RAMB36_X14Y65        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.163    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -4.929    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.266ns (8.734%)  route 2.780ns (91.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.490 - 8.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.795     1.795    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y351       FDRE (Prop_fdre_C_Q)         0.223     2.018 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          1.796     3.814    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X203Y318       LUT6 (Prop_lut6_I1_O)        0.043     3.857 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=5, routed)           0.983     4.841    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X13Y69        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.490     9.490    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y69        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
                         clock pessimism              0.043     9.533    
                         clock uncertainty           -0.035     9.498    
    RAMB36_X13Y69        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.170    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -4.841    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.266ns (8.966%)  route 2.701ns (91.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.795     1.795    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y351       FDRE (Prop_fdre_C_Q)         0.223     2.018 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          1.796     3.814    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X203Y318       LUT6 (Prop_lut6_I1_O)        0.043     3.857 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=5, routed)           0.905     4.762    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X12Y68        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.482     9.482    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y68        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
                         clock pessimism              0.043     9.525    
                         clock uncertainty           -0.035     9.490    
    RAMB36_X12Y68        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.162    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.266ns (9.105%)  route 2.656ns (90.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 9.490 - 8.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.795     1.795    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y351       FDRE (Prop_fdre_C_Q)         0.223     2.018 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          1.796     3.814    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X203Y318       LUT6 (Prop_lut6_I1_O)        0.043     3.857 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=5, routed)           0.859     4.717    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X13Y68        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.490     9.490    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y68        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
                         clock pessimism              0.043     9.533    
                         clock uncertainty           -0.035     9.498    
    RAMB36_X13Y68        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.170    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ep_user_clk rise@8.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.266ns (9.322%)  route 2.587ns (90.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 9.487 - 8.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.795     1.795    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y351       FDRE (Prop_fdre_C_Q)         0.223     2.018 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=34, routed)          1.796     3.814    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/SR[0]
    SLICE_X203Y318       LUT6 (Prop_lut6_I1_O)        0.043     3.857 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1/O
                         net (fo=5, routed)           0.791     4.648    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X13Y67        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.487     9.487    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y67        RAMB36E1                                     r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
                         clock pessimism              0.043     9.530    
                         clock uncertainty           -0.035     9.495    
    RAMB36_X13Y67        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     9.167    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  4.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.091ns (43.992%)  route 0.116ns (56.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.547     0.547    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/wr_clk
    SLICE_X113Y249       FDRE                                         r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y249       FDRE (Prop_fdre_C_Q)         0.091     0.638 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.116     0.754    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X112Y249       SRL16E                                       r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.748     0.748    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/wr_clk
    SLICE_X112Y249       SRL16E                                       r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.190     0.558    
    SLICE_X112Y249       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     0.674    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.757     0.757    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X197Y333       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y333       FDRE (Prop_fdre_C_Q)         0.100     0.857 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.912    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X197Y333       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.984     0.984    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X197Y333       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.227     0.757    
    SLICE_X197Y333       FDRE (Hold_fdre_C_D)         0.049     0.806    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.843     0.843    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X201Y358       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y358       FDRE (Prop_fdre_C_Q)         0.100     0.943 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.998    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X201Y358       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.091     1.091    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X201Y358       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     0.843    
    SLICE_X201Y358       FDRE (Hold_fdre_C_D)         0.047     0.890    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.843ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.843     0.843    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y357       FDRE (Prop_fdre_C_Q)         0.100     0.943 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.998    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.091     1.091    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X201Y357       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     0.843    
    SLICE_X201Y357       FDRE (Hold_fdre_C_D)         0.047     0.890    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.845     0.845    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y351       FDRE (Prop_fdre_C_Q)         0.100     0.945 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.000    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         1.093     1.093    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X201Y351       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     0.845    
    SLICE_X201Y351       FDRE (Hold_fdre_C_D)         0.047     0.892    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.759     0.759    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X205Y333       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y333       FDRE (Prop_fdre_C_Q)         0.100     0.859 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.914    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X205Y333       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.986     0.986    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X205Y333       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.227     0.759    
    SLICE_X205Y333       FDRE (Hold_fdre_C_D)         0.047     0.806    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.760     0.760    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X205Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y335       FDRE (Prop_fdre_C_Q)         0.100     0.860 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.915    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X205Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.988     0.988    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X205Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.228     0.760    
    SLICE_X205Y335       FDRE (Hold_fdre_C_D)         0.047     0.807    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.764     0.764    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y334       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y334       FDRE (Prop_fdre_C_Q)         0.100     0.864 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.919    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X207Y334       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.991     0.991    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y334       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.227     0.764    
    SLICE_X207Y334       FDRE (Hold_fdre_C_D)         0.047     0.811    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.764     0.764    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y335       FDRE (Prop_fdre_C_Q)         0.100     0.864 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.919    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.992     0.992    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.228     0.764    
    SLICE_X207Y335       FDRE (Hold_fdre_C_D)         0.047     0.811    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ep_user_clk rise@0.000ns - ep_user_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.764     0.764    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y335       FDRE (Prop_fdre_C_Q)         0.100     0.864 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.919    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ep_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=959, routed)         0.992     0.992    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.228     0.764    
    SLICE_X207Y335       FDRE (Hold_fdre_C_D)         0.047     0.811    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ep_user_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ep_i/user_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y71   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y68   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y71   ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y71   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y69   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y70   ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y64   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y68   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y66   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y67   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X200Y349  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X204Y356  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X200Y349  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X204Y356  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X200Y349  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X200Y349  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X204Y356  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X204Y356  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X112Y249  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rp_sys_clk
  To Clock:  rp_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    6.582ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.737     6.582    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y387       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.582 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.582    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X190Y387       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.533    15.236    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.346    16.582    
                         clock uncertainty           -0.035    16.546    
    SLICE_X190Y387       FDRE (Setup_fdre_C_D)        0.064    16.610    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.610    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 15.429 - 10.000 ) 
    Source Clock Delay      (SCD):    6.806ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.961     6.806    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y406       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.806 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.806    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y406       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.726    15.429    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y406       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.377    16.806    
                         clock uncertainty           -0.035    16.770    
    SLICE_X212Y406       FDRE (Setup_fdre_C_D)        0.064    16.834    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.834    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 15.429 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y409       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y409       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.807 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y409       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.726    15.429    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y409       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.378    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X216Y409       FDRE (Setup_fdre_C_D)        0.064    16.835    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 15.429 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y408       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.807 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.726    15.429    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.378    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X216Y408       FDRE (Setup_fdre_C_D)        0.064    16.835    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 15.431 - 10.000 ) 
    Source Clock Delay      (SCD):    6.809ns
    Clock Pessimism Removal (CPR):    1.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.964     6.809    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y405       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.809 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.809    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X216Y405       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.728    15.431    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y405       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.378    16.809    
                         clock uncertainty           -0.035    16.773    
    SLICE_X216Y405       FDRE (Setup_fdre_C_D)        0.064    16.837    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.837    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y405       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.807 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X212Y405       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.727    15.430    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y405       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.377    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X212Y405       FDRE (Setup_fdre_C_D)        0.064    16.835    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y403       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y403       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.807 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     7.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X212Y403       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.727    15.430    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y403       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.377    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X212Y403       FDRE (Setup_fdre_C_D)        0.064    16.835    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 15.430 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X210Y401       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y401       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     7.807 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     7.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X210Y401       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.727    15.430    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X210Y401       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.377    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X210Y401       FDRE (Setup_fdre_C_D)        0.064    16.835    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         16.835    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    6.582ns
    Clock Pessimism Removal (CPR):    1.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.737     6.582    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y387       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     7.319 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     7.319    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.533    15.236    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.346    16.582    
                         clock uncertainty           -0.035    16.546    
    SLICE_X190Y387       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.510    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.510    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rp_sys_clk rise@10.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 15.429 - 10.000 ) 
    Source Clock Delay      (SCD):    6.807ns
    Clock Pessimism Removal (CPR):    1.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.397     4.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.093     4.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.962     6.807    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y408       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     7.544 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     7.544    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                     10.000    10.000 r  
    F6                                                0.000    10.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           2.202    13.620    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.083    13.703 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.726    15.429    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.378    16.807    
                         clock uncertainty           -0.035    16.771    
    SLICE_X216Y408       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    16.735    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  9.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.930     2.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y406       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.974 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.974    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.199     3.361    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.658     2.703    
    SLICE_X212Y406       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.802    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.810     2.583    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y387       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.854 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.854    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.058     3.220    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.637     2.583    
    SLICE_X190Y387       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.682    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.930     2.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y405       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.974 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.974    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X212Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.199     3.361    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.658     2.703    
    SLICE_X212Y405       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.802    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.930     2.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y403       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y403       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.974 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.974    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X212Y403       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.199     3.361    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y403       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.658     2.703    
    SLICE_X212Y403       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.802    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.930     2.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y409       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y409       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.974 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.974    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y409       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.200     3.362    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y409       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.659     2.703    
    SLICE_X216Y409       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.802    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.930     2.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y408       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.974 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.974    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.200     3.362    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y408       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.659     2.703    
    SLICE_X216Y408       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.802    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.802    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.362ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.931     2.704    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X210Y401       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y401       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.975 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.975    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X210Y401       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.200     3.362    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X210Y401       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.658     2.704    
    SLICE_X210Y401       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.803    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.931     2.704    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y405       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.975 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.975    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.201     3.363    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y405       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.659     2.704    
    SLICE_X216Y405       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.803    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.930     2.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y406       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.979 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.979    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.199     3.361    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X212Y406       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.658     2.703    
    SLICE_X212Y406       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.805    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by rp_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rp_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_sys_clk rise@0.000ns - rp_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.306     1.747    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     1.773 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          0.810     2.583    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y387       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.859 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.859    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_sys_clk rise edge)
                                                      0.000     0.000 r  
    F6                                                0.000     0.000 r  rp_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    rp_sys_clk_p
    F6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  rp_sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    rp_i/sys_clk_p
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  rp_i/refclk_ibuf/O
                         net (fo=6, routed)           1.400     2.132    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.030     2.162 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=36, routed)          1.058     3.220    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X190Y387       SRLC32E                                      r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.637     2.583    
    SLICE_X190Y387       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.685    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rp_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rp_sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     BUFG/I                   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y25       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         10.000      8.592      IBUFDS_GTE2_X1Y16    rp_i/refclk_ibuf/I
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408         10.000      8.592      GTHE2_COMMON_X1Y8    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y33  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408         10.000      8.592      GTHE2_CHANNEL_X1Y32  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/GTREFCLK0
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X212Y406       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X190Y387       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         10.000      9.300      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y406       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y406       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X212Y406       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X190Y387       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X190Y387       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X190Y387       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X190Y387       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X216Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rp_user_clk
  To Clock:  rp_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.266ns (4.190%)  route 6.083ns (95.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 9.396 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          6.083     7.877    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_o[0]
    SLICE_X175Y333       LUT6 (Prop_lut6_I1_O)        0.043     7.920 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[0]_i_1__8/O
                         net (fo=1, routed)           0.000     7.920    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[0]
    SLICE_X175Y333       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.396     9.396    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_o
    SLICE_X175Y333       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X175Y333       FDRE (Setup_fdre_C_D)        0.034     9.518    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.266ns (4.244%)  route 6.002ns (95.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          6.002     7.796    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_o[0]
    SLICE_X183Y337       LUT6 (Prop_lut6_I1_O)        0.043     7.839 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[0]_i_1__44/O
                         net (fo=1, routed)           0.000     7.839    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[0]
    SLICE_X183Y337       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.401     9.401    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_o
    SLICE_X183Y337       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X183Y337       FDRE (Setup_fdre_C_D)        0.034     9.523    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.266ns (4.249%)  route 5.994ns (95.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 9.396 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          5.994     7.788    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_di_o[0]
    SLICE_X175Y333       LUT6 (Prop_lut6_I1_O)        0.043     7.831 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[0]_i_1__6/O
                         net (fo=1, routed)           0.000     7.831    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[0]
    SLICE_X175Y333       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.396     9.396    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X175Y333       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.519    
                         clock uncertainty           -0.035     9.484    
    SLICE_X175Y333       FDRE (Setup_fdre_C_D)        0.033     9.517    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.517    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 0.266ns (4.252%)  route 5.990ns (95.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 9.399 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          5.990     7.784    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_di_o[0]
    SLICE_X181Y334       LUT6 (Prop_lut6_I1_O)        0.043     7.827 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[0]_i_1__5/O
                         net (fo=1, routed)           0.000     7.827    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[0]
    SLICE_X181Y334       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.399     9.399    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X181Y334       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X181Y334       FDRE (Setup_fdre_C_D)        0.034     9.521    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 0.266ns (4.237%)  route 6.012ns (95.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 9.394 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          6.012     7.806    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_di_o[0]
    SLICE_X174Y330       LUT6 (Prop_lut6_I1_O)        0.043     7.849 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[0]_i_1__4/O
                         net (fo=1, routed)           0.000     7.849    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[0]
    SLICE_X174Y330       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.394     9.394    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/s_dclk_o
    SLICE_X174Y330       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.517    
                         clock uncertainty           -0.035     9.482    
    SLICE_X174Y330       FDRE (Setup_fdre_C_D)        0.064     9.546    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.546    
                         arrival time                          -7.849    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.302ns (4.906%)  route 5.854ns (95.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 9.532 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.569     1.569    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X190Y319       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y319       FDRE (Prop_fdre_C_Q)         0.259     1.828 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=63, routed)          5.854     7.682    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_di_o[2]
    SLICE_X174Y357       LUT6 (Prop_lut6_I1_O)        0.043     7.725 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow[2]_i_1__10/O
                         net (fo=1, routed)           0.000     7.725    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow[2]
    SLICE_X174Y357       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.532     9.532    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_dclk_o
    SLICE_X174Y357       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.043     9.575    
                         clock uncertainty           -0.035     9.540    
    SLICE_X174Y357       FDRE (Setup_fdre_C_D)        0.065     9.605    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.895ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.266ns (4.396%)  route 5.785ns (95.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.397ns = ( 9.397 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          5.785     7.579    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_di_o[0]
    SLICE_X175Y334       LUT6 (Prop_lut6_I1_O)        0.043     7.622 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[0]_i_1__2/O
                         net (fo=1, routed)           0.000     7.622    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow[0]
    SLICE_X175Y334       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.397     9.397    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_o
    SLICE_X175Y334       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X175Y334       FDRE (Setup_fdre_C_D)        0.033     9.518    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  1.895    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.266ns (4.410%)  route 5.765ns (95.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 9.399 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          5.765     7.559    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_di_o[0]
    SLICE_X177Y335       LUT6 (Prop_lut6_I1_O)        0.043     7.602 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[0]_i_1__1/O
                         net (fo=1, routed)           0.000     7.602    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[0]
    SLICE_X177Y335       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.399     9.399    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X177Y335       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X177Y335       FDRE (Setup_fdre_C_D)        0.034     9.521    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.099ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.266ns (4.546%)  route 5.585ns (95.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.399ns = ( 9.399 - 8.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.571     1.571    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X187Y317       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y317       FDRE (Prop_fdre_C_Q)         0.223     1.794 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=63, routed)          5.585     7.379    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_di_o[0]
    SLICE_X175Y338       LUT6 (Prop_lut6_I1_O)        0.043     7.422 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[0]_i_1__41/O
                         net (fo=1, routed)           0.000     7.422    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow[0]
    SLICE_X175Y338       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.399     9.399    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/s_dclk_o
    SLICE_X175Y338       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.123     9.522    
                         clock uncertainty           -0.035     9.487    
    SLICE_X175Y338       FDRE (Setup_fdre_C_D)        0.034     9.521    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          9.521    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  2.099    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 0.302ns (5.188%)  route 5.520ns (94.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 9.534 - 8.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.569     1.569    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X190Y319       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y319       FDRE (Prop_fdre_C_Q)         0.259     1.828 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[2]/Q
                         net (fo=63, routed)          5.520     7.348    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/s_di_o[2]
    SLICE_X185Y357       LUT6 (Prop_lut6_I1_O)        0.043     7.391 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shadow[2]_i_1__38/O
                         net (fo=1, routed)           0.000     7.391    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shadow[2]
    SLICE_X185Y357       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.534     9.534    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/s_dclk_o
    SLICE_X185Y357       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.043     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X185Y357       FDRE (Setup_fdre_C_D)        0.034     9.576    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                          9.576    
                         arrival time                          -7.391    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.743%)  route 0.109ns (52.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.763ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.763     0.763    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X197Y301       FDRE                                         r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y301       FDRE (Prop_fdre_C_Q)         0.100     0.863 r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.109     0.972    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_do_o[11]
    SLICE_X196Y299       FDRE                                         r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.892     0.892    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/s_dclk_o
    SLICE_X196Y299       FDRE                                         r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism             -0.008     0.884    
    SLICE_X196Y299       FDRE (Hold_fdre_C_D)         0.037     0.921    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.103%)  route 0.270ns (64.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.098ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.769     0.769    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X206Y349       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y349       FDRE (Prop_fdre_C_Q)         0.118     0.887 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.270     1.157    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg_n_0_[7]
    SLICE_X207Y350       LUT6 (Prop_lut6_I0_O)        0.028     1.185 r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[6]_i_1__19/O
                         net (fo=1, routed)           0.000     1.185    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow[6]
    SLICE_X207Y350       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.098     1.098    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/s_dclk_o
    SLICE_X207Y350       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.028     1.070    
    SLICE_X207Y350       FDRE (Hold_fdre_C_D)         0.061     1.131    rp_i/rp_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X191Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y313       FDRE (Prop_fdre_C_Q)         0.091     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[9]/Q
                         net (fo=1, routed)           0.053     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X190Y313       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.957     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X190Y313       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.217     0.740    
    SLICE_X190Y313       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.887%)  route 0.315ns (71.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.652     0.652    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/s_dclk_o
    SLICE_X181Y298       FDRE                                         r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y298       FDRE (Prop_fdre_C_Q)         0.100     0.752 r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.315     1.067    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg_n_0_[9]
    SLICE_X180Y300       LUT6 (Prop_lut6_I0_O)        0.028     1.095 r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow[8]_i_1__18/O
                         net (fo=1, routed)           0.000     1.095    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow[8]
    SLICE_X180Y300       FDRE                                         r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.961     0.961    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/s_dclk_o
    SLICE_X180Y300       FDRE                                         r  ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.008     0.953    
    SLICE_X180Y300       FDRE (Hold_fdre_C_D)         0.087     1.040    ep_i/ep_ila_i/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X191Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y313       FDRE (Prop_fdre_C_Q)         0.091     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[7]/Q
                         net (fo=1, routed)           0.054     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X190Y313       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.957     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X190Y313       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.217     0.740    
    SLICE_X190Y313       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.068%)  route 0.104ns (50.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.751     0.751    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X195Y327       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y327       FDRE (Prop_fdre_C_Q)         0.100     0.851 r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[12]/Q
                         net (fo=4, routed)           0.104     0.955    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/DIA
    SLICE_X196Y326       RAMD64E                                      r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.976     0.976    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/WCLK
    SLICE_X196Y326       RAMD64E                                      r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
                         clock pessimism             -0.215     0.761    
    SLICE_X196Y326       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     0.892    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.280%)  route 0.103ns (50.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.751     0.751    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X195Y327       FDRE                                         r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y327       FDRE (Prop_fdre_C_Q)         0.100     0.851 r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[14]/Q
                         net (fo=4, routed)           0.103     0.954    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/DIC
    SLICE_X196Y326       RAMD64E                                      r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.976     0.976    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/WCLK
    SLICE_X196Y326       RAMD64E                                      r  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK
                         clock pessimism             -0.215     0.761    
    SLICE_X196Y326       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     0.890    rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X189Y314       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y314       FDRE (Prop_fdre_C_Q)         0.100     0.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.107     0.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X188Y314       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.957     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X188Y314       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.217     0.740    
    SLICE_X188Y314       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X191Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y313       FDRE (Prop_fdre_C_Q)         0.091     0.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[11]/Q
                         net (fo=1, routed)           0.054     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X190Y313       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.957     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X190Y313       RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.217     0.740    
    SLICE_X190Y313       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.068     0.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.808    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.091ns (16.569%)  route 0.458ns (83.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.764     0.764    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X205Y345       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y345       FDRE (Prop_fdre_C_Q)         0.091     0.855 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.458     1.313    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[8][4]
    RAMB36_X13Y70        RAMB36E1                                     r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.127     1.127    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X13Y70        RAMB36E1                                     r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
                         clock pessimism             -0.028     1.099    
    RAMB36_X13Y70        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.147     1.246    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rp_user_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rp_i/user_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X12Y126  rp_i/rp_ila_i/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X13Y110  ep_i/ep_ila_i/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y71   ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y71   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y68   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X14Y71   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y69   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X12Y70   ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y64   rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X13Y68   rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_tdp/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y313  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y314  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         4.000       3.232      SLICE_X188Y314  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X200Y289  ep_i/ep_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X200Y289  ep_i/ep_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X200Y289  ep_i/ep_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X200Y289  ep_i/ep_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X192Y329  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X192Y329  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X192Y329  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X192Y329  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X190Y330  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X190Y330  rp_i/rp_ila_i/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y1
  To Clock:  txoutclk_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.204ns (8.135%)  route 2.304ns (91.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.304     6.662    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/C
                         clock pessimism              0.321    12.110    
                         clock uncertainty           -0.071    12.039    
    SLICE_X218Y288       FDRE (Setup_fdre_C_R)       -0.387    11.652    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.204ns (8.135%)  route 2.304ns (91.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.304     6.662    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/C
                         clock pessimism              0.321    12.110    
                         clock uncertainty           -0.071    12.039    
    SLICE_X218Y288       FDRE (Setup_fdre_C_R)       -0.387    11.652    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.204ns (8.135%)  route 2.304ns (91.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.304     6.662    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism              0.321    12.110    
                         clock uncertainty           -0.071    12.039    
    SLICE_X218Y288       FDRE (Setup_fdre_C_R)       -0.387    11.652    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.990ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.204ns (8.135%)  route 2.304ns (91.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.304     6.662    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X218Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism              0.321    12.110    
                         clock uncertainty           -0.071    12.039    
    SLICE_X218Y288       FDRE (Setup_fdre_C_R)       -0.387    11.652    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  4.990    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.204ns (8.142%)  route 2.302ns (91.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.302     6.660    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[0]/C
                         clock pessimism              0.321    12.110    
                         clock uncertainty           -0.071    12.039    
    SLICE_X219Y288       FDRE (Setup_fdre_C_R)       -0.387    11.652    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.204ns (8.142%)  route 2.302ns (91.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.302     6.660    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X219Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y288       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism              0.321    12.110    
                         clock uncertainty           -0.071    12.039    
    SLICE_X219Y288       FDRE (Setup_fdre_C_R)       -0.387    11.652    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.204ns (8.452%)  route 2.210ns (91.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.210     6.568    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.321    12.111    
                         clock uncertainty           -0.071    12.040    
    SLICE_X215Y289       FDRE (Setup_fdre_C_R)       -0.387    11.653    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.204ns (8.452%)  route 2.210ns (91.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.210     6.568    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.321    12.111    
                         clock uncertainty           -0.071    12.040    
    SLICE_X215Y289       FDRE (Setup_fdre_C_R)       -0.387    11.653    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.204ns (8.452%)  route 2.210ns (91.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.210     6.568    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism              0.321    12.111    
                         clock uncertainty           -0.071    12.040    
    SLICE_X215Y289       FDRE (Setup_fdre_C_R)       -0.387    11.653    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.204ns (8.452%)  route 2.210ns (91.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.471     4.154    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y268       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         2.210     6.568    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[1]/C
                         clock pessimism              0.321    12.111    
                         clock uncertainty           -0.071    12.040    
    SLICE_X215Y289       FDRE (Setup_fdre_C_R)       -0.387    11.653    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.653    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.984%)  route 0.192ns (60.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.710     1.827    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X214Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y249       FDRE (Prop_fdre_C_Q)         0.100     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/fsm_reg[6]/Q
                         net (fo=13, routed)          0.192     2.119    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_FSM[6]
    SLICE_X214Y250       LUT6 (Prop_lut6_I3_O)        0.028     2.147 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.147    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index[0]_i_1__2_n_0
    SLICE_X214Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X214Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/C
                         clock pessimism             -0.134     2.019    
    SLICE_X214Y250       FDRE (Hold_fdre_C_D)         0.061     2.080    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.187ns (51.045%)  route 0.179ns (48.955%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X214Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y250       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[0]/Q
                         net (fo=41, routed)          0.179     2.088    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg_n_0_[0]
    SLICE_X217Y249       LUT6 (Prop_lut6_I5_O)        0.028     2.116 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[1]_i_2__2/O
                         net (fo=1, routed)           0.000     2.116    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[1]_i_2__2_n_0
    SLICE_X217Y249       MUXF7 (Prop_muxf7_I0_O)      0.059     2.175 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.175    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[1]
    SLICE_X217Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.915     2.166    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X217Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]/C
                         clock pessimism             -0.134     2.032    
    SLICE_X217Y249       FDRE (Hold_fdre_C_D)         0.070     2.102    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.196ns (51.101%)  route 0.188ns (48.899%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y250       FDRE (Prop_fdre_C_Q)         0.118     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[3]/Q
                         net (fo=36, routed)          0.188     2.115    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg_n_0_[3]
    SLICE_X217Y249       LUT6 (Prop_lut6_I0_O)        0.028     2.143 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[12]_i_2__2/O
                         net (fo=1, routed)           0.000     2.143    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[12]_i_2__2_n_0
    SLICE_X217Y249       MUXF7 (Prop_muxf7_I0_O)      0.050     2.193 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.193    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg[12]
    SLICE_X217Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.915     2.166    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X217Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism             -0.134     2.032    
    SLICE_X217Y249       FDRE (Hold_fdre_C_D)         0.070     2.102    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.682     1.799    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[11]/Q
                         net (fo=1, routed)           0.055     1.954    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[11]
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism             -0.342     1.799    
    SLICE_X217Y279       FDRE (Hold_fdre_C_D)         0.047     1.846    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.682     1.799    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y279       FDRE (Prop_fdre_C_Q)         0.100     1.899 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.954    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1[0]
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]/C
                         clock pessimism             -0.342     1.799    
    SLICE_X217Y279       FDRE (Hold_fdre_C_D)         0.047     1.846    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.710     1.827    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X219Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y249       FDRE (Prop_fdre_C_Q)         0.100     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.982    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[9]
    SLICE_X219Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.915     2.166    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X219Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]/C
                         clock pessimism             -0.339     1.827    
    SLICE_X219Y249       FDRE (Hold_fdre_C_D)         0.047     1.874    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y291       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y291       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     1.962    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[9]
    SLICE_X215Y291       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.900     2.151    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y291       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]/C
                         clock pessimism             -0.344     1.807    
    SLICE_X215Y291       FDRE (Hold_fdre_C_D)         0.047     1.854    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X221Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y252       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     1.964    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[13]
    SLICE_X221Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X221Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.344     1.809    
    SLICE_X221Y252       FDRE (Hold_fdre_C_D)         0.047     1.856    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X217Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y251       FDRE (Prop_fdre_C_Q)         0.100     1.909 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     1.964    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg1[15]
    SLICE_X217Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.902     2.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X217Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[15]/C
                         clock pessimism             -0.344     1.809    
    SLICE_X217Y251       FDRE (Hold_fdre_C_D)         0.047     1.856    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/do_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.690     1.807    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y257       FDRE (Prop_fdre_C_Q)         0.100     1.907 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.962    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.900     2.151    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.344     1.807    
    SLICE_X215Y257       FDRE (Hold_fdre_C_D)         0.047     1.854    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y5    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y22  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y21  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         8.000       6.591      BUFGCTRL_X0Y20       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.409         8.000       6.591      BUFGCTRL_X0Y17       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X214Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/load_cnt_reg[0]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X217Y260       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg2_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5      ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y263       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/load_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y260       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y260       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y260       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rdy_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y260       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X215Y260       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y294       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y293       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/addr_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X214Y261       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X214Y261       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y261       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y261       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y261       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index_reg[4]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X214Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/load_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X214Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X214Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg2_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y288       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X218Y288       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        4.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.129ns (39.846%)  route 1.704ns (60.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.653     4.336    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[17])
                                                      1.086     5.422 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[17]
                         net (fo=1, routed)           0.842     6.264    ep_i/ep_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[17]
    SLICE_X211Y285       LUT5 (Prop_lut5_I0_O)        0.043     6.307 r  ep_i/ep_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_244/O
                         net (fo=1, routed)           0.863     7.169    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[17]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.338    11.793    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.321    12.114    
                         clock uncertainty           -0.071    12.042    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[17])
                                                      0.005    12.047    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         12.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.713%)  route 2.336ns (91.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.336     6.719    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.343    11.798    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/C
                         clock pessimism              0.228    12.026    
                         clock uncertainty           -0.071    11.955    
    SLICE_X217Y225       FDRE (Setup_fdre_C_R)       -0.304    11.651    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.713%)  route 2.336ns (91.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 11.798 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.336     6.719    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.343    11.798    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.228    12.026    
                         clock uncertainty           -0.071    11.955    
    SLICE_X217Y225       FDRE (Setup_fdre_C_R)       -0.304    11.651    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.651    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.223ns (8.769%)  route 2.320ns (91.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 11.801 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.320     6.703    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.346    11.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]/C
                         clock pessimism              0.228    12.029    
                         clock uncertainty           -0.071    11.958    
    SLICE_X218Y228       FDRE (Setup_fdre_C_R)       -0.304    11.654    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.223ns (8.769%)  route 2.320ns (91.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 11.801 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.320     6.703    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.346    11.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/C
                         clock pessimism              0.228    12.029    
                         clock uncertainty           -0.071    11.958    
    SLICE_X218Y228       FDRE (Setup_fdre_C_R)       -0.304    11.654    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.223ns (8.819%)  route 2.306ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.306     6.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X213Y225       FDSE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.342    11.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X213Y225       FDSE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.228    12.025    
                         clock uncertainty           -0.071    11.954    
    SLICE_X213Y225       FDSE (Setup_fdse_C_S)       -0.304    11.650    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.223ns (8.819%)  route 2.306ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.306     6.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.342    11.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/C
                         clock pessimism              0.228    12.025    
                         clock uncertainty           -0.071    11.954    
    SLICE_X213Y225       FDRE (Setup_fdre_C_R)       -0.304    11.650    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.223ns (8.819%)  route 2.306ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 11.797 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.306     6.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.342    11.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                         clock pessimism              0.228    12.025    
                         clock uncertainty           -0.071    11.954    
    SLICE_X213Y225       FDRE (Setup_fdre_C_R)       -0.304    11.650    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.223ns (8.799%)  route 2.311ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 11.803 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.311     6.694    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.348    11.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/C
                         clock pessimism              0.228    12.031    
                         clock uncertainty           -0.071    11.960    
    SLICE_X217Y229       FDRE (Setup_fdre_C_R)       -0.304    11.656    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.223ns (8.799%)  route 2.311ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 11.803 - 8.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.311     6.694    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.348    11.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.228    12.031    
                         clock uncertainty           -0.071    11.960    
    SLICE_X217Y229       FDRE (Setup_fdre_C_R)       -0.304    11.656    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  4.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.118ns (24.169%)  route 0.370ns (75.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.689     1.806    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg
    SLICE_X210Y258       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y258       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.370     2.294    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PLGEN3PCSRXSYNCDONE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[0])
                                                      0.370     2.215    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.644%)  route 0.362ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.687     1.804    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X207Y258       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y258       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.362     2.266    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_done_reg_1
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.823    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQDONE)
                                                      0.350     2.173    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.299%)  route 0.418ns (80.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.686     1.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X211Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y265       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.418     2.321    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_0[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQCOEFF[9])
                                                      0.378     2.223    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.157ns (31.260%)  route 0.345ns (68.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.680     1.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg
    SLICE_X213Y271       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y271       FDRE (Prop_fdre_C_Q)         0.091     1.888 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/Q
                         net (fo=4, routed)           0.161     2.049    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2
    SLICE_X213Y272       LUT5 (Prop_lut5_I1_O)        0.066     2.115 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_3/O
                         net (fo=1, routed)           0.185     2.299    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX0PHYSTATUS)
                                                      0.356     2.201    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.118ns (23.216%)  route 0.390ns (76.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.683     1.800    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X208Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y266       FDRE (Prop_fdre_C_Q)         0.118     1.918 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.390     2.308    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_1[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQCOEFF[9])
                                                      0.365     2.210    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.100ns (19.476%)  route 0.413ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X194Y264       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y264       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/Q
                         net (fo=6, routed)           0.413     2.308    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_1[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQCOEFF[13])
                                                      0.365     2.210    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.408%)  route 0.071ns (35.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.686     1.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X209Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y260       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.071     1.974    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_OUT[8]
    SLICE_X208Y260       LUT6 (Prop_lut6_I0_O)        0.028     2.002 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1/O
                         net (fo=1, routed)           0.000     2.002    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1_n_0
    SLICE_X208Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.896     2.147    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X208Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.333     1.814    
    SLICE_X208Y260       FDRE (Hold_fdre_C_D)         0.087     1.901    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.146ns (28.860%)  route 0.360ns (71.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.690     1.807    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg
    SLICE_X210Y254       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y254       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg[2]/Q
                         net (fo=5, routed)           0.117     2.042    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg__0[2]
    SLICE_X213Y254       LUT6 (Prop_lut6_I4_O)        0.028     2.070 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_13/O
                         net (fo=1, routed)           0.243     2.313    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX3VALID)
                                                      0.366     2.211    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.253ns (69.467%)  route 0.111ns (30.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.709     1.826    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg
    SLICE_X211Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.100     1.926 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]/Q
                         net (fo=3, routed)           0.111     2.037    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]
    SLICE_X211Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.149 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     2.149    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[0]_i_3__0_n_0
    SLICE_X211Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.190 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.190    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]_i_1__0_n_7
    SLICE_X211Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.900     2.151    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg
    SLICE_X211Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]/C
                         clock pessimism             -0.134     2.017    
    SLICE_X211Y250       FDRE (Hold_fdre_C_D)         0.071     2.088    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.100ns (19.507%)  route 0.413ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X211Y267       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y267       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/Q
                         net (fo=3, routed)           0.413     2.314    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][2]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[2])
                                                      0.365     2.210    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y231       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X207Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y231       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y231       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[1]/C
Low Pulse Width   Slow    FDSE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y267       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y267       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X207Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X211Y229       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y229       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X207Y230       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[14]/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDSE/C                   n/a              0.350         4.000       3.650      SLICE_X207Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C
High Pulse Width  Fast    FDSE/C                   n/a              0.350         4.000       3.650      SLICE_X207Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X208Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X207Y236       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y236       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[4]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y1
  To Clock:  clk_250mhz_x0y1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y17   ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        0.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 1.129ns (39.846%)  route 1.704ns (60.154%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.793 - 4.000 ) 
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.653     4.336    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                                r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[17])
                                                      1.086     5.422 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[17]
                         net (fo=1, routed)           0.842     6.264    ep_i/ep_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[17]
    SLICE_X211Y285       LUT5 (Prop_lut5_I0_O)        0.043     6.307 r  ep_i/ep_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_244/O
                         net (fo=1, routed)           0.863     7.169    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[17]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.338     7.793    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.321     8.114    
                         clock uncertainty           -0.065     8.049    
    PCIE3_X0Y1           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[17])
                                                      0.005     8.054    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          8.054    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.713%)  route 2.336ns (91.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 7.798 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.336     6.719    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.343     7.798    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]/C
                         clock pessimism              0.228     8.026    
                         clock uncertainty           -0.065     7.961    
    SLICE_X217Y225       FDRE (Setup_fdre_C_R)       -0.304     7.657    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.223ns (8.713%)  route 2.336ns (91.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 7.798 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.336     6.719    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.343     7.798    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.228     8.026    
                         clock uncertainty           -0.065     7.961    
    SLICE_X217Y225       FDRE (Setup_fdre_C_R)       -0.304     7.657    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.657    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.223ns (8.769%)  route 2.320ns (91.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 7.801 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.320     6.703    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.346     7.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]/C
                         clock pessimism              0.228     8.029    
                         clock uncertainty           -0.065     7.964    
    SLICE_X218Y228       FDRE (Setup_fdre_C_R)       -0.304     7.660    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.223ns (8.769%)  route 2.320ns (91.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 7.801 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.320     6.703    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.346     7.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X218Y228       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]/C
                         clock pessimism              0.228     8.029    
                         clock uncertainty           -0.065     7.964    
    SLICE_X218Y228       FDRE (Setup_fdre_C_R)       -0.304     7.660    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          7.660    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.223ns (8.819%)  route 2.306ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 7.797 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.306     6.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X213Y225       FDSE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.342     7.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X213Y225       FDSE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C
                         clock pessimism              0.228     8.025    
                         clock uncertainty           -0.065     7.960    
    SLICE_X213Y225       FDSE (Setup_fdse_C_S)       -0.304     7.656    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.223ns (8.819%)  route 2.306ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 7.797 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.306     6.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.342     7.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/C
                         clock pessimism              0.228     8.025    
                         clock uncertainty           -0.065     7.960    
    SLICE_X213Y225       FDRE (Setup_fdre_C_R)       -0.304     7.656    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.223ns (8.819%)  route 2.306ns (91.181%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 7.797 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.306     6.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.342     7.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X213Y225       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                         clock pessimism              0.228     8.025    
                         clock uncertainty           -0.065     7.960    
    SLICE_X213Y225       FDRE (Setup_fdre_C_R)       -0.304     7.656    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg
  -------------------------------------------------------------------
                         required time                          7.656    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.223ns (8.799%)  route 2.311ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 7.803 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.311     6.694    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.348     7.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]/C
                         clock pessimism              0.228     8.031    
                         clock uncertainty           -0.065     7.966    
    SLICE_X217Y229       FDRE (Setup_fdre_C_R)       -0.304     7.662    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.223ns (8.799%)  route 2.311ns (91.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 7.803 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.477     4.160    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X213Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y263       FDRE (Prop_fdre_C_Q)         0.223     4.383 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=233, routed)         2.311     6.694    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/cpllreset_repN_alias
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.348     7.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X217Y229       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]/C
                         clock pessimism              0.228     8.031    
                         clock uncertainty           -0.065     7.966    
    SLICE_X217Y229       FDRE (Setup_fdre_C_R)       -0.304     7.662    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  0.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.118ns (24.169%)  route 0.370ns (75.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.689     1.806    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg
    SLICE_X210Y258       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y258       FDRE (Prop_fdre_C_Q)         0.118     1.924 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.370     2.294    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PLGEN3PCSRXSYNCDONE[0]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[0])
                                                      0.370     2.215    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.644%)  route 0.362ns (78.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.687     1.804    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X207Y258       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y258       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.362     2.266    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_done_reg_1
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.329     1.823    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQDONE)
                                                      0.350     2.173    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.299%)  route 0.418ns (80.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.686     1.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X211Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y265       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.418     2.321    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_0[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQCOEFF[9])
                                                      0.378     2.223    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.157ns (31.260%)  route 0.345ns (68.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.680     1.797    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pclk_sel_reg
    SLICE_X213Y271       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y271       FDRE (Prop_fdre_C_Q)         0.091     1.888 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2_reg/Q
                         net (fo=4, routed)           0.161     2.049    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_idle_reg2
    SLICE_X213Y272       LUT5 (Prop_lut5_I1_O)        0.066     2.115 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_3/O
                         net (fo=1, routed)           0.185     2.299    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX0PHYSTATUS)
                                                      0.356     2.201    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.118ns (23.216%)  route 0.390ns (76.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.683     1.800    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X208Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y266       FDRE (Prop_fdre_C_Q)         0.118     1.918 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.390     2.308    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_1[8]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQCOEFF[9])
                                                      0.365     2.210    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[13]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.100ns (19.476%)  route 0.413ns (80.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X194Y264       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y264       FDRE (Prop_fdre_C_Q)         0.100     1.895 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/Q
                         net (fo=6, routed)           0.413     2.308    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_1[12]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQCOEFF[13])
                                                      0.365     2.210    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.408%)  route 0.071ns (35.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.686     1.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X209Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y260       FDRE (Prop_fdre_C_Q)         0.100     1.903 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/Q
                         net (fo=5, routed)           0.071     1.974    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/EQ_TXEQ_DEEMPH_OUT[8]
    SLICE_X208Y260       LUT6 (Prop_lut6_I0_O)        0.028     2.002 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1/O
                         net (fo=1, routed)           0.000     2.002    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1_n_0
    SLICE_X208Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.896     2.147    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X208Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.333     1.814    
    SLICE_X208Y260       FDRE (Hold_fdre_C_D)         0.087     1.901    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.146ns (28.860%)  route 0.360ns (71.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.690     1.807    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/pclk_sel_reg
    SLICE_X210Y254       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y254       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg[2]/Q
                         net (fo=5, routed)           0.117     2.042    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxvalid_cnt_reg__0[2]
    SLICE_X213Y254       LUT6 (Prop_lut6_I4_O)        0.028     2.070 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/PCIE_3_0_i_i_13/O
                         net (fo=1, routed)           0.243     2.313    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx3_valid
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3VALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PIPERX3VALID)
                                                      0.366     2.211    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.253ns (69.467%)  route 0.111ns (30.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.709     1.826    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg
    SLICE_X211Y249       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y249       FDRE (Prop_fdre_C_Q)         0.100     1.926 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]/Q
                         net (fo=3, routed)           0.111     2.037    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[3]
    SLICE_X211Y249       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.149 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     2.149    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[0]_i_3__0_n_0
    SLICE_X211Y250       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.190 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.190    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]_i_1__0_n_7
    SLICE_X211Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.900     2.151    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg
    SLICE_X211Y250       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]/C
                         clock pessimism             -0.134     2.017    
    SLICE_X211Y250       FDRE (Hold_fdre_C_D)         0.071     2.088    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.100ns (19.507%)  route 0.413ns (80.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X211Y267       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y267       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/Q
                         net (fo=3, routed)           0.413     2.314    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][2]
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.901     2.152    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.307     1.845    
    PCIE3_X0Y1           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[2])
                                                      0.365     2.210    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y23  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y20  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X213Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X174Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y252       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y252       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y255       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y255       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X220Y269       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/rxresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X213Y266       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X220Y269       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rxresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X207Y253       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDSE/C                   n/a              0.350         2.000       1.650      SLICE_X207Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X207Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[5]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X208Y234       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_onehot_fsm_rx_reg[6]/C
High Pulse Width  Slow    FDSE/C                   n/a              0.350         2.000       1.650      SLICE_X206Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X206Y262       ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/FSM_sequential_fsm_tx_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y1           ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.348ns (17.023%)  route 1.696ns (82.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.753 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     4.477 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.784     5.261    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X192Y256       LUT2 (Prop_lut2_I0_O)        0.043     5.304 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.912     6.216    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.298     7.753    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.228     7.981    
                         clock uncertainty           -0.065     7.917    
    RAMB36_X11Y51        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404     7.513    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.597ns (29.620%)  route 1.419ns (70.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.753 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[2])
                                                      0.554     4.726 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[2]
                         net (fo=1, routed)           0.575     5.301    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[1]
    SLICE_X194Y252       LUT2 (Prop_lut2_I0_O)        0.043     5.344 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_i_2/O
                         net (fo=8, routed)           0.843     6.187    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0
    RAMB36_X11Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.298     7.753    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.228     7.981    
                         clock uncertainty           -0.065     7.917    
    RAMB36_X11Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404     7.513    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.597ns (29.620%)  route 1.419ns (70.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.753 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEENABLEL[2])
                                                      0.554     4.726 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEENABLEL[2]
                         net (fo=1, routed)           0.575     5.301    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEENABLEL[1]
    SLICE_X194Y252       LUT2 (Prop_lut2_I0_O)        0.043     5.344 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_i_2/O
                         net (fo=8, routed)           0.843     6.187    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_i_2_n_0
    RAMB36_X11Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.298     7.753    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.228     7.981    
                         clock uncertainty           -0.065     7.917    
    RAMB36_X11Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404     7.513    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.348ns (17.391%)  route 1.653ns (82.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.753 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     4.477 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.784     5.261    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X192Y256       LUT2 (Prop_lut2_I0_O)        0.043     5.304 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.869     6.173    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.298     7.753    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.228     7.981    
                         clock uncertainty           -0.065     7.917    
    RAMB36_X11Y51        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404     7.513    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.348ns (17.391%)  route 1.653ns (82.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.753 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     4.477 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.784     5.261    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X192Y256       LUT2 (Prop_lut2_I0_O)        0.043     5.304 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.869     6.173    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.298     7.753    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.228     7.981    
                         clock uncertainty           -0.065     7.917    
    RAMB36_X11Y51        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.404     7.513    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          7.513    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.348ns (16.576%)  route 1.751ns (83.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 7.773 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     4.477 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.784     5.261    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X192Y256       LUT2 (Prop_lut2_I0_O)        0.043     5.304 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.967     6.271    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y49        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.318     7.773    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y49        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.314     8.087    
                         clock uncertainty           -0.065     8.023    
    RAMB36_X11Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404     7.619    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.452ns (21.894%)  route 1.612ns (78.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 7.753 - 4.000 ) 
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.477     4.160    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSAU[6])
                                                      0.452     4.612 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAU[6]
                         net (fo=2, routed)           1.612     6.224    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAU[6]
    RAMB36_X11Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.298     7.753    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.321     8.074    
                         clock uncertainty           -0.065     8.010    
    RAMB36_X11Y50        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     7.594    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          7.594    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.348ns (16.925%)  route 1.708ns (83.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 7.773 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     4.477 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.784     5.261    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X192Y256       LUT2 (Prop_lut2_I0_O)        0.043     5.304 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.924     6.228    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y49        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.318     7.773    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y49        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.314     8.087    
                         clock uncertainty           -0.065     8.023    
    RAMB36_X11Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404     7.619    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.348ns (16.925%)  route 1.708ns (83.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.773ns = ( 7.773 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     4.477 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.784     5.261    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X192Y256       LUT2 (Prop_lut2_I0_O)        0.043     5.304 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.924     6.228    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y49        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.318     7.773    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y49        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.314     8.087    
                         clock uncertainty           -0.065     8.023    
    RAMB36_X11Y49        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.404     7.619    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          7.619    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.397ns (19.646%)  route 1.624ns (80.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.751ns = ( 7.751 - 4.000 ) 
    Source Clock Delay      (SCD):    4.172ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.489     4.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSAL[9])
                                                      0.354     4.526 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAL[9]
                         net (fo=5, routed)           0.823     5.348    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAL[9]
    SLICE_X194Y255       LUT2 (Prop_lut2_I0_O)        0.043     5.391 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_1/O
                         net (fo=2, routed)           0.801     6.192    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/ENARDEN0
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.296     7.751    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y51        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKARDCLK
                         clock pessimism              0.228     7.979    
                         clock uncertainty           -0.065     7.915    
    RAMB36_X11Y51        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328     7.587    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  1.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.055ns (12.967%)  route 0.369ns (87.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.703     1.820    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[7])
                                                      0.055     1.875 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[7]
                         net (fo=2, routed)           0.369     2.244    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[7]
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.921     2.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.134     2.038    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.221    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.060ns (13.826%)  route 0.374ns (86.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.703     1.820    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[6])
                                                      0.060     1.880 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[6]
                         net (fo=2, routed)           0.374     2.254    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[6]
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.921     2.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.134     2.038    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.221    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.066ns (15.197%)  route 0.368ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.703     1.820    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSBL[8])
                                                      0.066     1.886 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBL[8]
                         net (fo=2, routed)           0.368     2.254    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBL[8]
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.921     2.172    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.134     2.038    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.221    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.104ns (16.549%)  route 0.524ns (83.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     2.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.347     3.802    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[34])
                                                      0.104     3.906 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[34]
                         net (fo=1, routed)           0.524     4.430    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[34]
    RAMB18_X12Y89        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.501     4.184    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y89        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.314     3.870    
    RAMB18_X12Y89        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                      0.527     4.397    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.430    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.089ns (14.039%)  route 0.545ns (85.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     2.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.347     3.802    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[32])
                                                      0.089     3.891 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[32]
                         net (fo=1, routed)           0.545     4.436    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[32]
    RAMB18_X12Y89        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.501     4.184    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y89        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.314     3.870    
    RAMB18_X12Y89        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.527     4.397    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo_tdp/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.114ns (17.849%)  route 0.525ns (82.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.188ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     2.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.347     3.802    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[102])
                                                      0.114     3.916 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[102]
                         net (fo=1, routed)           0.525     4.441    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[102]
    RAMB18_X12Y93        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo_tdp/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.505     4.188    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y93        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.314     3.874    
    RAMB18_X12Y93        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.527     4.401    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[2].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           4.441    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.089ns (14.017%)  route 0.546ns (85.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     2.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.347     3.802    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[31])
                                                      0.089     3.891 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[31]
                         net (fo=1, routed)           0.546     4.437    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[31]
    RAMB18_X12Y89        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.501     4.184    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y89        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/CLKBWRCLK
                         clock pessimism             -0.314     3.870    
    RAMB18_X12Y89        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.527     4.397    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -4.397    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.061ns (13.849%)  route 0.379ns (86.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.703     1.820    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSBL[8])
                                                      0.061     1.881 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSBL[8]
                         net (fo=2, routed)           0.379     2.260    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSBL[8]
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.920     2.171    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y50        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/CLKARDCLK
                         clock pessimism             -0.134     2.037    
    RAMB36_X12Y50        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.220    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp2/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.108ns (16.649%)  route 0.541ns (83.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.197ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     2.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.350     3.805    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEDATAL[24])
                                                      0.108     3.913 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAL[24]
                         net (fo=2, routed)           0.541     4.453    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[24]
    RAMB36_X12Y48        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp2/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.514     4.197    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y48        RAMB36E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism             -0.314     3.883    
    RAMB36_X12Y48        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.527     4.410    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -4.410    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.099ns (15.535%)  route 0.538ns (84.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.181ns
    Source Clock Delay      (SCD):    3.802ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.350     2.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.083     2.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.347     3.802    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[6])
                                                      0.099     3.901 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[6]
                         net (fo=1, routed)           0.538     4.439    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[6]
    RAMB18_X12Y90        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.498     4.181    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y90        RAMB18E1                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism             -0.314     3.867    
    RAMB18_X12Y90        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.527     4.394    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -4.394    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y47    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y47    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y54    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y54    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[1].u_buffer/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB18_X12Y89    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB18_X12Y89    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X186Y254   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X191Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X191Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X190Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X186Y254   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X191Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X191Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X190Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X191Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
High Pulse Width  Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X191Y252   ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.463       0.097      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.457       0.103      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.453       0.264      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.447       0.270      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.195       0.365      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.192       0.368      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.717         0.130       0.587      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.717         0.127       0.590      PCIE3_X0Y1       ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y19   ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y5  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y2
  To Clock:  txoutclk_x0y2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420         10.000      7.580      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y2
  To Clock:  clk_125mhz_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.236ns (4.885%)  route 4.595ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.595    10.027    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X214Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.725    12.825    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[11]/C
                         clock pessimism              0.367    13.192    
                         clock uncertainty           -0.071    13.121    
    SLICE_X214Y439       FDRE (Setup_fdre_C_R)       -0.384    12.737    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.236ns (4.887%)  route 4.593ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.593    10.025    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.725    12.825    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism              0.367    13.192    
                         clock uncertainty           -0.071    13.121    
    SLICE_X215Y439       FDRE (Setup_fdre_C_R)       -0.384    12.737    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.236ns (4.887%)  route 4.593ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.593    10.025    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.725    12.825    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]/C
                         clock pessimism              0.367    13.192    
                         clock uncertainty           -0.071    13.121    
    SLICE_X215Y439       FDRE (Setup_fdre_C_R)       -0.384    12.737    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.236ns (4.887%)  route 4.593ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.593    10.025    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.725    12.825    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[12]/C
                         clock pessimism              0.367    13.192    
                         clock uncertainty           -0.071    13.121    
    SLICE_X215Y439       FDRE (Setup_fdre_C_R)       -0.384    12.737    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.236ns (4.887%)  route 4.593ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.593    10.025    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.725    12.825    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]/C
                         clock pessimism              0.367    13.192    
                         clock uncertainty           -0.071    13.121    
    SLICE_X215Y439       FDRE (Setup_fdre_C_R)       -0.384    12.737    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.236ns (4.887%)  route 4.593ns (95.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.593    10.025    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.725    12.825    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism              0.367    13.192    
                         clock uncertainty           -0.071    13.121    
    SLICE_X215Y439       FDRE (Setup_fdre_C_R)       -0.384    12.737    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.236ns (4.982%)  route 4.501ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.501     9.933    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[2]/C
                         clock pessimism              0.367    13.194    
                         clock uncertainty           -0.071    13.123    
    SLICE_X216Y442       FDRE (Setup_fdre_C_R)       -0.361    12.762    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.236ns (4.982%)  route 4.501ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.501     9.933    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[4]/C
                         clock pessimism              0.367    13.194    
                         clock uncertainty           -0.071    13.123    
    SLICE_X216Y442       FDRE (Setup_fdre_C_R)       -0.361    12.762    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.236ns (4.982%)  route 4.501ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.501     9.933    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[5]/C
                         clock pessimism              0.367    13.194    
                         clock uncertainty           -0.071    13.123    
    SLICE_X216Y442       FDRE (Setup_fdre_C_R)       -0.361    12.762    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/load_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.236ns (4.982%)  route 4.501ns (95.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y394       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=406, routed)         4.501     9.933    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/RST_DCLK_RESET
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/load_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.727    12.827    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X216Y442       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/load_cnt_reg[0]/C
                         clock pessimism              0.367    13.194    
                         clock uncertainty           -0.071    13.123    
    SLICE_X216Y442       FDRE (Setup_fdre_C_R)       -0.361    12.762    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/load_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  2.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.146ns (32.517%)  route 0.303ns (67.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.852     2.560    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y398       FDRE (Prop_fdre_C_Q)         0.118     2.678 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[2]/Q
                         net (fo=38, routed)          0.303     2.981    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg_n_0_[2]
    SLICE_X218Y400       LUT6 (Prop_lut6_I2_O)        0.028     3.009 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.000     3.009    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg[7]
    SLICE_X218Y400       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X218Y400       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[7]/C
                         clock pessimism             -0.191     2.862    
    SLICE_X218Y400       FDRE (Hold_fdre_C_D)         0.060     2.922    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.073%)  route 0.328ns (71.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.852     2.560    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X217Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg[4]/Q
                         net (fo=26, routed)          0.328     2.988    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index_reg_n_0_[4]
    SLICE_X219Y401       LUT6 (Prop_lut6_I0_O)        0.028     3.016 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.016    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg[0]
    SLICE_X219Y401       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X219Y401       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[0]/C
                         clock pessimism             -0.191     2.862    
    SLICE_X219Y401       FDRE (Hold_fdre_C_D)         0.061     2.923    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y439       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[7]/Q
                         net (fo=1, routed)           0.055     2.792    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[7]
    SLICE_X221Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.199     3.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]/C
                         clock pessimism             -0.413     2.637    
    SLICE_X221Y439       FDRE (Hold_fdre_C_D)         0.049     2.686    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.922     2.630    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X211Y430       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y430       FDRE (Prop_fdre_C_Q)         0.100     2.730 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.785    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1
    SLICE_X211Y430       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.189     3.040    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X211Y430       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.410     2.630    
    SLICE_X211Y430       FDRE (Hold_fdre_C_D)         0.047     2.677    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X219Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y428       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     2.784    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[0]
    SLICE_X219Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.189     3.040    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X219Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism             -0.411     2.629    
    SLICE_X219Y428       FDRE (Hold_fdre_C_D)         0.047     2.676    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X219Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y428       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.784    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg1[4]
    SLICE_X219Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.189     3.040    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X219Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.411     2.629    
    SLICE_X219Y428       FDRE (Hold_fdre_C_D)         0.047     2.676    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y428       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.784    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1[1]
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.189     3.040    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[1]/C
                         clock pessimism             -0.411     2.629    
    SLICE_X215Y428       FDRE (Hold_fdre_C_D)         0.047     2.676    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y440       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y440       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[10]/Q
                         net (fo=1, routed)           0.055     2.793    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[10]
    SLICE_X221Y440       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y440       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism             -0.413     2.638    
    SLICE_X221Y440       FDRE (Hold_fdre_C_D)         0.047     2.685    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y439       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[13]/Q
                         net (fo=1, routed)           0.055     2.792    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[13]
    SLICE_X219Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.199     3.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X219Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism             -0.413     2.637    
    SLICE_X219Y439       FDRE (Hold_fdre_C_D)         0.047     2.684    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y439       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1_reg[1]/Q
                         net (fo=1, routed)           0.055     2.792    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg1[1]
    SLICE_X221Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.199     3.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X221Y439       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[1]/C
                         clock pessimism             -0.413     2.637    
    SLICE_X221Y439       FDRE (Hold_fdre_C_D)         0.047     2.684    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTHE2_COMMON_X1Y8    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gth_common.gthe2_common_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y33  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y32  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gth_channel.gthe2_channel_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.409         8.000       6.591      BUFGCTRL_X0Y21       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/I
Min Period        n/a     BUFGCTRL/I0           n/a            1.409         8.000       6.591      BUFGCTRL_X0Y18       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X219Y440       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]/C
Min Period        n/a     FDRE/C                n/a            0.750         8.000       7.250      SLICE_X216Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/load_cnt_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y435       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y435       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y413       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/addr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X218Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/do_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y413       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X219Y440       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/load_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y435       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y440       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rdy_reg2_reg/C
Low Pulse Width   Fast    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y435       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg2_reg/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X219Y440       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/do_reg2_reg[9]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X214Y441       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
High Pulse Width  Slow    FDSE/C                n/a            0.350         4.000       3.650      SLICE_X215Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X215Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y441       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[4]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y442       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[5]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y441       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/fsm_reg[6]/C
High Pulse Width  Slow    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X217Y440       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y2
  To Clock:  clk_125mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        4.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.373ns (13.351%)  route 2.421ns (86.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 12.697 - 8.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.961     5.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg
    SLICE_X207Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y402       FDRE (Prop_fdre_C_Q)         0.204     5.559 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2_reg/Q
                         net (fo=5, routed)           0.617     6.176    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2
    SLICE_X194Y398       LUT2 (Prop_lut2_I0_O)        0.126     6.302 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gth_channel.gthe2_channel_i_i_59/O
                         net (fo=7, routed)           1.091     7.393    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txcompliance_reg2_reg_0
    SLICE_X221Y413       LUT6 (Prop_lut6_I1_O)        0.043     7.436 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.713     8.149    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X212Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.597    12.697    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pclk_sel_reg
    SLICE_X212Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/C
                         clock pessimism              0.367    13.064    
                         clock uncertainty           -0.071    12.993    
    SLICE_X212Y399       FDRE (Setup_fdre_C_D)        0.026    13.019    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.129ns (40.052%)  route 1.690ns (59.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[17])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[17]
                         net (fo=1, routed)           1.114     7.726    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[17]
    SLICE_X208Y427       LUT5 (Prop_lut5_I0_O)        0.043     7.769 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_244/O
                         net (fo=1, routed)           0.576     8.346    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[17]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[17])
                                                      0.005    13.238    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[11]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.129ns (39.021%)  route 1.764ns (60.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[11]
                         net (fo=1, routed)           1.029     7.642    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[11]
    SLICE_X210Y433       LUT5 (Prop_lut5_I0_O)        0.043     7.685 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_250/O
                         net (fo=1, routed)           0.735     8.420    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[11]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[11])
                                                      0.091    13.324    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.324    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 1.129ns (38.911%)  route 1.773ns (61.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           1.116     7.729    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[2]
    SLICE_X206Y432       LUT5 (Prop_lut5_I0_O)        0.043     7.772 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_259/O
                         net (fo=1, routed)           0.657     8.428    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[2])
                                                      0.125    13.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[20]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.129ns (41.066%)  route 1.620ns (58.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[20])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[20]
                         net (fo=1, routed)           0.954     7.566    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[20]
    SLICE_X211Y431       LUT5 (Prop_lut5_I0_O)        0.043     7.609 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_241/O
                         net (fo=1, routed)           0.667     8.276    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[20]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[20])
                                                     -0.026    13.207    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.129ns (40.507%)  route 1.658ns (59.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           1.214     7.827    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gtreset_reg_1[0]
    SLICE_X209Y416       LUT5 (Prop_lut5_I0_O)        0.043     7.870 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_3/O
                         net (fo=1, routed)           0.444     8.314    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0PHYSTATUS)
                                                      0.030    13.263    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[22]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.129ns (41.278%)  route 1.606ns (58.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[22])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[22]
                         net (fo=1, routed)           0.862     7.475    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[22]
    SLICE_X210Y433       LUT5 (Prop_lut5_I0_O)        0.043     7.518 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_239/O
                         net (fo=1, routed)           0.744     8.262    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[22]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[22])
                                                      0.010    13.243    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.243    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 1.129ns (39.889%)  route 1.701ns (60.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           1.090     7.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[8]
    SLICE_X206Y432       LUT5 (Prop_lut5_I0_O)        0.043     7.746 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_253/O
                         net (fo=1, routed)           0.612     8.357    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[8]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[8])
                                                      0.111    13.344    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.129ns (39.349%)  route 1.740ns (60.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[19])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[19]
                         net (fo=1, routed)           0.998     7.611    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[19]
    SLICE_X210Y433       LUT5 (Prop_lut5_I0_O)        0.043     7.654 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_242/O
                         net (fo=1, routed)           0.742     8.396    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[19]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[19])
                                                      0.155    13.388    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.388    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 1.129ns (40.065%)  route 1.689ns (59.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.126     5.520    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.606 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           1.145     7.751    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/gtreset_reg_2[2]
    SLICE_X204Y428       LUT5 (Prop_lut5_I0_O)        0.043     7.794 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_291/O
                         net (fo=1, routed)           0.544     8.338    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1DATA[2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728    12.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477    13.305    
                         clock uncertainty           -0.071    13.233    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX1DATA[2])
                                                      0.115    13.348    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.155ns (20.442%)  route 0.603ns (79.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.838     2.546    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X207Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y378       FDRE (Prop_fdre_C_Q)         0.091     2.637 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/Q
                         net (fo=1, routed)           0.076     2.713    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[9]
    SLICE_X207Y378       LUT2 (Prop_lut2_I0_O)        0.064     2.777 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_184/O
                         net (fo=1, routed)           0.528     3.304    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[9]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.191     2.861    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[9])
                                                      0.371     3.232    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.118ns (25.345%)  route 0.348ns (74.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.925     2.633    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X206Y412       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y412       FDRE (Prop_fdre_C_Q)         0.118     2.751 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.348     3.099    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/EQ_TXEQ_DONE
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.398     2.654    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQDONE)
                                                      0.364     3.018    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.392%)  route 0.310ns (75.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.928     2.636    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg
    SLICE_X207Y405       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y405       FDRE (Prop_fdre_C_Q)         0.100     2.736 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.310     3.046    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PLGEN3PCSRXSYNCDONE[2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.398     2.654    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[2])
                                                      0.302     2.956    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.118ns (23.624%)  route 0.381ns (76.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.926     2.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X212Y414       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y414       FDRE (Prop_fdre_C_Q)         0.118     2.752 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.381     3.133    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_done_reg_0
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQDONE)
                                                      0.364     3.040    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.155ns (20.623%)  route 0.597ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.840     2.548    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X195Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y389       FDRE (Prop_fdre_C_Q)         0.091     2.639 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/Q
                         net (fo=1, routed)           0.183     2.822    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[17]
    SLICE_X195Y389       LUT2 (Prop_lut2_I0_O)        0.064     2.886 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_212/O
                         net (fo=1, routed)           0.414     3.300    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3EQLPNEWTXCOEFFORPRESET[17]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.191     2.861    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX3EQLPNEWTXCOEFFORPRESET[17])
                                                      0.345     3.206    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.840     2.548    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X211Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y378       FDRE (Prop_fdre_C_Q)         0.100     2.648 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/Q
                         net (fo=2, routed)           0.064     2.712    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_lffs_sel
    SLICE_X210Y378       LUT6 (Prop_lut6_I2_O)        0.028     2.740 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_lffs_sel_i_1__1/O
                         net (fo=1, routed)           0.000     2.740    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i_n_8
    SLICE_X210Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.087     2.938    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X210Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/C
                         clock pessimism             -0.379     2.559    
    SLICE_X210Y378       FDRE (Hold_fdre_C_D)         0.087     2.646    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.932     2.640    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pclk_sel_reg
    SLICE_X221Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y402       FDRE (Prop_fdre_C_Q)         0.100     2.740 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3_reg/Q
                         net (fo=2, routed)           0.064     2.804    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3
    SLICE_X220Y402       LUT5 (Prop_lut5_I4_O)        0.028     2.832 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__2/O
                         net (fo=1, routed)           0.000     2.832    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__2_n_0
    SLICE_X220Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.202     3.053    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pclk_sel_reg
    SLICE_X220Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
                         clock pessimism             -0.402     2.651    
    SLICE_X220Y402       FDRE (Hold_fdre_C_D)         0.087     2.738    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.100ns (19.386%)  route 0.416ns (80.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.918     2.626    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X209Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y421       FDRE (Prop_fdre_C_Q)         0.100     2.726 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/Q
                         net (fo=2, routed)           0.416     3.142    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_1[4]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQCOEFF[4])
                                                      0.372     3.048    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.118ns (23.252%)  route 0.389ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.920     2.628    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X212Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y421       FDRE (Prop_fdre_C_Q)         0.118     2.746 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/Q
                         net (fo=3, routed)           0.389     3.135    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[2])
                                                      0.365     3.041    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.100ns (20.121%)  route 0.397ns (79.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.926     2.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X215Y416       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y416       FDRE (Prop_fdre_C_Q)         0.100     2.734 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/Q
                         net (fo=3, routed)           0.397     3.131    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_0[1]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQCOEFF[1])
                                                      0.356     3.032    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         8.000       4.000      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         8.000       4.000      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         8.000       4.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X207Y373       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_control_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X206Y409       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X219Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/mmcm_lock_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X141Y326       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X142Y325       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X193Y393       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/rxpmaresetdone_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X208Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         4.000       3.600      SLICE_X207Y377       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[1]/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         4.000       2.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         4.000       2.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y416       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y417       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y416       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y416       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         4.000       3.650      SLICE_X206Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y2
  To Clock:  clk_250mhz_x0y2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y18   rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y2
  To Clock:  clk_250mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.373ns (13.351%)  route 2.421ns (86.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.697ns = ( 8.697 - 4.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.961     5.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/pclk_sel_reg
    SLICE_X207Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y402       FDRE (Prop_fdre_C_Q)         0.204     5.559 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2_reg/Q
                         net (fo=5, routed)           0.617     6.176    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/txcompliance_reg2
    SLICE_X194Y398       LUT2 (Prop_lut2_I0_O)        0.126     6.302 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/gth_channel.gthe2_channel_i_i_59/O
                         net (fo=7, routed)           1.091     7.393    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txcompliance_reg2_reg_0
    SLICE_X221Y413       LUT6 (Prop_lut6_I1_O)        0.043     7.436 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txphaligndone_reg1_i_1/O
                         net (fo=4, routed)           0.713     8.149    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/SYNC_TXPHALIGNDONE
    SLICE_X212Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.597     8.697    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/pclk_sel_reg
    SLICE_X212Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg/C
                         clock pessimism              0.367     9.064    
                         clock uncertainty           -0.065     8.999    
    SLICE_X212Y399       FDRE (Setup_fdre_C_D)        0.026     9.025    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txphaligndone_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 1.129ns (40.052%)  route 1.690ns (59.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[17])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[17]
                         net (fo=1, routed)           1.114     7.726    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[17]
    SLICE_X208Y427       LUT5 (Prop_lut5_I0_O)        0.043     7.769 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_244/O
                         net (fo=1, routed)           0.576     8.346    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[17]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[17])
                                                      0.005     9.245    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.245    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[11]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 1.129ns (39.021%)  route 1.764ns (60.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[11])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[11]
                         net (fo=1, routed)           1.029     7.642    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[11]
    SLICE_X210Y433       LUT5 (Prop_lut5_I0_O)        0.043     7.685 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_250/O
                         net (fo=1, routed)           0.735     8.420    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[11]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[11])
                                                      0.091     9.331    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.331    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 1.129ns (38.911%)  route 1.773ns (61.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           1.116     7.729    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[2]
    SLICE_X206Y432       LUT5 (Prop_lut5_I0_O)        0.043     7.772 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_259/O
                         net (fo=1, routed)           0.657     8.428    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[2])
                                                      0.125     9.365    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.365    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[20]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 1.129ns (41.066%)  route 1.620ns (58.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[20])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[20]
                         net (fo=1, routed)           0.954     7.566    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[20]
    SLICE_X211Y431       LUT5 (Prop_lut5_I0_O)        0.043     7.609 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_241/O
                         net (fo=1, routed)           0.667     8.276    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[20]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[20])
                                                     -0.026     9.214    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.214    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.129ns (40.507%)  route 1.658ns (59.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_PHYSTATUS)
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/PHYSTATUS
                         net (fo=3, routed)           1.214     7.827    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/gtreset_reg_1[0]
    SLICE_X209Y416       LUT5 (Prop_lut5_I0_O)        0.043     7.870 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/PCIE_3_0_i_i_3/O
                         net (fo=1, routed)           0.444     8.314    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pipe_rx0_phy_status
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0PHYSTATUS
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0PHYSTATUS)
                                                      0.030     9.270    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.270    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[22]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.735ns  (logic 1.129ns (41.278%)  route 1.606ns (58.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[22])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[22]
                         net (fo=1, routed)           0.862     7.475    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[22]
    SLICE_X210Y433       LUT5 (Prop_lut5_I0_O)        0.043     7.518 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_239/O
                         net (fo=1, routed)           0.744     8.262    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[22]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[22])
                                                      0.010     9.250    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 1.129ns (39.889%)  route 1.701ns (60.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[8]
                         net (fo=1, routed)           1.090     7.703    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[8]
    SLICE_X206Y432       LUT5 (Prop_lut5_I0_O)        0.043     7.746 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_253/O
                         net (fo=1, routed)           0.612     8.357    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[8]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[8])
                                                      0.111     9.351    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 1.129ns (39.349%)  route 1.740ns (60.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.527ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.133     5.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[19])
                                                      1.086     6.613 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[19]
                         net (fo=1, routed)           0.998     7.611    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/RXDATA[19]
    SLICE_X210Y433       LUT5 (Prop_lut5_I0_O)        0.043     7.654 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_242/O
                         net (fo=1, routed)           0.742     8.396    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX0DATA[19]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX0DATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX0DATA[19])
                                                      0.155     9.395    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.395    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 1.129ns (40.065%)  route 1.689ns (59.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 8.828 - 4.000 ) 
    Source Clock Delay      (SCD):    5.520ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        2.126     5.520    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/pclk_sel_reg
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL                                r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y34  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[2])
                                                      1.086     6.606 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXDATA[2]
                         net (fo=1, routed)           1.145     7.751    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/gtreset_reg_2[2]
    SLICE_X204Y428       LUT5 (Prop_lut5_I0_O)        0.043     7.794 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/force_adapt_i/PCIE_3_0_i_i_291/O
                         net (fo=1, routed)           0.544     8.338    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1DATA[2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.728     8.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism              0.477     9.305    
                         clock uncertainty           -0.065     9.240    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_RECCLK_PIPERX1DATA[2])
                                                      0.115     9.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.355    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  1.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[9]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.155ns (20.442%)  route 0.603ns (79.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.838     2.546    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X207Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y378       FDRE (Prop_fdre_C_Q)         0.091     2.637 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[9]/Q
                         net (fo=1, routed)           0.076     2.713    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[9]
    SLICE_X207Y378       LUT2 (Prop_lut2_I0_O)        0.064     2.777 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_184/O
                         net (fo=1, routed)           0.528     3.304    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX1EQLPNEWTXCOEFFORPRESET[9]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX1EQLPNEWTXCOEFFORPRESET[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.191     2.861    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX1EQLPNEWTXCOEFFORPRESET[9])
                                                      0.371     3.232    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.118ns (25.345%)  route 0.348ns (74.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.925     2.633    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X206Y412       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y412       FDRE (Prop_fdre_C_Q)         0.118     2.751 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.348     3.099    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/EQ_TXEQ_DONE
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX0EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.398     2.654    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX0EQDONE)
                                                      0.364     3.018    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gen3_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.100ns (24.392%)  route 0.310ns (75.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.928     2.636    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/pclk_sel_reg
    SLICE_X207Y405       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gen3_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y405       FDRE (Prop_fdre_C_Q)         0.100     2.736 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/gen3_rdy_reg/Q
                         net (fo=1, routed)           0.310     3.046    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PLGEN3PCSRXSYNCDONE[2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PLGEN3PCSRXSYNCDONE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
                         clock pessimism             -0.398     2.654    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_RECCLK_PLGEN3PCSRXSYNCDONE[2])
                                                      0.302     2.956    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.118ns (23.624%)  route 0.381ns (76.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.926     2.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X212Y414       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y414       FDRE (Prop_fdre_C_Q)         0.118     2.752 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_done_reg/Q
                         net (fo=1, routed)           0.381     3.133    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_done_reg_0
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQDONE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQDONE)
                                                      0.364     3.040    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.040    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[17]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.155ns (20.623%)  route 0.597ns (79.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.840     2.548    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X195Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y389       FDRE (Prop_fdre_C_Q)         0.091     2.639 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2_reg[17]/Q
                         net (fo=1, routed)           0.183     2.822    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_user_txcoeff_reg2[17]
    SLICE_X195Y389       LUT2 (Prop_lut2_I0_O)        0.064     2.886 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/PCIE_3_0_i_i_212/O
                         net (fo=1, routed)           0.414     3.300    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PIPERX3EQLPNEWTXCOEFFORPRESET[17]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPERX3EQLPNEWTXCOEFFORPRESET[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.191     2.861    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPERX3EQLPNEWTXCOEFFORPRESET[17])
                                                      0.345     3.206    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.840     2.548    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pclk_sel_reg
    SLICE_X211Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y378       FDRE (Prop_fdre_C_Q)         0.100     2.648 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg/Q
                         net (fo=2, routed)           0.064     2.712    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_lffs_sel
    SLICE_X210Y378       LUT6 (Prop_lut6_I2_O)        0.028     2.740 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_lffs_sel_i_1__1/O
                         net (fo=1, routed)           0.000     2.740    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i_n_8
    SLICE_X210Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.087     2.938    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X210Y378       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg/C
                         clock pessimism             -0.379     2.559    
    SLICE_X210Y378       FDRE (Hold_fdre_C_D)         0.087     2.646    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.402ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.932     2.640    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pclk_sel_reg
    SLICE_X221Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y402       FDRE (Prop_fdre_C_Q)         0.100     2.740 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3_reg/Q
                         net (fo=2, routed)           0.064     2.804    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/txphaligndone_reg3
    SLICE_X220Y402       LUT5 (Prop_lut5_I4_O)        0.028     2.832 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__2/O
                         net (fo=1, routed)           0.000     2.832    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx[6]_i_1__2_n_0
    SLICE_X220Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.202     3.053    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/pclk_sel_reg
    SLICE_X220Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]/C
                         clock pessimism             -0.402     2.651    
    SLICE_X220Y402       FDRE (Hold_fdre_C_D)         0.087     2.738    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_sync_i/FSM_onehot_txsync_fsm.fsm_tx_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[4]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.100ns (19.386%)  route 0.416ns (80.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.918     2.626    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X209Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y421       FDRE (Prop_fdre_C_Q)         0.100     2.726 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/Q
                         net (fo=2, routed)           0.416     3.142    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_1[4]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX3EQCOEFF[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX3EQCOEFF[4])
                                                      0.372     3.048    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.118ns (23.252%)  route 0.389ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.920     2.628    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X212Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y421       FDRE (Prop_fdre_C_Q)         0.118     2.746 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[3]/Q
                         net (fo=3, routed)           0.389     3.135    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18][2]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX1EQCOEFF[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX1EQCOEFF[2])
                                                      0.365     3.041    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.041    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[1]
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.100ns (20.121%)  route 0.397ns (79.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.926     2.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pclk_sel_reg
    SLICE_X215Y416       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y416       FDRE (Prop_fdre_C_Q)         0.100     2.734 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[2]/Q
                         net (fo=3, routed)           0.397     3.131    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/txeq_txcoeff_reg[18]_0[1]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETX2EQCOEFF[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.201     3.052    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                         clock pessimism             -0.376     2.676    
    PCIE3_X0Y2           PCIE_3_0 (Hold_pcie_3_0_PIPECLK_PIPETX2EQCOEFF[1])
                                                      0.356     3.032    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE_3_0/PIPECLK         n/a              4.000         4.000       0.000      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Min Period        n/a     PCIE_3_0/RECCLK          n/a              4.000         4.000       0.000      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y35  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a              3.030         4.000       0.970      GTHE2_CHANNEL_X1Y34  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gth_channel.gthe2_channel_i/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y405       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y405       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X206Y405       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X210Y404       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X213Y404       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_gen3_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y402       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y402       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_rxsync_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y404       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rst_idle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X209Y404       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxeq_adapt_done_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a              0.400         2.000       1.600      SLICE_X211Y408       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rxstatus_reg2_reg/C
High Pulse Width  Fast    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Fast    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    PCIE_3_0/PIPECLK         n/a              1.600         2.000       0.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
High Pulse Width  Slow    PCIE_3_0/RECCLK          n/a              1.600         2.000       0.400      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/RECCLK
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X207Y423       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X207Y423       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X206Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X206Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X206Y417       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a              0.350         2.000       1.650      SLICE_X206Y414       rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[1]/C
Max Skew          Fast    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.560         0.011       0.549      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
Max Skew          Slow    PCIE_3_0/PIPECLK         PCIE_3_0/RECCLK  0.717         0.021       0.696      PCIE3_X0Y2           rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_1
  To Clock:  mmcm_fb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1_1
  To Clock:  userclk1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.526ns (26.137%)  route 1.487ns (73.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 8.707 - 4.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.957     5.351    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[2])
                                                      0.526     5.877 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBU[2]
                         net (fo=2, routed)           1.487     7.363    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBU[2]
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.607     8.707    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.367     9.074    
                         clock uncertainty           -0.065     9.010    
    RAMB36_X12Y77        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.416     8.594    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.544ns (28.025%)  route 1.397ns (71.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 8.707 - 4.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.957     5.351    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[6])
                                                      0.544     5.895 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBU[6]
                         net (fo=2, routed)           1.397     7.292    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBU[6]
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.607     8.707    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.367     9.074    
                         clock uncertainty           -0.065     9.010    
    RAMB36_X12Y77        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     8.594    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.326ns (15.158%)  route 1.825ns (84.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8.788 - 4.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.796     5.190    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[7])
                                                      0.326     5.516 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[7]
                         net (fo=2, routed)           1.825     7.340    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[7]
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.688     8.788    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.367     9.155    
                         clock uncertainty           -0.065     9.091    
    RAMB36_X11Y81        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416     8.675    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.373ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.535ns (28.618%)  route 1.334ns (71.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 8.707 - 4.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.957     5.351    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[7])
                                                      0.535     5.886 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBU[7]
                         net (fo=2, routed)           1.334     7.220    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBU[7]
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.607     8.707    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.367     9.074    
                         clock uncertainty           -0.065     9.010    
    RAMB36_X12Y77        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.416     8.594    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  1.373    

Slack (MET) :             1.471ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.348ns (17.178%)  route 1.678ns (82.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8.788 - 4.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.796     5.190    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     5.495 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.826     6.321    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X194Y407       LUT2 (Prop_lut2_I0_O)        0.043     6.364 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.852     7.216    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.688     8.788    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.367     9.155    
                         clock uncertainty           -0.065     9.091    
    RAMB36_X11Y81        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.404     8.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[47]
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.665ns (25.713%)  route 1.921ns (74.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 8.821 - 4.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.834     5.228    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X14Y79        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X14Y79        RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.622     5.850 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[2].u_fifo_tdp/DOADO[10]
                         net (fo=1, routed)           1.224     7.074    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/p_6_out[10]
    SLICE_X192Y400       LUT3 (Prop_lut3_I0_O)        0.043     7.117 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/PCIE_3_0_i_i_110/O
                         net (fo=1, routed)           0.697     7.814    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/MICOMPLETIONRAMREADDATA[47]
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADDATA[47]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.721     8.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
                         clock pessimism              0.367     9.188    
                         clock uncertainty           -0.065     9.123    
    PCIE3_X0Y2           PCIE_3_0 (Setup_pcie_3_0_CORECLK_MICOMPLETIONRAMREADDATA[47])
                                                      0.175     9.298    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i
  -------------------------------------------------------------------
                         required time                          9.298    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.348ns (17.305%)  route 1.663ns (82.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8.788 - 4.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.796     5.190    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     5.495 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.826     6.321    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X194Y407       LUT2 (Prop_lut2_I0_O)        0.043     6.364 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.837     7.201    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.688     8.788    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.367     9.155    
                         clock uncertainty           -0.065     9.091    
    RAMB36_X11Y81        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.404     8.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.564ns (32.384%)  route 1.178ns (67.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 8.707 - 4.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.957     5.351    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEADDRESSBU[5])
                                                      0.564     5.915 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSBU[5]
                         net (fo=2, routed)           1.178     7.092    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSBU[5]
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.607     8.707    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism              0.367     9.074    
                         clock uncertainty           -0.065     9.010    
    RAMB36_X12Y77        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.416     8.594    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.525ns (30.318%)  route 1.207ns (69.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 8.709 - 4.000 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.957     5.351    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMREADADDRESSBU[1])
                                                      0.525     5.876 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSBU[1]
                         net (fo=2, routed)           1.207     7.082    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSBU[1]
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.609     8.709    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y77        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2/CLKARDCLK
                         clock pessimism              0.367     9.076    
                         clock uncertainty           -0.065     9.012    
    RAMB36_X12Y77        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     8.596    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1_1 rise@4.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.348ns (17.554%)  route 1.634ns (82.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 8.788 - 4.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.796     5.190    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMWRITEADDRESSAL[9])
                                                      0.305     5.495 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEADDRESSAL[9]
                         net (fo=4, routed)           0.826     6.321    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEADDRESSAL[9]
    SLICE_X194Y407       LUT2 (Prop_lut2_I0_O)        0.043     6.364 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_i_2/O
                         net (fo=8, routed)           0.808     7.172    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/WEBWE012_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.688     8.788    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X11Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp/CLKBWRCLK
                         clock pessimism              0.367     9.155    
                         clock uncertainty           -0.065     9.091    
    RAMB36_X11Y81        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.404     8.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  1.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.089ns (13.880%)  route 0.552ns (86.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.716     4.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[45])
                                                      0.089     4.905 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[45]
                         net (fo=1, routed)           0.552     5.457    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[45]
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.974     5.368    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.477     4.891    
    RAMB36_X12Y83        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.527     5.418    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.457    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.115ns (17.776%)  route 0.532ns (82.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.377ns
    Source Clock Delay      (SCD):    4.821ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.721     4.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAMU_MICOMPLETIONRAMWRITEDATAU[12])
                                                      0.115     4.936 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMWRITEDATAU[12]
                         net (fo=2, routed)           0.532     5.468    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMWRITEDATA[84]
    RAMB36_X12Y80        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.983     5.377    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y80        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism             -0.477     4.900    
    RAMB36_X12Y80        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.527     5.427    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -5.427    
                         arrival time                           5.468    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.102ns (16.007%)  route 0.535ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.202ns
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.587     4.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[14])
                                                      0.102     4.789 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[14]
                         net (fo=1, routed)           0.535     5.324    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[14]
    RAMB18_X12Y149       RAMB18E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.808     5.202    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y149       RAMB18E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism             -0.447     4.755    
    RAMB18_X12Y149       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.527     5.282    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -5.282    
                         arrival time                           5.324    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.109ns (17.092%)  route 0.529ns (82.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.202ns
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.587     4.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[15])
                                                      0.109     4.796 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[15]
                         net (fo=1, routed)           0.529     5.325    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[15]
    RAMB18_X12Y149       RAMB18E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.808     5.202    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y149       RAMB18E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism             -0.447     4.755    
    RAMB18_X12Y149       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.527     5.282    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[0].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -5.282    
                         arrival time                           5.325    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.088ns (13.427%)  route 0.567ns (86.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.716     4.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[66])
                                                      0.088     4.904 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[66]
                         net (fo=1, routed)           0.567     5.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[66]
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.974     5.368    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.477     4.891    
    RAMB36_X12Y83        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.527     5.418    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.471    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.085ns (12.961%)  route 0.571ns (87.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.716     4.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[52])
                                                      0.085     4.901 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[52]
                         net (fo=1, routed)           0.571     5.472    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[52]
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.974     5.368    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.477     4.891    
    RAMB36_X12Y83        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.527     5.418    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.084ns (12.797%)  route 0.572ns (87.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.368ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.716     4.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[55])
                                                      0.084     4.900 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[55]
                         net (fo=1, routed)           0.572     5.472    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[55]
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.974     5.368    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKBWRCLK
                         clock pessimism             -0.477     4.891    
    RAMB36_X12Y83        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.527     5.418    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -5.418    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.066ns (11.700%)  route 0.498ns (88.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          0.845     2.553    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMICOMPLETIONRAML_MICOMPLETIONRAMREADADDRESSAL[1])
                                                      0.066     2.619 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MICOMPLETIONRAMREADADDRESSAL[1]
                         net (fo=2, routed)           0.498     3.117    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/MICOMPLETIONRAMREADADDRESSAL[1]
    RAMB36_X12Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.219     3.070    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/int_userclk1_out
    RAMB36_X12Y81        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2/CLKARDCLK
                         clock pessimism             -0.191     2.879    
    RAMB36_X12Y81        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     3.062    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[3].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp2/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.095ns (14.679%)  route 0.552ns (85.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.199ns
    Source Clock Delay      (SCD):    4.687ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.587     4.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREQUESTRAM_MIREQUESTRAMWRITEDATA[36])
                                                      0.095     4.782 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREQUESTRAMWRITEDATA[36]
                         net (fo=1, routed)           0.552     5.334    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/MIREQUESTRAMWRITEDATA[36]
    RAMB18_X12Y150       RAMB18E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.805     5.199    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/int_userclk1_out
    RAMB18_X12Y150       RAMB18E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp2/CLKBWRCLK
                         clock pessimism             -0.447     4.752    
    RAMB18_X12Y150       RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.527     5.279    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp2
  -------------------------------------------------------------------
                         required time                         -5.279    
                         arrival time                           5.334    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_0 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1_1 rise@0.000ns - userclk1_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.123ns (18.740%)  route 0.533ns (81.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.366ns
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     0.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.995     3.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.083     3.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.716     4.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/int_userclk1_out
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEDATA[26])
                                                      0.123     4.939 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/MIREPLAYRAMWRITEDATA[26]
                         net (fo=1, routed)           0.533     5.472    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/MIREPLAYRAMWRITEDATA[26]
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1_1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=45, routed)          1.972     5.366    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/int_userclk1_out
    RAMB36_X12Y83        RAMB36E1                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer/CLKARDCLK
                         clock pessimism             -0.477     4.889    
    RAMB36_X12Y83        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                      0.527     5.416    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/replay_buffer/U0/RAMB36E1[0].u_buffer
  -------------------------------------------------------------------
                         required time                         -5.416    
                         arrival time                           5.472    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin                           Reference Pin                     Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               2.000         4.000       2.000      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
Min Period        n/a     PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               2.000         4.000       2.000      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
Min Period        n/a     PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               2.000         4.000       2.000      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
Min Period        n/a     PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               2.000         4.000       2.000      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB18_X12Y151   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB18_X12Y151   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y80    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB36_X12Y80    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.RAMB36E1[1].u_fifo_tdp2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK                n/a                               1.839         4.000       2.161      RAMB18_X12Y150   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK                n/a                               1.839         4.000       2.161      RAMB18_X12Y150   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/req_fifo/U0/RAMB18E1[1].u_fifo_tdp2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2                n/a                               213.360       4.000       209.360    MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Fast    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y404   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Fast    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X192Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
Low Pulse Width   Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y404   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_q_reg/C
Low Pulse Width   Slow    FDRE/C                            n/a                               0.350         2.000       1.650      SLICE_X192Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pcie_bram_7vx_i/cpl_fifo/genblk1.CPL_FIFO_16KB.U0/SPEED_250MHz.raddr0_qq_reg/C
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Slow    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMIREQUESTRAM      n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREQUESTRAM
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAML  n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAML
High Pulse Width  Fast    PCIE_3_0/CORECLKMICOMPLETIONRAMU  n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMICOMPLETIONRAMU
High Pulse Width  Slow    PCIE_3_0/CORECLKMIREPLAYRAM       n/a                               0.800         2.000       1.200      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLKMIREPLAYRAM
High Pulse Width  Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync0_reg/C
High Pulse Width  Slow    FDPE/C                            n/a                               0.350         2.000       1.650      SLICE_X193Y403   rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/reset_sync1_reg/C
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.532       0.028      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.560         0.526       0.034      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.609       0.108      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/PIPECLK                  0.717         0.603       0.114      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.560         0.305       0.255      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.560         0.302       0.258      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREQUESTRAM      0.717         0.297       0.420      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Slow    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAML  0.717         0.294       0.423      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMIREPLAYRAM       0.560         0.019       0.541      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK
Max Skew          Fast    PCIE_3_0/CORECLK                  PCIE_3_0/CORECLKMICOMPLETIONRAMU  0.560         0.015       0.545      PCIE3_X0Y2       rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2_1
  To Clock:  userclk2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y16   rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  rp_user_clk
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.266ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.754ns  (logic 0.223ns (29.573%)  route 0.531ns (70.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X182Y307       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.531     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X184Y306       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X184Y306       FDCE (Setup_fdce_C_D)        0.020     8.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  7.266    

Slack (MET) :             7.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.516ns  (logic 0.236ns (45.751%)  route 0.280ns (54.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X188Y315       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.280     0.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X187Y315       FDCE (Setup_fdce_C_D)       -0.092     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  7.392    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.472ns  (logic 0.204ns (43.247%)  route 0.268ns (56.753%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X182Y307       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.268     0.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X183Y305       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X183Y305       FDCE (Setup_fdce_C_D)       -0.091     7.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.259ns (47.414%)  route 0.287ns (52.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X188Y315       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.287     0.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X186Y315       FDCE (Setup_fdce_C_D)        0.021     8.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.435ns  (logic 0.236ns (54.231%)  route 0.199ns (45.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X188Y315       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.199     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X187Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X187Y315       FDCE (Setup_fdce_C_D)       -0.090     7.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.395ns  (logic 0.204ns (51.682%)  route 0.191ns (48.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X182Y307       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.191     0.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X184Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X184Y307       FDCE (Setup_fdce_C_D)       -0.060     7.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.467ns  (logic 0.259ns (55.518%)  route 0.208ns (44.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X188Y315       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.208     0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X186Y315       FDCE (Setup_fdce_C_D)        0.022     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.266%)  route 0.196ns (46.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X182Y308       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.196     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X184Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X184Y307       FDCE (Setup_fdce_C_D)        0.022     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  7.603    





---------------------------------------------------------------------------------------------------
From Clock:  rp_user_clk
  To Clock:  ep_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.259ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.650ns  (logic 0.204ns (31.402%)  route 0.446ns (68.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y320                                    0.000     0.000 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X202Y320       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.650    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X201Y316       FDRE                                         r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X201Y316       FDRE (Setup_fdre_C_D)       -0.091     7.909    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  7.259    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.595ns  (logic 0.236ns (39.658%)  route 0.359ns (60.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y335                                    0.000     0.000 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X204Y335       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.359     0.595    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X205Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X205Y335       FDRE (Setup_fdre_C_D)       -0.089     7.911    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.494%)  route 0.371ns (64.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y315                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X205Y315       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.371     0.575    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X205Y314       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X205Y314       FDRE (Setup_fdre_C_D)       -0.090     7.910    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.660ns  (logic 0.223ns (33.804%)  route 0.437ns (66.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y335                                    0.000     0.000 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X197Y335       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.437     0.660    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X197Y334       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X197Y334       FDRE (Setup_fdre_C_D)       -0.005     7.995    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.995    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.352ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.555ns  (logic 0.236ns (42.536%)  route 0.319ns (57.464%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y318                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X206Y318       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.319     0.555    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X205Y317       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X205Y317       FDRE (Setup_fdre_C_D)       -0.093     7.907    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  7.352    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.554ns  (logic 0.204ns (36.816%)  route 0.350ns (63.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y335                                    0.000     0.000 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X197Y335       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.350     0.554    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X197Y333       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X197Y333       FDRE (Setup_fdre_C_D)       -0.092     7.908    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.357ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.554ns  (logic 0.236ns (42.587%)  route 0.318ns (57.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y318                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X206Y318       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.318     0.554    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X205Y317       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X205Y317       FDRE (Setup_fdre_C_D)       -0.089     7.911    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  7.357    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.474%)  route 0.406ns (64.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y320                                    0.000     0.000 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X202Y320       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.406     0.629    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X201Y316       FDRE                                         r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X201Y316       FDRE (Setup_fdre_C_D)       -0.009     7.991    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (37.004%)  route 0.380ns (62.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y326                                    0.000     0.000 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X199Y326       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     0.603    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X198Y326       FDRE                                         r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X198Y326       FDRE (Setup_fdre_C_D)       -0.009     7.991    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  7.388    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ep_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.522ns  (logic 0.236ns (45.189%)  route 0.286ns (54.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y335                                    0.000     0.000 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X208Y335       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.522    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X207Y335       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X207Y335       FDRE (Setup_fdre_C_D)       -0.089     7.911    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  7.389    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  rp_user_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.347ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.347ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.394%)  route 0.357ns (63.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X189Y315       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.357     0.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X189Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X189Y312       FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                 32.347    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.529%)  route 0.387ns (65.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X187Y315       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.387     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X188Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X188Y312       FDCE (Setup_fdce_C_D)       -0.060    32.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.940    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.384ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.525ns  (logic 0.236ns (44.921%)  route 0.289ns (55.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X184Y307       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.289     0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X182Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X182Y307       FDCE (Setup_fdce_C_D)       -0.091    32.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.909    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                 32.384    

Slack (MET) :             32.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.510ns  (logic 0.236ns (46.280%)  route 0.274ns (53.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X184Y308       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.274     0.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X182Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X182Y308       FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                 32.400    

Slack (MET) :             32.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.577ns  (logic 0.223ns (38.677%)  route 0.354ns (61.323%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X189Y315       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.354     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X189Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X189Y312       FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                 32.413    

Slack (MET) :             32.440ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.551ns  (logic 0.259ns (47.024%)  route 0.292ns (52.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y308                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X184Y308       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.292     0.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X182Y308       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X182Y308       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                 32.440    

Slack (MET) :             32.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.528ns  (logic 0.223ns (42.272%)  route 0.305ns (57.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y315                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X189Y315       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.305     0.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X189Y313       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X189Y313       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 32.463    

Slack (MET) :             32.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.443ns  (logic 0.259ns (58.510%)  route 0.184ns (41.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y307                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X184Y307       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.184     0.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X182Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X182Y307       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                 32.548    





---------------------------------------------------------------------------------------------------
From Clock:  ep_user_clk
  To Clock:  rp_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.221ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.689ns  (logic 0.236ns (34.264%)  route 0.453ns (65.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y338                                    0.000     0.000 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X206Y338       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.453     0.689    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X207Y338       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X207Y338       FDRE (Setup_fdre_C_D)       -0.090     7.910    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.731ns  (logic 0.223ns (30.517%)  route 0.508ns (69.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y343                                    0.000     0.000 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X202Y343       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.508     0.731    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X201Y347       FDRE                                         r  rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X201Y347       FDRE (Setup_fdre_C_D)       -0.019     7.981    rp_rc_to_ep_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.587%)  route 0.369ns (64.413%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y327                                    0.000     0.000 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X203Y327       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.369     0.573    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X202Y327       FDRE                                         r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X202Y327       FDRE (Setup_fdre_C_D)       -0.093     7.907    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.057%)  route 0.362ns (63.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y343                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X202Y343       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X203Y343       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X203Y343       FDRE (Setup_fdre_C_D)       -0.093     7.907    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.576ns  (logic 0.204ns (35.402%)  route 0.372ns (64.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y337                                    0.000     0.000 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X207Y337       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.372     0.576    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X208Y339       FDRE                                         r  ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X208Y339       FDRE (Setup_fdre_C_D)       -0.060     7.940    ep_cq_to_rp_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.619ns  (logic 0.223ns (36.037%)  route 0.396ns (63.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y338                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X202Y338       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.396     0.619    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X202Y340       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X202Y340       FDRE (Setup_fdre_C_D)       -0.009     7.991    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.382ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.908%)  route 0.290ns (55.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y339                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X204Y339       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.290     0.526    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X203Y339       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X203Y339       FDRE (Setup_fdre_C_D)       -0.092     7.908    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  7.382    

Slack (MET) :             7.399ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.089%)  route 0.276ns (53.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y339                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X204Y339       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.276     0.512    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X203Y339       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X203Y339       FDRE (Setup_fdre_C_D)       -0.089     7.911    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  7.399    

Slack (MET) :             7.401ns  (required time - arrival time)
  Source:                 ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.795%)  route 0.367ns (62.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y329                                    0.000     0.000 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X201Y329       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.367     0.590    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X201Y328       FDRE                                         r  ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X201Y328       FDRE (Setup_fdre_C_D)       -0.009     7.991    ep_rc_to_rp_cc_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  7.401    

Slack (MET) :             7.410ns  (required time - arrival time)
  Source:                 rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ep_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rp_user_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.529ns  (logic 0.204ns (38.563%)  route 0.325ns (61.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y338                                    0.000     0.000 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X202Y338       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.325     0.529    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X204Y338       FDRE                                         r  rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X204Y338       FDRE (Setup_fdre_C_D)       -0.061     7.939    rp_cq_to_ep_rq_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  7.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        5.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.247ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.789ns (32.835%)  route 1.614ns (67.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.614     6.570    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.071    11.824    
    SLICE_X215Y289       FDRE (Setup_fdre_C_D)       -0.007    11.817    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                  5.247    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.863ns (38.617%)  route 1.372ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.372     6.401    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X216Y251       FDRE (Setup_fdre_C_D)        0.000    11.827    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -6.401    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.863ns (42.983%)  route 1.145ns (57.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.145     6.174    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X216Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.071    11.824    
    SLICE_X216Y260       FDRE (Setup_fdre_C_D)       -0.010    11.814    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  5.639    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.789ns (40.054%)  route 1.181ns (59.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.181     6.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X216Y251       FDRE (Setup_fdre_C_D)        0.022    11.849    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.849    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.789ns (42.707%)  route 1.058ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.058     6.014    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X217Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.071    11.824    
    SLICE_X217Y260       FDRE (Setup_fdre_C_D)       -0.008    11.816    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.816    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.863ns (46.860%)  route 0.979ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          0.979     6.008    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.071    11.824    
    SLICE_X215Y289       FDRE (Setup_fdre_C_D)       -0.010    11.814    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.814    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.789ns (43.946%)  route 1.006ns (56.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 11.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     4.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.006     5.962    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.328    11.783    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.888    
                         clock uncertainty           -0.071    11.817    
    SLICE_X217Y279       FDRE (Setup_fdre_C_D)       -0.009    11.808    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.410ns (23.665%)  route 1.323ns (76.335%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 11.778 - 8.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X214Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y274       FDRE (Prop_fdre_C_Q)         0.223     4.371 f  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/Q
                         net (fo=8, routed)           0.376     4.747    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[7]
    SLICE_X214Y274       LUT2 (Prop_lut2_I1_O)        0.051     4.798 f  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=2, routed)           0.355     5.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X215Y274       LUT6 (Prop_lut6_I3_O)        0.136     5.289 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.592     5.881    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.323    11.778    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    11.883    
                         clock uncertainty           -0.071    11.812    
    SLICE_X216Y274       FDRE (Setup_fdre_C_D)       -0.010    11.802    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.863ns (51.187%)  route 0.823ns (48.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 11.781 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     4.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     5.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          0.823     5.853    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y278       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.326    11.781    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y278       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.886    
                         clock uncertainty           -0.071    11.815    
    SLICE_X216Y278       FDRE (Setup_fdre_C_D)       -0.010    11.805    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.805    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.266ns (16.321%)  route 1.364ns (83.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 11.787 - 8.000 ) 
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.473     4.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y268       FDRE (Prop_fdre_C_Q)         0.223     4.379 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.844     5.223    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y279       LUT2 (Prop_lut2_I0_O)        0.043     5.266 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.520     5.786    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.332    11.787    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    11.892    
                         clock uncertainty           -0.071    11.821    
    SLICE_X214Y284       FDRE (Setup_fdre_C_D)       -0.010    11.811    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.811    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  6.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.118ns (20.767%)  route 0.450ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.683     1.800    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y268       FDSE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y268       FDSE (Prop_fdse_C_Q)         0.118     1.918 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.450     2.368    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X213Y268       FDRE (Hold_fdre_C_D)         0.039     2.115    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.130ns (20.741%)  route 0.497ns (79.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y268       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.497     2.398    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y279       LUT2 (Prop_lut2_I0_O)        0.030     2.428 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     2.428    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X214Y279       FDRE (Hold_fdre_C_D)         0.069     2.145    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.146ns (22.404%)  route 0.506ns (77.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.686     1.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X212Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDRE (Prop_fdre_C_Q)         0.118     1.921 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.219     2.140    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_0
    SLICE_X214Y261       LUT2 (Prop_lut2_I1_O)        0.028     2.168 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.287     2.455    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X214Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.897     2.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X214Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.083    
    SLICE_X214Y262       FDRE (Hold_fdre_C_D)         0.043     2.126    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.151ns (25.223%)  route 0.448ns (74.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.690     1.807    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y259       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y259       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.129     2.054    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.033     2.087 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.319     2.406    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.900     2.151    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.086    
    SLICE_X215Y257       FDRE (Hold_fdre_C_D)        -0.009     2.077    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.454%)  route 0.530ns (80.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.685     1.802    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X214Y282       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.207     2.109    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X214Y279       LUT2 (Prop_lut2_I1_O)        0.028     2.137 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.323     2.460    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.895     2.146    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.081    
    SLICE_X214Y284       FDRE (Hold_fdre_C_D)         0.032     2.113    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.132ns (21.388%)  route 0.485ns (78.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X214Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.225     2.126    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X214Y281       LUT2 (Prop_lut2_I1_O)        0.032     2.158 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.260     2.418    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X214Y279       FDRE (Hold_fdre_C_D)        -0.009     2.067    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.130ns (19.965%)  route 0.521ns (80.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y268       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.280     2.181    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y261       LUT2 (Prop_lut2_I0_O)        0.030     2.211 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.241     2.452    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X214Y254       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.901     2.152    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X214Y254       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.087    
    SLICE_X214Y254       FDRE (Hold_fdre_C_D)        -0.009     2.078    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.628%)  route 0.559ns (81.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.687     1.804    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X217Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.278     2.182    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_0
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.028     2.210 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.281     2.491    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.085    
    SLICE_X215Y260       FDRE (Hold_fdre_C_D)         0.032     2.117    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.128ns (18.600%)  route 0.560ns (81.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.685     1.802    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X214Y282       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.228     2.130    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_START
    SLICE_X214Y281       LUT2 (Prop_lut2_I1_O)        0.028     2.158 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.332     2.490    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.895     2.146    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.081    
    SLICE_X214Y284       FDRE (Hold_fdre_C_D)         0.032     2.113    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_125mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.131ns (18.688%)  route 0.570ns (81.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.683     1.800    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y280       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y280       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.224     2.124    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg
    SLICE_X215Y279       LUT2 (Prop_lut2_I1_O)        0.031     2.155 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.346     2.501    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.076    
    SLICE_X216Y279       FDRE (Hold_fdre_C_D)         0.018     2.094    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.407    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y1
  To Clock:  clk_125mhz_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.403ns  (logic 0.789ns (32.835%)  route 1.614ns (67.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.614    10.570    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.191    11.704    
    SLICE_X215Y289       FDRE (Setup_fdre_C_D)       -0.007    11.697    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.697    
                         arrival time                         -10.570    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.235ns  (logic 0.863ns (38.617%)  route 1.372ns (61.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.372    10.401    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.191    11.707    
    SLICE_X216Y251       FDRE (Setup_fdre_C_D)        0.000    11.707    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        2.008ns  (logic 0.863ns (42.983%)  route 1.145ns (57.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.145    10.174    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X216Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.191    11.704    
    SLICE_X216Y260       FDRE (Setup_fdre_C_D)       -0.010    11.694    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.970ns  (logic 0.789ns (40.054%)  route 1.181ns (59.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.181    10.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.338    11.793    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.191    11.707    
    SLICE_X216Y251       FDRE (Setup_fdre_C_D)        0.022    11.729    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.847ns  (logic 0.789ns (42.707%)  route 1.058ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.058    10.014    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X217Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.191    11.704    
    SLICE_X217Y260       FDRE (Setup_fdre_C_D)       -0.008    11.696    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.696    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.842ns  (logic 0.863ns (46.860%)  route 0.979ns (53.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 11.790 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          0.979    10.008    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.335    11.790    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y289       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.895    
                         clock uncertainty           -0.191    11.704    
    SLICE_X215Y289       FDRE (Setup_fdre_C_D)       -0.010    11.694    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.795ns  (logic 0.789ns (43.946%)  route 1.006ns (56.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns = ( 11.783 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     8.956 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.006     9.962    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.328    11.783    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X217Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    11.888    
                         clock uncertainty           -0.191    11.697    
    SLICE_X217Y279       FDRE (Setup_fdre_C_D)       -0.009    11.688    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.688    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.733ns  (logic 0.410ns (23.665%)  route 1.323ns (76.335%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 11.778 - 8.000 ) 
    Source Clock Delay      (SCD):    4.148ns = ( 8.148 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.465     8.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X214Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y274       FDRE (Prop_fdre_C_Q)         0.223     8.371 f  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[11]/Q
                         net (fo=8, routed)           0.376     8.747    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[7]
    SLICE_X214Y274       LUT2 (Prop_lut2_I1_O)        0.051     8.798 f  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=2, routed)           0.355     9.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X215Y274       LUT6 (Prop_lut6_I3_O)        0.136     9.289 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.592     9.881    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.323    11.778    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    11.883    
                         clock uncertainty           -0.191    11.692    
    SLICE_X216Y274       FDRE (Setup_fdre_C_D)       -0.010    11.682    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.682    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.686ns  (logic 0.863ns (51.187%)  route 0.823ns (48.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns = ( 11.781 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns = ( 8.167 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.484     8.167    ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y1           PCIE_3_0                                     r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y1           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     9.030 r  ep_i/ep_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          0.823     9.853    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y278       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.326    11.781    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y278       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    11.886    
                         clock uncertainty           -0.191    11.695    
    SLICE_X216Y278       FDRE (Setup_fdre_C_D)       -0.010    11.685    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y1 rise@8.000ns - clk_250mhz_mux_x0y1 rise@4.000ns)
  Data Path Delay:        1.630ns  (logic 0.266ns (16.321%)  route 1.364ns (83.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 11.787 - 8.000 ) 
    Source Clock Delay      (SCD):    4.156ns = ( 8.156 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.463     6.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.473     8.156    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y268       FDRE (Prop_fdre_C_Q)         0.223     8.379 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.844     9.223    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y279       LUT2 (Prop_lut2_I0_O)        0.043     9.266 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.520     9.786    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.332    11.787    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    11.892    
                         clock uncertainty           -0.191    11.701    
    SLICE_X214Y284       FDRE (Setup_fdre_C_D)       -0.010    11.691    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  1.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.118ns (20.767%)  route 0.450ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.683     1.800    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y268       FDSE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y268       FDSE (Prop_fdse_C_Q)         0.118     1.918 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.450     2.368    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X213Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X213Y268       FDRE (Hold_fdre_C_D)         0.039     2.306    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.130ns (20.741%)  route 0.497ns (79.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y268       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.497     2.398    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y279       LUT2 (Prop_lut2_I0_O)        0.030     2.428 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     2.428    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X214Y279       FDRE (Hold_fdre_C_D)         0.069     2.336    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.146ns (22.404%)  route 0.506ns (77.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.686     1.803    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X212Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y263       FDRE (Prop_fdre_C_Q)         0.118     1.921 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.219     2.140    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_0
    SLICE_X214Y261       LUT2 (Prop_lut2_I1_O)        0.028     2.168 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.287     2.455    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X214Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.897     2.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X214Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X214Y262       FDRE (Hold_fdre_C_D)         0.043     2.317    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.151ns (25.223%)  route 0.448ns (74.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.690     1.807    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y259       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y259       FDRE (Prop_fdre_C_Q)         0.118     1.925 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.129     2.054    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.033     2.087 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.319     2.406    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.900     2.151    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y257       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.086    
                         clock uncertainty            0.191     2.277    
    SLICE_X215Y257       FDRE (Hold_fdre_C_D)        -0.009     2.268    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.128ns (19.454%)  route 0.530ns (80.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.685     1.802    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X214Y282       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.207     2.109    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16
    SLICE_X214Y279       LUT2 (Prop_lut2_I1_O)        0.028     2.137 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.323     2.460    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.895     2.146    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.081    
                         clock uncertainty            0.191     2.272    
    SLICE_X214Y284       FDRE (Hold_fdre_C_D)         0.032     2.304    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.132ns (21.388%)  route 0.485ns (78.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X214Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y281       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.225     2.126    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X214Y281       LUT2 (Prop_lut2_I1_O)        0.032     2.158 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.260     2.418    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X214Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X214Y279       FDRE (Hold_fdre_C_D)        -0.009     2.258    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.130ns (19.965%)  route 0.521ns (80.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.684     1.801    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y268       FDRE (Prop_fdre_C_Q)         0.100     1.901 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.280     2.181    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X214Y261       LUT2 (Prop_lut2_I0_O)        0.030     2.211 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.241     2.452    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X214Y254       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.901     2.152    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X214Y254       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.087    
                         clock uncertainty            0.191     2.278    
    SLICE_X214Y254       FDRE (Hold_fdre_C_D)        -0.009     2.269    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.128ns (18.628%)  route 0.559ns (81.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.687     1.804    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X217Y263       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y263       FDRE (Prop_fdre_C_Q)         0.100     1.904 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.278     2.182    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_0
    SLICE_X215Y260       LUT2 (Prop_lut2_I1_O)        0.028     2.210 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.281     2.491    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X215Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.899     2.150    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y260       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.085    
                         clock uncertainty            0.191     2.276    
    SLICE_X215Y260       FDRE (Hold_fdre_C_D)         0.032     2.308    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.128ns (18.600%)  route 0.560ns (81.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.685     1.802    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X214Y282       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y282       FDRE (Prop_fdre_C_Q)         0.100     1.902 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.228     2.130    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_START
    SLICE_X214Y281       LUT2 (Prop_lut2_I1_O)        0.028     2.158 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__0/O
                         net (fo=1, routed)           0.332     2.490    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_START
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.895     2.146    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y284       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.081    
                         clock uncertainty            0.191     2.272    
    SLICE_X214Y284       FDRE (Hold_fdre_C_D)         0.032     2.304    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y1 rise@0.000ns - clk_250mhz_mux_x0y1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.131ns (18.688%)  route 0.570ns (81.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.683     1.800    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y280       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y280       FDRE (Prop_fdre_C_Q)         0.100     1.900 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.224     2.124    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg
    SLICE_X215Y279       LUT2 (Prop_lut2_I1_O)        0.031     2.155 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.346     2.501    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.890     2.141    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y279       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.076    
                         clock uncertainty            0.191     2.267    
    SLICE_X216Y279       FDRE (Hold_fdre_C_D)         0.018     2.285    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_125mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        6.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.259ns (15.771%)  route 1.383ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.383     5.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.329    11.784    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X216Y268       FDRE (Setup_fdre_C_D)        0.000    11.818    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.223ns (13.922%)  route 1.379ns (86.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 11.779 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.379     5.769    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.324    11.779    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    11.884    
                         clock uncertainty           -0.071    11.813    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.021    11.834    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.834    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.259ns (19.317%)  route 1.082ns (80.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 11.784 - 8.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.082     5.489    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.329    11.784    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.889    
                         clock uncertainty           -0.071    11.818    
    SLICE_X216Y281       FDRE (Setup_fdre_C_D)       -0.002    11.816    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.816    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.223ns (18.933%)  route 0.955ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 11.786 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.480     4.163    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.223     4.386 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.955     5.341    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.331    11.786    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105    11.891    
                         clock uncertainty           -0.071    11.820    
    SLICE_X215Y266       FDRE (Setup_fdre_C_D)       -0.007    11.813    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.813    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.259ns (21.454%)  route 0.948ns (78.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 11.779 - 8.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.948     5.355    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.324    11.779    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105    11.884    
                         clock uncertainty           -0.071    11.813    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.022    11.835    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.223ns (19.752%)  route 0.906ns (80.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 11.789 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.906     5.296    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.334    11.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.894    
                         clock uncertainty           -0.071    11.823    
    SLICE_X215Y287       FDRE (Setup_fdre_C_D)       -0.031    11.792    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.792    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.259ns (22.155%)  route 0.910ns (77.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 11.779 - 8.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.910     5.317    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.324    11.779    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    11.884    
                         clock uncertainty           -0.071    11.813    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.023    11.836    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.836    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.733%)  route 0.880ns (77.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 11.793 - 8.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.880     5.306    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.338    11.793    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.898    
                         clock uncertainty           -0.071    11.827    
    SLICE_X216Y252       FDRE (Setup_fdre_C_D)        0.021    11.848    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y1 rise@8.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.223ns (20.749%)  route 0.852ns (79.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 11.787 - 8.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.480     4.163    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.223     4.386 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.852     5.238    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     8.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.350    10.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    10.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.332    11.787    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    11.892    
                         clock uncertainty           -0.071    11.821    
    SLICE_X215Y265       FDRE (Setup_fdre_C_D)       -0.005    11.816    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         11.816    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  6.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.870%)  route 0.493ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.688     1.805    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.493     2.398    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.895     2.146    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.081    
    SLICE_X215Y265       FDRE (Hold_fdre_C_D)         0.039     2.120    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.118ns (18.487%)  route 0.520ns (81.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.118     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.520     2.447    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.902     2.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.088    
    SLICE_X216Y252       FDRE (Hold_fdre_C_D)         0.059     2.147    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.100ns (16.155%)  route 0.519ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.519     2.427    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.897     2.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.083    
    SLICE_X215Y287       FDRE (Hold_fdre_C_D)         0.038     2.121    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.851%)  route 0.543ns (82.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.543     2.456    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.886     2.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.072    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.059     2.131    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.100ns (15.581%)  route 0.542ns (84.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.688     1.805    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.542     2.447    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.894     2.145    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.080    
    SLICE_X215Y266       FDRE (Hold_fdre_C_D)         0.039     2.119    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.118ns (17.528%)  route 0.555ns (82.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.555     2.468    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.886     2.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.072    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.059     2.131    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.118ns (15.675%)  route 0.635ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.635     2.548    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.892     2.143    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.078    
    SLICE_X216Y281       FDRE (Hold_fdre_C_D)         0.037     2.115    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.354%)  route 0.781ns (88.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.781     2.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.886     2.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.072    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.059     2.131    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.595ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.118ns (13.050%)  route 0.786ns (86.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.118     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.786     2.713    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.892     2.143    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.078    
    SLICE_X216Y268       FDRE (Hold_fdre_C_D)         0.040     2.118    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.595    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y1
  To Clock:  clk_250mhz_mux_x0y1

Setup :            0  Failing Endpoints,  Worst Slack        1.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.259ns (15.771%)  route 1.383ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.784 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.383     5.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.329     7.784    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105     7.889    
                         clock uncertainty           -0.191     7.698    
    SLICE_X216Y268       FDRE (Setup_fdre_C_D)        0.000     7.698    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.698    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.223ns (13.922%)  route 1.379ns (86.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 7.779 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.379     5.769    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.324     7.779    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     7.884    
                         clock uncertainty           -0.191     7.693    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.021     7.714    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.259ns (19.317%)  route 1.082ns (80.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.784ns = ( 7.784 - 4.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.082     5.489    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.329     7.784    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.889    
                         clock uncertainty           -0.191     7.698    
    SLICE_X216Y281       FDRE (Setup_fdre_C_D)       -0.002     7.696    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.223ns (18.933%)  route 0.955ns (81.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 7.786 - 4.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.480     4.163    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.223     4.386 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.955     5.341    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.331     7.786    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105     7.891    
                         clock uncertainty           -0.191     7.700    
    SLICE_X215Y266       FDRE (Setup_fdre_C_D)       -0.007     7.693    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -5.341    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.259ns (21.454%)  route 0.948ns (78.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 7.779 - 4.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.948     5.355    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.324     7.779    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105     7.884    
                         clock uncertainty           -0.191     7.693    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.022     7.715    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.223ns (19.752%)  route 0.906ns (80.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 7.789 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.223     4.390 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.906     5.296    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.334     7.789    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.894    
                         clock uncertainty           -0.191     7.703    
    SLICE_X215Y287       FDRE (Setup_fdre_C_D)       -0.031     7.672    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.259ns (22.155%)  route 0.910ns (77.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.779ns = ( 7.779 - 4.000 ) 
    Source Clock Delay      (SCD):    4.148ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.465     4.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.259     4.407 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.910     5.317    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.324     7.779    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     7.884    
                         clock uncertainty           -0.191     7.693    
    SLICE_X216Y273       FDRE (Setup_fdre_C_D)        0.023     7.716    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.259ns (22.733%)  route 0.880ns (77.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.793ns = ( 7.793 - 4.000 ) 
    Source Clock Delay      (SCD):    4.167ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.484     4.167    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.259     4.426 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.880     5.306    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.338     7.793    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.898    
                         clock uncertainty           -0.191     7.707    
    SLICE_X216Y252       FDRE (Setup_fdre_C_D)        0.021     7.728    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y1 rise@4.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.223ns (20.749%)  route 0.852ns (79.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 7.787 - 4.000 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.463     2.590    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     2.683 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.480     4.163    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.223     4.386 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.852     5.238    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     4.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.350     6.372    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     6.455 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        1.332     7.787    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     7.892    
                         clock uncertainty           -0.191     7.701    
    SLICE_X215Y265       FDRE (Setup_fdre_C_D)       -0.005     7.696    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.238    
  -------------------------------------------------------------------
                         slack                                  2.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.870%)  route 0.493ns (83.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.688     1.805    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.493     2.398    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.895     2.146    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y265       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.081    
                         clock uncertainty            0.191     2.272    
    SLICE_X215Y265       FDRE (Hold_fdre_C_D)         0.039     2.311    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.118ns (18.487%)  route 0.520ns (81.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.118     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.520     2.447    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.902     2.153    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y252       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.088    
                         clock uncertainty            0.191     2.279    
    SLICE_X216Y252       FDRE (Hold_fdre_C_D)         0.059     2.338    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.100ns (16.155%)  route 0.519ns (83.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.519     2.427    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.897     2.148    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X215Y287       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.083    
                         clock uncertainty            0.191     2.274    
    SLICE_X215Y287       FDRE (Hold_fdre_C_D)         0.038     2.312    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.118ns (17.851%)  route 0.543ns (82.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X216Y274       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y274       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.543     2.456    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.886     2.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.072    
                         clock uncertainty            0.191     2.263    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.059     2.322    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.456    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.100ns (15.581%)  route 0.542ns (84.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.688     1.805    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y262       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y262       FDRE (Prop_fdre_C_Q)         0.100     1.905 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.542     2.447    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.894     2.145    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X215Y266       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.080    
                         clock uncertainty            0.191     2.271    
    SLICE_X215Y266       FDRE (Hold_fdre_C_D)         0.039     2.310    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.118ns (17.528%)  route 0.555ns (82.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.555     2.468    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.886     2.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.072    
                         clock uncertainty            0.191     2.263    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.059     2.322    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.118ns (15.675%)  route 0.635ns (84.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.678     1.795    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y275       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y275       FDRE (Prop_fdre_C_Q)         0.118     1.913 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.635     2.548    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.892     2.143    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X216Y281       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.078    
                         clock uncertainty            0.191     2.269    
    SLICE_X216Y281       FDRE (Hold_fdre_C_D)         0.037     2.306    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.100ns (11.354%)  route 0.781ns (88.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.691     1.808    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y295       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y295       FDRE (Prop_fdre_C_Q)         0.100     1.908 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.781     2.689    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.886     2.137    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y273       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.072    
                         clock uncertainty            0.191     2.263    
    SLICE_X216Y273       FDRE (Hold_fdre_C_D)         0.059     2.322    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y1 rise@0.000ns - clk_125mhz_x0y1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.118ns (13.050%)  route 0.786ns (86.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     1.091    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.117 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.692     1.809    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y251       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y251       FDRE (Prop_fdre_C_Q)         0.118     1.927 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.786     2.713    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y1 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y23  GTHE2_CHANNEL                0.000     0.000 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.635     1.221    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.251 r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1402, routed)        0.892     2.143    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X216Y268       FDRE                                         r  ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.078    
                         clock uncertainty            0.191     2.269    
    SLICE_X216Y268       FDRE (Hold_fdre_C_D)         0.040     2.309    ep_i/ep_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y2
  To Clock:  clk_125mhz_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        5.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.863ns (39.225%)  route 1.337ns (60.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     5.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     6.221 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.337     7.558    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.598    12.698    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X216Y399       FDRE (Setup_fdre_C_D)        0.022    12.754    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.789ns (36.168%)  route 1.392ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     5.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     6.147 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.392     7.539    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.716    12.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.921    
                         clock uncertainty           -0.071    12.850    
    SLICE_X216Y428       FDRE (Setup_fdre_C_D)       -0.010    12.840    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.789ns (37.905%)  route 1.293ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     5.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     6.147 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.293     7.439    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.716    12.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.921    
                         clock uncertainty           -0.071    12.850    
    SLICE_X215Y428       FDRE (Setup_fdre_C_D)       -0.010    12.840    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.408ns (20.056%)  route 1.626ns (79.944%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.349ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.955     5.349    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X218Y416       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y416       FDRE (Prop_fdre_C_Q)         0.223     5.572 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/Q
                         net (fo=9, routed)           0.448     6.020    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[0]
    SLICE_X218Y416       LUT2 (Prop_lut2_I0_O)        0.049     6.069 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=2, routed)           0.359     6.428    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X219Y416       LUT6 (Prop_lut6_I3_O)        0.136     6.564 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.819     7.383    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.719    12.819    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    12.924    
                         clock uncertainty           -0.071    12.853    
    SLICE_X219Y419       FDRE (Setup_fdre_C_D)       -0.009    12.844    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.789ns (41.580%)  route 1.109ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     5.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789     6.147 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.109     7.255    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.598    12.698    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.071    12.732    
    SLICE_X216Y399       FDRE (Setup_fdre_C_D)        0.026    12.758    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -7.255    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.359ns (16.932%)  route 1.761ns (83.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.802     5.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X212Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y397       FDRE (Prop_fdre_C_Q)         0.236     5.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.562     5.994    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X212Y402       LUT2 (Prop_lut2_I1_O)        0.123     6.117 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           1.199     7.316    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.722    12.822    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X213Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    12.927    
                         clock uncertainty           -0.071    12.856    
    SLICE_X213Y435       FDRE (Setup_fdre_C_D)       -0.009    12.847    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.863ns (45.076%)  route 1.052ns (54.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     5.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     6.221 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.052     7.272    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.723    12.823    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.928    
                         clock uncertainty           -0.071    12.857    
    SLICE_X214Y435       FDRE (Setup_fdre_C_D)       -0.009    12.848    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.276ns (13.951%)  route 1.702ns (86.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.792     5.186    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y390       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y390       FDRE (Prop_fdre_C_Q)         0.223     5.409 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.960     6.369    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg
    SLICE_X212Y402       LUT2 (Prop_lut2_I1_O)        0.053     6.422 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.742     7.164    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X214Y420       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.718    12.818    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X214Y420       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    12.923    
                         clock uncertainty           -0.071    12.852    
    SLICE_X214Y420       FDRE (Setup_fdre_C_D)       -0.104    12.748    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.629ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.863ns (46.551%)  route 0.991ns (53.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     5.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863     6.221 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          0.991     7.212    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.716    12.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.921    
                         clock uncertainty           -0.071    12.850    
    SLICE_X215Y428       FDRE (Setup_fdre_C_D)       -0.009    12.841    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  5.629    

Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.302ns (15.073%)  route 1.702ns (84.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.801     5.195    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X210Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y393       FDRE (Prop_fdre_C_Q)         0.259     5.454 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.703     6.157    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X213Y408       LUT2 (Prop_lut2_I0_O)        0.043     6.200 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.999     7.199    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.723    12.823    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    12.928    
                         clock uncertainty           -0.071    12.857    
    SLICE_X214Y435       FDRE (Setup_fdre_C_D)       -0.010    12.847    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  5.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.130ns (20.396%)  route 0.507ns (79.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.851     2.559    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X213Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y397       FDRE (Prop_fdre_C_Q)         0.100     2.659 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.170     2.829    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg_1
    SLICE_X213Y397       LUT2 (Prop_lut2_I1_O)        0.030     2.859 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.338     3.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.102     2.953    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.888    
    SLICE_X215Y398       FDRE (Hold_fdre_C_D)        -0.003     2.885    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.885    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.229%)  route 0.603ns (85.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.848     2.556    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X209Y394       FDSE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y394       FDSE (Prop_fdse_C_Q)         0.100     2.656 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.603     3.259    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.885    
    SLICE_X210Y394       FDRE (Hold_fdre_C_D)         0.059     2.944    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.283%)  route 0.620ns (80.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.851     2.559    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X212Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y397       FDRE (Prop_fdre_C_Q)         0.118     2.677 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.237     2.914    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X212Y402       LUT2 (Prop_lut2_I1_O)        0.030     2.944 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.383     3.327    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.988    
    SLICE_X216Y402       FDRE (Hold_fdre_C_D)         0.019     3.007    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.292ns (41.780%)  route 0.407ns (58.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.932     2.640    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.932 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          0.407     3.339    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y412       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.197     3.048    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y412       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.983    
    SLICE_X215Y412       FDRE (Hold_fdre_C_D)         0.032     3.015    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.128ns (16.177%)  route 0.663ns (83.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.851     2.559    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X213Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y397       FDRE (Prop_fdre_C_Q)         0.100     2.659 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.158     2.817    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg_0
    SLICE_X213Y397       LUT2 (Prop_lut2_I1_O)        0.028     2.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__1/O
                         net (fo=1, routed)           0.506     3.350    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.986    
    SLICE_X214Y408       FDRE (Hold_fdre_C_D)         0.032     3.018    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.146ns (18.192%)  route 0.657ns (81.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.850     2.558    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y394       FDRE (Prop_fdre_C_Q)         0.118     2.676 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=4, routed)           0.253     2.929    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X212Y402       LUT2 (Prop_lut2_I0_O)        0.028     2.957 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.404     3.361    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.986    
    SLICE_X214Y408       FDRE (Hold_fdre_C_D)         0.032     3.018    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.146ns (20.243%)  route 0.575ns (79.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.926     2.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X220Y416       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y416       FDRE (Prop_fdre_C_Q)         0.118     2.752 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[2]/Q
                         net (fo=9, routed)           0.160     2.912    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[2]
    SLICE_X219Y416       LUT6 (Prop_lut6_I1_O)        0.028     2.940 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.415     3.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.191     3.042    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.977    
    SLICE_X219Y419       FDRE (Hold_fdre_C_D)         0.032     3.009    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.128ns (15.047%)  route 0.723ns (84.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.849     2.557    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X207Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y399       FDRE (Prop_fdre_C_Q)         0.100     2.657 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.171     2.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_0
    SLICE_X208Y399       LUT2 (Prop_lut2_I1_O)        0.028     2.856 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.551     3.408    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X215Y407       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y407       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.986    
    SLICE_X215Y407       FDRE (Hold_fdre_C_D)         0.040     3.026    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.026    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.147ns (19.962%)  route 0.589ns (80.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X208Y401       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y401       FDRE (Prop_fdre_C_Q)         0.118     2.755 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.168     2.923    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X209Y400       LUT2 (Prop_lut2_I1_O)        0.029     2.952 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.421     3.373    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X210Y427       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.186     3.037    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X210Y427       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.972    
    SLICE_X210Y427       FDRE (Hold_fdre_C_D)         0.019     2.991    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_125mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.144ns (20.076%)  route 0.573ns (79.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.849     2.557    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X208Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y399       FDRE (Prop_fdre_C_Q)         0.118     2.675 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.192     2.867    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_1
    SLICE_X208Y399       LUT2 (Prop_lut2_I1_O)        0.026     2.893 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__3/O
                         net (fo=1, routed)           0.381     3.274    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_START
    SLICE_X213Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.100     2.951    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X213Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.886    
    SLICE_X213Y399       FDRE (Hold_fdre_C_D)        -0.008     2.878    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y2
  To Clock:  clk_125mhz_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        1.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        2.200ns  (logic 0.863ns (39.225%)  route 1.337ns (60.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     9.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863    10.221 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.337    11.558    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[1]
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.598    12.698    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.191    12.612    
    SLICE_X216Y399       FDRE (Setup_fdre_C_D)        0.022    12.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        2.181ns  (logic 0.789ns (36.168%)  route 1.392ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     9.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789    10.147 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.392    11.539    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.716    12.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.921    
                         clock uncertainty           -0.191    12.730    
    SLICE_X216Y428       FDRE (Setup_fdre_C_D)       -0.010    12.720    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -11.539    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        2.082ns  (logic 0.789ns (37.905%)  route 1.293ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     9.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789    10.147 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.293    11.439    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.716    12.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.921    
                         clock uncertainty           -0.191    12.730    
    SLICE_X215Y428       FDRE (Setup_fdre_C_D)       -0.010    12.720    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        2.034ns  (logic 0.408ns (20.056%)  route 1.626ns (79.944%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 9.349 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.955     9.349    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X218Y416       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y416       FDRE (Prop_fdre_C_Q)         0.223     9.572 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[0]/Q
                         net (fo=9, routed)           0.448    10.020    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[0]
    SLICE_X218Y416       LUT2 (Prop_lut2_I0_O)        0.049    10.069 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3/O
                         net (fo=2, routed)           0.359    10.428    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_3_n_0
    SLICE_X219Y416       LUT6 (Prop_lut6_I3_O)        0.136    10.564 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.819    11.383    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.719    12.819    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.105    12.924    
                         clock uncertainty           -0.191    12.733    
    SLICE_X219Y419       FDRE (Setup_fdre_C_D)       -0.009    12.724    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        1.898ns  (logic 0.789ns (41.580%)  route 1.109ns (58.420%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 12.698 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     9.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.789    10.147 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          1.109    11.255    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/PIPETXRATE[0]
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.598    12.698    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism              0.105    12.803    
                         clock uncertainty           -0.191    12.612    
    SLICE_X216Y399       FDRE (Setup_fdre_C_D)        0.026    12.638    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                         -11.255    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        2.120ns  (logic 0.359ns (16.932%)  route 1.761ns (83.068%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.196ns = ( 9.196 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.802     9.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X212Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y397       FDRE (Prop_fdre_C_Q)         0.236     9.432 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.562     9.994    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RATE_DRP_X16X20_MODE
    SLICE_X212Y402       LUT2 (Prop_lut2_I1_O)        0.123    10.117 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1/O
                         net (fo=1, routed)           1.199    11.316    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X213Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.722    12.822    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X213Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    12.927    
                         clock uncertainty           -0.191    12.736    
    SLICE_X213Y435       FDRE (Setup_fdre_C_D)       -0.009    12.727    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        1.915ns  (logic 0.863ns (45.076%)  route 1.052ns (54.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     9.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863    10.221 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          1.052    11.272    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/PIPETXRATE[1]
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.723    12.823    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.928    
                         clock uncertainty           -0.191    12.737    
    SLICE_X214Y435       FDRE (Setup_fdre_C_D)       -0.009    12.728    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.463ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        1.978ns  (logic 0.276ns (13.951%)  route 1.702ns (86.049%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.186ns = ( 9.186 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.792     9.186    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y390       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y390       FDRE (Prop_fdre_C_Q)         0.223     9.409 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.960    10.369    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg
    SLICE_X212Y402       LUT2 (Prop_lut2_I1_O)        0.053    10.422 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__0/O
                         net (fo=1, routed)           0.742    11.164    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X214Y420       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.718    12.818    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X214Y420       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.105    12.923    
                         clock uncertainty           -0.191    12.732    
    SLICE_X214Y420       FDRE (Setup_fdre_C_D)       -0.104    12.628    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        1.854ns  (logic 0.863ns (46.551%)  route 0.991ns (53.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 12.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.358ns = ( 9.358 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.964     9.358    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[1])
                                                      0.863    10.221 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[1]
                         net (fo=17, routed)          0.991    11.212    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/PIPETXRATE[1]
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.716    12.816    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X215Y428       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]/C
                         clock pessimism              0.105    12.921    
                         clock uncertainty           -0.191    12.730    
    SLICE_X215Y428       FDRE (Setup_fdre_C_D)       -0.009    12.721    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/rate_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y2 rise@8.000ns - clk_250mhz_mux_x0y2 rise@4.000ns)
  Data Path Delay:        2.004ns  (logic 0.302ns (15.073%)  route 1.702ns (84.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 12.823 - 8.000 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 9.195 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     5.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           2.174     7.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     7.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.801     9.195    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X210Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y393       FDRE (Prop_fdre_C_Q)         0.259     9.454 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16_reg/Q
                         net (fo=4, routed)           0.703    10.157    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16
    SLICE_X213Y408       LUT2 (Prop_lut2_I0_O)        0.043    10.200 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1/O
                         net (fo=1, routed)           0.999    11.199    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/DRP_X16
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.723    12.823    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y435       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.105    12.928    
                         clock uncertainty           -0.191    12.737    
    SLICE_X214Y435       FDRE (Setup_fdre_C_D)       -0.010    12.727    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.130ns (20.396%)  route 0.507ns (79.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.851     2.559    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X213Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y397       FDRE (Prop_fdre_C_Q)         0.100     2.659 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.170     2.829    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg_1
    SLICE_X213Y397       LUT2 (Prop_lut2_I1_O)        0.030     2.859 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__2/O
                         net (fo=1, routed)           0.338     3.196    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.102     2.953    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.888    
                         clock uncertainty            0.191     3.079    
    SLICE_X215Y398       FDRE (Hold_fdre_C_D)        -0.003     3.076    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.100ns (14.229%)  route 0.603ns (85.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.848     2.556    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X209Y394       FDSE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y394       FDSE (Prop_fdse_C_Q)         0.100     2.656 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg/Q
                         net (fo=1, routed)           0.603     3.259    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/CLK
    SLICE_X210Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism             -0.065     2.885    
                         clock uncertainty            0.191     3.076    
    SLICE_X210Y394       FDRE (Hold_fdre_C_D)         0.059     3.135    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.148ns (19.283%)  route 0.620ns (80.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.851     2.559    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X212Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y397       FDRE (Prop_fdre_C_Q)         0.118     2.677 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.237     2.914    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16x20_mode_reg_1
    SLICE_X212Y402       LUT2 (Prop_lut2_I1_O)        0.030     2.944 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__2/O
                         net (fo=1, routed)           0.383     3.327    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X216Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.202     3.053    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X216Y402       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.988    
                         clock uncertainty            0.191     3.179    
    SLICE_X216Y402       FDRE (Hold_fdre_C_D)         0.019     3.198    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
                            (rising edge-triggered cell PCIE_3_0 clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.292ns (41.780%)  route 0.407ns (58.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.932     2.640    rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/pclk_sel_reg
    PCIE3_X0Y2           PCIE_3_0                                     r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE3_X0Y2           PCIE_3_0 (Prop_pcie_3_0_PIPECLK_PIPETXRATE[0])
                                                      0.292     2.932 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/pcie_top_i/pcie_7vx_i/PCIE_3_0_i/PIPETXRATE[0]
                         net (fo=13, routed)          0.407     3.339    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/PIPETXRATE[0]
    SLICE_X215Y412       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.197     3.048    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y412       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]/C
                         clock pessimism             -0.065     2.983    
                         clock uncertainty            0.191     3.174    
    SLICE_X215Y412       FDRE (Hold_fdre_C_D)         0.032     3.206    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/rate_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.128ns (16.177%)  route 0.663ns (83.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.851     2.559    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X213Y397       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y397       FDRE (Prop_fdre_C_Q)         0.100     2.659 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.158     2.817    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_x16_reg_0
    SLICE_X213Y397       LUT2 (Prop_lut2_I1_O)        0.028     2.845 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16_reg1_i_1__1/O
                         net (fo=1, routed)           0.506     3.350    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.065     2.986    
                         clock uncertainty            0.191     3.177    
    SLICE_X214Y408       FDRE (Hold_fdre_C_D)         0.032     3.209    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.146ns (18.192%)  route 0.657ns (81.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.850     2.558    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y394       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y394       FDRE (Prop_fdre_C_Q)         0.118     2.676 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_X16X20_MODE_reg/Q
                         net (fo=4, routed)           0.253     2.929    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_drp_x16x20_mode
    SLICE_X212Y402       LUT2 (Prop_lut2_I0_O)        0.028     2.957 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/x16x20_mode_reg1_i_1__1/O
                         net (fo=1, routed)           0.404     3.361    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_X16X20_MODE
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X214Y408       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.065     2.986    
                         clock uncertainty            0.191     3.177    
    SLICE_X214Y408       FDRE (Hold_fdre_C_D)         0.032     3.209    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.209    
                         arrival time                           3.361    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.146ns (20.243%)  route 0.575ns (79.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.926     2.634    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X220Y416       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y416       FDRE (Prop_fdre_C_Q)         0.118     2.752 f  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm_reg[2]/Q
                         net (fo=9, routed)           0.160     2.912    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/Q[2]
    SLICE_X219Y416       LUT6 (Prop_lut6_I1_O)        0.028     2.940 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=1, routed)           0.415     3.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/QPLL_DRP_START
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.191     3.042    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y419       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.977    
                         clock uncertainty            0.191     3.168    
    SLICE_X219Y419       FDRE (Hold_fdre_C_D)         0.032     3.200    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.200    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.128ns (15.047%)  route 0.723ns (84.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.849     2.557    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X207Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y399       FDRE (Prop_fdre_C_Q)         0.100     2.657 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.171     2.828    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_0
    SLICE_X208Y399       LUT2 (Prop_lut2_I1_O)        0.028     2.856 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__2/O
                         net (fo=1, routed)           0.551     3.408    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/DRP_START
    SLICE_X215Y407       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.200     3.051    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y407       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.986    
                         clock uncertainty            0.191     3.177    
    SLICE_X215Y407       FDRE (Hold_fdre_C_D)         0.040     3.217    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.408    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.147ns (19.962%)  route 0.589ns (80.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X208Y401       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y401       FDRE (Prop_fdre_C_Q)         0.118     2.755 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.168     2.923    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg
    SLICE_X209Y400       LUT2 (Prop_lut2_I1_O)        0.029     2.952 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__1/O
                         net (fo=1, routed)           0.421     3.373    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/DRP_START
    SLICE_X210Y427       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.186     3.037    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X210Y427       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.972    
                         clock uncertainty            0.191     3.163    
    SLICE_X210Y427       FDRE (Hold_fdre_C_D)         0.019     3.182    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y2 rise@0.000ns - clk_250mhz_mux_x0y2 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.144ns (20.076%)  route 0.573ns (79.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        0.849     2.557    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X208Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y399       FDRE (Prop_fdre_C_Q)         0.118     2.675 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.192     2.867    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_start_reg_1
    SLICE_X208Y399       LUT2 (Prop_lut2_I1_O)        0.026     2.893 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/start_reg1_i_1__3/O
                         net (fo=1, routed)           0.381     3.274    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/DRP_START
    SLICE_X213Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.100     2.951    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X213Y399       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.065     2.886    
                         clock uncertainty            0.191     3.077    
    SLICE_X213Y399       FDRE (Hold_fdre_C_D)        -0.008     3.069    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y2
  To Clock:  clk_125mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.223ns (11.305%)  route 1.750ns (88.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 12.686 - 8.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.750     7.329    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.586    12.686    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.791    
                         clock uncertainty           -0.071    12.720    
    SLICE_X194Y391       FDRE (Setup_fdre_C_D)       -0.009    12.711    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.483ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.259ns (13.776%)  route 1.621ns (86.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 12.685 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.953     5.347    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.259     5.606 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.621     7.227    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.585    12.685    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.790    
                         clock uncertainty           -0.071    12.719    
    SLICE_X194Y389       FDRE (Setup_fdre_C_D)       -0.009    12.710    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  5.483    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.223ns (13.256%)  route 1.459ns (86.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.459     7.038    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596    12.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    12.801    
                         clock uncertainty           -0.071    12.730    
    SLICE_X212Y393       FDRE (Setup_fdre_C_D)        0.021    12.751    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.223ns (13.280%)  route 1.456ns (86.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 12.636 - 8.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.804     5.198    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.223     5.421 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.456     6.877    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.536    12.636    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.741    
                         clock uncertainty           -0.071    12.670    
    SLICE_X189Y393       FDRE (Setup_fdre_C_D)       -0.009    12.661    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.259ns (19.733%)  route 1.053ns (80.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.953     5.347    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.259     5.606 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.053     6.659    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596    12.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105    12.801    
                         clock uncertainty           -0.071    12.730    
    SLICE_X212Y393       FDRE (Setup_fdre_C_D)        0.022    12.752    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.391%)  route 1.138ns (83.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.949     5.343    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y421       FDRE (Prop_fdre_C_Q)         0.223     5.566 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.138     6.704    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.719    12.819    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105    12.924    
                         clock uncertainty           -0.071    12.853    
    SLICE_X219Y418       FDRE (Setup_fdre_C_D)       -0.009    12.844    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.223ns (18.163%)  route 1.005ns (81.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.961     5.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.223     5.578 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.005     6.583    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.587    12.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105    12.792    
                         clock uncertainty           -0.071    12.721    
    SLICE_X192Y398       FDRE (Setup_fdre_C_D)        0.022    12.743    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.223ns (19.019%)  route 0.949ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.961     5.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.223     5.578 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.949     6.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596    12.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105    12.801    
                         clock uncertainty           -0.071    12.730    
    SLICE_X212Y393       FDRE (Setup_fdre_C_D)        0.023    12.753    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y2 rise@8.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.223ns (18.759%)  route 0.966ns (81.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 12.696 - 8.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.804     5.198    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.223     5.421 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.966     6.387    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      8.000     8.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     8.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.995    11.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596    12.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105    12.801    
                         clock uncertainty           -0.071    12.730    
    SLICE_X211Y393       FDRE (Setup_fdre_C_D)       -0.031    12.699    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  6.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.020%)  route 0.566ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.852     2.560    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.566     3.226    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.885    
    SLICE_X211Y393       FDRE (Hold_fdre_C_D)         0.038     2.923    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.609%)  route 0.585ns (85.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y421       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.585     3.314    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.192     3.043    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.978    
    SLICE_X219Y418       FDRE (Hold_fdre_C_D)         0.032     3.010    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.010    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.674%)  route 0.581ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.581     3.318    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.885    
    SLICE_X212Y393       FDRE (Hold_fdre_C_D)         0.059     2.944    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.118ns (16.845%)  route 0.582ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.924     2.632    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.118     2.750 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.582     3.332    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.885    
    SLICE_X212Y393       FDRE (Hold_fdre_C_D)         0.059     2.944    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.100ns (13.951%)  route 0.617ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.617     3.354    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.091     2.942    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.877    
    SLICE_X192Y398       FDRE (Hold_fdre_C_D)         0.059     2.936    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.100ns (10.997%)  route 0.809ns (89.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.809     3.547    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.885    
    SLICE_X212Y393       FDRE (Hold_fdre_C_D)         0.059     2.944    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.100ns (9.939%)  route 0.906ns (90.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.852     2.560    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.906     3.566    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.062     2.913    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.848    
    SLICE_X189Y393       FDRE (Hold_fdre_C_D)         0.032     2.880    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.118ns (11.162%)  route 0.939ns (88.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.924     2.632    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.118     2.750 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.939     3.689    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.089     2.940    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.875    
    SLICE_X194Y389       FDRE (Hold_fdre_C_D)         0.032     2.907    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.100ns (8.861%)  route 1.029ns (91.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.029     3.767    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.090     2.941    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.876    
    SLICE_X194Y391       FDRE (Hold_fdre_C_D)         0.032     2.908    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.859    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y2
  To Clock:  clk_250mhz_mux_x0y2

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.223ns (11.305%)  route 1.750ns (88.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 8.686 - 4.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.750     7.329    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.586     8.686    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.791    
                         clock uncertainty           -0.191     8.600    
    SLICE_X194Y391       FDRE (Setup_fdre_C_D)       -0.009     8.591    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.591    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.259ns (13.776%)  route 1.621ns (86.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 8.685 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.953     5.347    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.259     5.606 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.621     7.227    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.585     8.685    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.790    
                         clock uncertainty           -0.191     8.599    
    SLICE_X194Y389       FDRE (Setup_fdre_C_D)       -0.009     8.590    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.223ns (13.256%)  route 1.459ns (86.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.962     5.356    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.223     5.579 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.459     7.038    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596     8.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     8.801    
                         clock uncertainty           -0.191     8.610    
    SLICE_X212Y393       FDRE (Setup_fdre_C_D)        0.021     8.631    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -7.038    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.223ns (13.280%)  route 1.456ns (86.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 8.636 - 4.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.804     5.198    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.223     5.421 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.456     6.877    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.536     8.636    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.741    
                         clock uncertainty           -0.191     8.550    
    SLICE_X189Y393       FDRE (Setup_fdre_C_D)       -0.009     8.541    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.541    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.259ns (19.733%)  route 1.053ns (80.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.953     5.347    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.259     5.606 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.053     6.659    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596     8.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.105     8.801    
                         clock uncertainty           -0.191     8.610    
    SLICE_X212Y393       FDRE (Setup_fdre_C_D)        0.022     8.632    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.632    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.223ns (16.391%)  route 1.138ns (83.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 8.819 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.949     5.343    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y421       FDRE (Prop_fdre_C_Q)         0.223     5.566 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.138     6.704    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.719     8.819    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.105     8.924    
                         clock uncertainty           -0.191     8.733    
    SLICE_X219Y418       FDRE (Setup_fdre_C_D)       -0.009     8.724    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -6.704    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.223ns (18.163%)  route 1.005ns (81.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 8.687 - 4.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.961     5.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.223     5.578 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.005     6.583    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.587     8.687    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.105     8.792    
                         clock uncertainty           -0.191     8.601    
    SLICE_X192Y398       FDRE (Setup_fdre_C_D)        0.022     8.623    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.223ns (19.019%)  route 0.949ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.961     5.355    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.223     5.578 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.949     6.527    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596     8.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism              0.105     8.801    
                         clock uncertainty           -0.191     8.610    
    SLICE_X212Y393       FDRE (Setup_fdre_C_D)        0.023     8.633    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y2 rise@4.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.223ns (18.759%)  route 0.966ns (81.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 8.696 - 4.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.050     1.050    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.127 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           2.174     3.301    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.093     3.394 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         1.804     5.198    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.223     5.421 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.966     6.387    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      4.000     4.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     4.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.949     4.949    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.022 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.995     7.017    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.100 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.596     8.696    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism              0.105     8.801    
                         clock uncertainty           -0.191     8.610    
    SLICE_X211Y393       FDRE (Setup_fdre_C_D)       -0.031     8.579    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.020%)  route 0.566ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.852     2.560    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.566     3.226    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[3]
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X211Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]/C
                         clock pessimism             -0.065     2.885    
                         clock uncertainty            0.191     3.076    
    SLICE_X211Y393       FDRE (Hold_fdre_C_D)         0.038     3.114    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.114    
                         arrival time                           3.226    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.609%)  route 0.585ns (85.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.043ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.921     2.629    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/CLK
    SLICE_X219Y421       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y421       FDRE (Prop_fdre_C_Q)         0.100     2.729 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.585     3.314    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/QPLL_DRP_DONE
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.192     3.043    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/pclk_sel_reg
    SLICE_X219Y418       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.978    
                         clock uncertainty            0.191     3.169    
    SLICE_X219Y418       FDRE (Hold_fdre_C_D)         0.032     3.201    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.674%)  route 0.581ns (85.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.581     3.318    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[2]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]/C
                         clock pessimism             -0.065     2.885    
                         clock uncertainty            0.191     3.076    
    SLICE_X212Y393       FDRE (Hold_fdre_C_D)         0.059     3.135    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.118ns (16.845%)  route 0.582ns (83.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.924     2.632    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.118     2.750 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.582     3.332    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[1]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.065     2.885    
                         clock uncertainty            0.191     3.076    
    SLICE_X212Y393       FDRE (Hold_fdre_C_D)         0.059     3.135    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.100ns (13.951%)  route 0.617ns (86.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.929     2.637    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/CLK
    SLICE_X215Y410       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y410       FDRE (Prop_fdre_C_Q)         0.100     2.737 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.617     3.354    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/RATE_DRP_DONE
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.091     2.942    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/pclk_sel_reg_0
    SLICE_X192Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.877    
                         clock uncertainty            0.191     3.068    
    SLICE_X192Y398       FDRE (Hold_fdre_C_D)         0.059     3.127    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.127    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.100ns (10.997%)  route 0.809ns (89.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.809     3.547    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/RST_DRP_DONE[0]
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.099     2.950    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/pclk_sel_reg
    SLICE_X212Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.065     2.885    
                         clock uncertainty            0.191     3.076    
    SLICE_X212Y393       FDRE (Hold_fdre_C_D)         0.059     3.135    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.135    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.100ns (9.939%)  route 0.906ns (90.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.852     2.560    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/CLK
    SLICE_X215Y398       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y398       FDRE (Prop_fdre_C_Q)         0.100     2.660 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.906     3.566    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/RATE_DRP_DONE
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.062     2.913    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/pclk_sel_reg_0
    SLICE_X189Y393       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.848    
                         clock uncertainty            0.191     3.039    
    SLICE_X189Y393       FDRE (Hold_fdre_C_D)         0.032     3.071    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.118ns (11.162%)  route 0.939ns (88.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.924     2.632    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/CLK
    SLICE_X216Y431       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y431       FDRE (Prop_fdre_C_Q)         0.118     2.750 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           0.939     3.689    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.089     2.940    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y389       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.875    
                         clock uncertainty            0.191     3.066    
    SLICE_X194Y389       FDRE (Hold_fdre_C_D)         0.032     3.098    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y2 rise@0.000ns - clk_125mhz_x0y2 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.100ns (8.861%)  route 1.029ns (91.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.471     0.471    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.521 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.161     1.682    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.708 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=413, routed)         0.930     2.638    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/CLK
    SLICE_X214Y441       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y441       FDRE (Prop_fdre_C_Q)         0.100     2.738 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/done_reg/Q
                         net (fo=2, routed)           1.029     3.767    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/RATE_DRP_DONE
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y2 rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y35  GTHE2_CHANNEL                0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.533     0.533    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.586 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.235     1.821    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.851 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=1403, routed)        1.090     2.941    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/pclk_sel_reg_0
    SLICE_X194Y391       FDRE                                         r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.065     2.876    
                         clock uncertainty            0.191     3.067    
    SLICE_X194Y391       FDRE (Hold_fdre_C_D)         0.032     3.099    rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.667    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X169Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X169Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X169Y312       FDCE (Recov_fdce_C_CLR)     -0.212    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.381    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X169Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X169Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X169Y312       FDCE (Recov_fdce_C_CLR)     -0.212    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.381    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X169Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X169Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X169Y312       FDCE (Recov_fdce_C_CLR)     -0.212    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.381    

Slack (MET) :             29.381ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X169Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X169Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X169Y312       FDCE (Recov_fdce_C_CLR)     -0.212    35.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.687    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.381    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X168Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X168Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X168Y312       FDCE (Recov_fdce_C_CLR)     -0.154    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X168Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X168Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X168Y312       FDCE (Recov_fdce_C_CLR)     -0.154    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X168Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X168Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X168Y312       FDCE (Recov_fdce_C_CLR)     -0.154    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.439ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.345ns (10.590%)  route 2.913ns (89.410%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.485     6.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X168Y312       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X168Y312       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X168Y312       FDCE (Recov_fdce_C_CLR)     -0.154    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                 29.439    

Slack (MET) :             29.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.345ns (11.219%)  route 2.730ns (88.781%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.302     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X168Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X168Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X168Y311       FDCE (Recov_fdce_C_CLR)     -0.154    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 29.622    

Slack (MET) :             29.622ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.345ns (11.219%)  route 2.730ns (88.781%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 35.604 - 33.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.579     3.048    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X176Y307       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y307       FDRE (Prop_fdre_C_Q)         0.259     3.307 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.770     5.077    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X166Y308       LUT4 (Prop_lut4_I0_O)        0.043     5.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.658     5.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X166Y311       LUT1 (Prop_lut1_I0_O)        0.043     5.821 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.302     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X168Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.342    35.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X168Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.330    35.934    
                         clock uncertainty           -0.035    35.899    
    SLICE_X168Y311       FDCE (Recov_fdce_C_CLR)     -0.154    35.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.745    
                         arrival time                          -6.123    
  -------------------------------------------------------------------
                         slack                                 29.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.522%)  route 0.110ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.110     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X184Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X184Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.338     1.491    
    SLICE_X184Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.522%)  route 0.110ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.110     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X184Y315       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X184Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.338     1.491    
    SLICE_X184Y315       FDPE (Remov_fdpe_C_PRE)     -0.052     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.522%)  route 0.110ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.110     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X184Y315       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X184Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.338     1.491    
    SLICE_X184Y315       FDPE (Remov_fdpe_C_PRE)     -0.052     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.522%)  route 0.110ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.110     1.689    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X184Y315       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X184Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.338     1.491    
    SLICE_X184Y315       FDPE (Remov_fdpe_C_PRE)     -0.052     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X186Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.316     1.513    
    SLICE_X186Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X186Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.316     1.513    
    SLICE_X186Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X186Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.316     1.513    
    SLICE_X186Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X186Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.316     1.513    
    SLICE_X186Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X186Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.316     1.513    
    SLICE_X186Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.814%)  route 0.151ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.730     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X183Y315       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y315       FDPE (Prop_fdpe_C_Q)         0.100     1.579 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.151     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X186Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.957     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X186Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.316     1.513    
    SLICE_X186Y315       FDCE (Remov_fdce_C_CLR)     -0.050     1.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rp_user_clk
  To Clock:  rp_user_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.530%)  route 1.126ns (83.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.223     1.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.126     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X188Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.401     9.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X188Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.123     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X188Y315       FDCE (Recov_fdce_C_CLR)     -0.187     9.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.530%)  route 1.126ns (83.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.223     1.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.126     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X188Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.401     9.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X188Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.123     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X188Y315       FDCE (Recov_fdce_C_CLR)     -0.187     9.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.530%)  route 1.126ns (83.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.223     1.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.126     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X188Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.401     9.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X188Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.123     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X188Y315       FDCE (Recov_fdce_C_CLR)     -0.154     9.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.530%)  route 1.126ns (83.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.223     1.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.126     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X188Y315       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.401     9.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X188Y315       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.123     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X188Y315       FDCE (Recov_fdce_C_CLR)     -0.154     9.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          9.335    
                         arrival time                          -2.926    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.223ns (20.901%)  route 0.844ns (79.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.403 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.223     1.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.844     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X189Y313       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.403     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X189Y313       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.123     9.526    
                         clock uncertainty           -0.035     9.491    
    SLICE_X189Y313       FDCE (Recov_fdce_C_CLR)     -0.212     9.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.635ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.223ns (20.901%)  route 0.844ns (79.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.403 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.223     1.800 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.844     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X189Y313       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.403     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X189Y313       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.123     9.526    
                         clock uncertainty           -0.035     9.491    
    SLICE_X189Y313       FDCE (Recov_fdce_C_CLR)     -0.212     9.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  6.635    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.259ns (24.604%)  route 0.794ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.403 - 8.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.573     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X176Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y313       FDRE (Prop_fdre_C_Q)         0.259     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.794     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X181Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.403     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X181Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.123     9.526    
                         clock uncertainty           -0.035     9.491    
    SLICE_X181Y309       FDCE (Recov_fdce_C_CLR)     -0.212     9.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.259ns (24.604%)  route 0.794ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.403 - 8.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.573     1.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X176Y313       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y313       FDRE (Prop_fdre_C_Q)         0.259     1.832 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.794     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X181Y309       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.403     9.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X181Y309       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.123     9.526    
                         clock uncertainty           -0.035     9.491    
    SLICE_X181Y309       FDCE (Recov_fdce_C_CLR)     -0.212     9.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -2.626    
  -------------------------------------------------------------------
                         slack                                  6.653    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.790%)  route 0.778ns (70.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 9.402 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X183Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y310       FDRE (Prop_fdre_C_Q)         0.204     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X183Y310       LUT2 (Prop_lut2_I1_O)        0.126     2.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X185Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.402     9.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.150     9.552    
                         clock uncertainty           -0.035     9.517    
    SLICE_X185Y310       FDPE (Recov_fdpe_C_PRE)     -0.178     9.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rp_user_clk rise@8.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.330ns (29.790%)  route 0.778ns (70.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 9.402 - 8.000 ) 
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.577     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X183Y310       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y310       FDRE (Prop_fdre_C_Q)         0.204     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X183Y310       LUT2 (Prop_lut2_I1_O)        0.126     2.366 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.319     2.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X185Y310       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        1.402     9.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.150     9.552    
                         clock uncertainty           -0.035     9.517    
    SLICE_X185Y310       FDPE (Recov_fdpe_C_PRE)     -0.178     9.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                  6.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.292%)  route 0.095ns (48.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y307       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X180Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X180Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.215     0.744    
    SLICE_X180Y307       FDCE (Remov_fdce_C_CLR)     -0.050     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.292%)  route 0.095ns (48.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y307       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X180Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X180Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.215     0.744    
    SLICE_X180Y307       FDCE (Remov_fdce_C_CLR)     -0.050     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.292%)  route 0.095ns (48.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y307       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y307       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.095     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X180Y307       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.959     0.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X180Y307       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.215     0.744    
    SLICE_X180Y307       FDCE (Remov_fdce_C_CLR)     -0.050     0.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.696%)  route 0.152ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.729     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X179Y310       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y310       FDCE (Prop_fdce_C_Q)         0.100     0.829 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.152     0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X178Y310       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.958     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X178Y310       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.218     0.740    
    SLICE_X178Y310       FDCE (Remov_fdce_C_CLR)     -0.050     0.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.366%)  route 0.200ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X188Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X188Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.193     0.767    
    SLICE_X188Y311       FDCE (Remov_fdce_C_CLR)     -0.050     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.366%)  route 0.200ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X188Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X188Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.193     0.767    
    SLICE_X188Y311       FDCE (Remov_fdce_C_CLR)     -0.050     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.366%)  route 0.200ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X188Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X188Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.193     0.767    
    SLICE_X188Y311       FDCE (Remov_fdce_C_CLR)     -0.050     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.366%)  route 0.200ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X188Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X188Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.193     0.767    
    SLICE_X188Y311       FDCE (Remov_fdce_C_CLR)     -0.050     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.366%)  route 0.200ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X188Y311       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X188Y311       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.193     0.767    
    SLICE_X188Y311       FDCE (Remov_fdce_C_CLR)     -0.050     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock rp_user_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rp_user_clk rise@0.000ns - rp_user_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.366%)  route 0.200ns (66.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.730     0.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X185Y310       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y310       FDPE (Prop_fdpe_C_Q)         0.100     0.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.200     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X188Y311       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rp_user_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  rp_i/cgator_wrapper_i/rp_690t_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=8398, routed)        0.960     0.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X188Y311       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.193     0.767    
    SLICE_X188Y311       FDPE (Remov_fdpe_C_PRE)     -0.052     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.315    





