# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ping_pong_rtl.srcs/sources_1/new/display.vhd" \
"../../../../ping_pong_rtl.srcs/sources_1/new/divisor_clock.vhd" \
"../../../../ping_pong_rtl.srcs/sources_1/new/logica.vhd" \
"../../../../ping_pong_rtl.srcs/sources_1/new/registrador.vhd" \
"../../../../ping_pong_rtl.srcs/sources_1/new/ping_pong_rtl.vhd" \

# Do not sort compile order
nosort
