--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml testbench.twx testbench.ncd -o testbench.twr testbench.pcf

Design file:              testbench.ncd
Physical constraint file: testbench.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Logical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: mydcm1/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Logical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: mydcm1/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Logical resource: mydcm1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: mydcm1/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mydcm1_clkout1 = PERIOD TIMEGRP "mydcm1_clkout1" TS_CLK / 
0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8884956 paths analyzed, 3143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.694ns.
--------------------------------------------------------------------------------

Paths for end point rsrc1/rsrccreg/c_30 (SLICE_X28Y95.A1), 101749 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd1 (FF)
  Destination:          rsrc1/rsrccreg/c_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.526ns (Levels of Logic = 11)
  Clock Path Skew:      -0.086ns (1.152 - 1.238)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd1 to rsrc1/rsrccreg/c_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y101.AQ      Tcko                  0.341   rsrc1/rsrccontrol/state_FSM_FFd3
                                                       rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X35Y92.C1      net (fanout=26)       1.390   rsrc1/rsrccontrol/state_FSM_FFd1
    SLICE_X35Y92.C       Tilo                  0.097   rsrc1/notx
                                                       rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X10Y93.A5      net (fanout=45)       0.836   rsrc1/rsrccontrol/Mmux_c_in1121
    SLICE_X10Y93.A       Tilo                  0.097   rsrc1/rsrcpc/pc<7>
                                                       rsrc1/rsrccontrol/Mmux_grc11
    SLICE_X13Y92.D2      net (fanout=5)        0.712   rsrc1/grc
    SLICE_X13Y92.D       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrcregfile/Mmux_mux_out<0>11
    SLICE_X45Y70.A1      net (fanout=288)      1.958   rsrc1/rsrcregfile/mux_out<0>
    SLICE_X45Y70.A       Tilo                  0.097   rsrc1/rsrcregfile/reg12<11>
                                                       rsrc1/rsrcregfile/mux2_10
    SLICE_X43Y71.C1      net (fanout=1)        0.686   rsrc1/rsrcregfile/mux2_10
    SLICE_X43Y71.CMUX    Tilo                  0.415   rsrc1/rsrcregfile/mux2_82
                                                       rsrc1/rsrcregfile/mux2_2_f7_G
                                                       rsrc1/rsrcregfile/mux2_2_f7
    SLICE_X35Y86.A2      net (fanout=6)        1.264   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<11>
    SLICE_X35Y86.A       Tilo                  0.097   rsrc1/cpu_bus<11>LogicTrst1
                                                       rsrc1/cpu_bus<11>LogicTrst_1
    SLICE_X34Y87.D1      net (fanout=1)        0.606   rsrc1/cpu_bus<11>LogicTrst1
    SLICE_X34Y87.D       Tilo                  0.097   rsrc1/rsrcregfile/reg19<15>
                                                       rsrc1/rsrcalu/n<1>_mmx_out2611
    SLICE_X30Y85.B1      net (fanout=5)        0.828   rsrc1/rsrcalu/n<1>_mmx_out261
    SLICE_X30Y85.B       Tilo                  0.097   N196
                                                       rsrc1/rsrcalu/n<3>611
    SLICE_X8Y92.B2       net (fanout=1)        1.102   rsrc1/rsrcalu/n<3>_mmx_out141
    SLICE_X8Y92.B        Tilo                  0.097   rsrc1/sub
                                                       rsrc1/rsrcalu/c<30>8
    SLICE_X28Y95.B4      net (fanout=1)        0.796   rsrc1/rsrcalu/c<30>7
    SLICE_X28Y95.B       Tilo                  0.097   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>9
    SLICE_X28Y95.A1      net (fanout=1)        0.652   rsrc1/rsrcalu/c<30>8
    SLICE_X28Y95.CLK     Tas                   0.067   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>11
                                                       rsrc1/rsrccreg/c_30
    -------------------------------------------------  ---------------------------
    Total                                     12.526ns (1.696ns logic, 10.830ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd2_1 (FF)
  Destination:          rsrc1/rsrccreg/c_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.471ns (Levels of Logic = 12)
  Clock Path Skew:      -0.086ns (1.152 - 1.238)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd2_1 to rsrc1/rsrccreg/c_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.CQ      Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd2_1
                                                       rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D2      net (fanout=1)        0.817   rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X49Y71.A3      net (fanout=288)      1.451   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X49Y71.A       Tilo                  0.097   rsrc1/rsrcregfile/reg16<11>
                                                       rsrc1/rsrcregfile/mux2_81
    SLICE_X43Y71.D2      net (fanout=1)        0.696   rsrc1/rsrcregfile/mux2_81
    SLICE_X43Y71.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux2_82
                                                       rsrc1/rsrcregfile/mux2_2_f7_F
                                                       rsrc1/rsrcregfile/mux2_2_f7
    SLICE_X35Y86.A2      net (fanout=6)        1.264   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<11>
    SLICE_X35Y86.A       Tilo                  0.097   rsrc1/cpu_bus<11>LogicTrst1
                                                       rsrc1/cpu_bus<11>LogicTrst_1
    SLICE_X34Y87.D1      net (fanout=1)        0.606   rsrc1/cpu_bus<11>LogicTrst1
    SLICE_X34Y87.D       Tilo                  0.097   rsrc1/rsrcregfile/reg19<15>
                                                       rsrc1/rsrcalu/n<1>_mmx_out2611
    SLICE_X30Y85.B1      net (fanout=5)        0.828   rsrc1/rsrcalu/n<1>_mmx_out261
    SLICE_X30Y85.B       Tilo                  0.097   N196
                                                       rsrc1/rsrcalu/n<3>611
    SLICE_X8Y92.B2       net (fanout=1)        1.102   rsrc1/rsrcalu/n<3>_mmx_out141
    SLICE_X8Y92.B        Tilo                  0.097   rsrc1/sub
                                                       rsrc1/rsrcalu/c<30>8
    SLICE_X28Y95.B4      net (fanout=1)        0.796   rsrc1/rsrcalu/c<30>7
    SLICE_X28Y95.B       Tilo                  0.097   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>9
    SLICE_X28Y95.A1      net (fanout=1)        0.652   rsrc1/rsrcalu/c<30>8
    SLICE_X28Y95.CLK     Tas                   0.067   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>11
                                                       rsrc1/rsrccreg/c_30
    -------------------------------------------------  ---------------------------
    Total                                     12.471ns (1.838ns logic, 10.633ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrcirreg/ir_28 (FF)
  Destination:          rsrc1/rsrccreg/c_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.459ns (Levels of Logic = 12)
  Clock Path Skew:      -0.047ns (0.577 - 0.624)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrcirreg/ir_28 to rsrc1/rsrccreg/c_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.BQ      Tcko                  0.393   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrcirreg/ir_28
    SLICE_X11Y99.D1      net (fanout=43)       0.805   rsrc1/rsrcirreg/ir<28>
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X49Y71.A3      net (fanout=288)      1.451   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X49Y71.A       Tilo                  0.097   rsrc1/rsrcregfile/reg16<11>
                                                       rsrc1/rsrcregfile/mux2_81
    SLICE_X43Y71.D2      net (fanout=1)        0.696   rsrc1/rsrcregfile/mux2_81
    SLICE_X43Y71.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux2_82
                                                       rsrc1/rsrcregfile/mux2_2_f7_F
                                                       rsrc1/rsrcregfile/mux2_2_f7
    SLICE_X35Y86.A2      net (fanout=6)        1.264   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<11>
    SLICE_X35Y86.A       Tilo                  0.097   rsrc1/cpu_bus<11>LogicTrst1
                                                       rsrc1/cpu_bus<11>LogicTrst_1
    SLICE_X34Y87.D1      net (fanout=1)        0.606   rsrc1/cpu_bus<11>LogicTrst1
    SLICE_X34Y87.D       Tilo                  0.097   rsrc1/rsrcregfile/reg19<15>
                                                       rsrc1/rsrcalu/n<1>_mmx_out2611
    SLICE_X30Y85.B1      net (fanout=5)        0.828   rsrc1/rsrcalu/n<1>_mmx_out261
    SLICE_X30Y85.B       Tilo                  0.097   N196
                                                       rsrc1/rsrcalu/n<3>611
    SLICE_X8Y92.B2       net (fanout=1)        1.102   rsrc1/rsrcalu/n<3>_mmx_out141
    SLICE_X8Y92.B        Tilo                  0.097   rsrc1/sub
                                                       rsrc1/rsrcalu/c<30>8
    SLICE_X28Y95.B4      net (fanout=1)        0.796   rsrc1/rsrcalu/c<30>7
    SLICE_X28Y95.B       Tilo                  0.097   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>9
    SLICE_X28Y95.A1      net (fanout=1)        0.652   rsrc1/rsrcalu/c<30>8
    SLICE_X28Y95.CLK     Tas                   0.067   rsrc1/rsrccreg/c<31>
                                                       rsrc1/rsrcalu/c<30>11
                                                       rsrc1/rsrccreg/c_30
    -------------------------------------------------  ---------------------------
    Total                                     12.459ns (1.838ns logic, 10.621ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point rsrc1/rsrccreg/c_2 (SLICE_X31Y87.A2), 75158 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd2_1 (FF)
  Destination:          rsrc1/rsrccreg/c_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.040ns (Levels of Logic = 12)
  Clock Path Skew:      -0.090ns (1.148 - 1.238)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd2_1 to rsrc1/rsrccreg/c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.CQ      Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd2_1
                                                       rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D2      net (fanout=1)        0.817   rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X42Y115.D1     net (fanout=288)      2.110   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X42Y115.D      Tilo                  0.097   rsrc1/rsrcregfile/reg24<31>
                                                       rsrc1/rsrcregfile/mux20_81
    SLICE_X37Y111.D2     net (fanout=1)        0.748   rsrc1/rsrcregfile/mux20_81
    SLICE_X37Y111.CMUX   Topdc                 0.408   rsrc1/rsrcregfile/mux20_82
                                                       rsrc1/rsrcregfile/mux20_2_f7_F
                                                       rsrc1/rsrcregfile/mux20_2_f7
    SLICE_X29Y102.A2     net (fanout=7)        0.896   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<28>
    SLICE_X29Y102.A      Tilo                  0.097   rsrc1/rsrcregfile/reg0<31>
                                                       rsrc1/cpu_bus<28>LogicTrst
    SLICE_X32Y97.D1      net (fanout=47)       0.805   rsrc1/cpu_bus<28>
    SLICE_X32Y97.D       Tilo                  0.097   rsrc1/rsrcalu/n<1>_mmx_out5
                                                       rsrc1/rsrcalu/n<1>_mmx_out51
    SLICE_X35Y93.A3      net (fanout=6)        0.621   rsrc1/rsrcalu/n<1>_mmx_out5
    SLICE_X35Y93.A       Tilo                  0.097   rsrc1/rsrcalu/c<26>2
                                                       rsrc1/rsrcalu/n<2>1231
    SLICE_X36Y91.B3      net (fanout=2)        0.558   rsrc1/rsrcalu/n<2>_mmx_out210
    SLICE_X36Y91.B       Tilo                  0.097   N144
                                                       rsrc1/rsrcalu/c<18>41
    SLICE_X32Y89.A4      net (fanout=2)        0.539   rsrc1/rsrcalu/c<18>4
    SLICE_X32Y89.A       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out101
                                                       rsrc1/rsrcalu/c<2>7
    SLICE_X31Y87.A2      net (fanout=1)        0.687   rsrc1/rsrcalu/c<2>7
    SLICE_X31Y87.CLK     Tas                   0.067   rsrc1/rsrccreg/c<3>
                                                       rsrc1/rsrcalu/c<2>9
                                                       rsrc1/rsrccreg/c_2
    -------------------------------------------------  ---------------------------
    Total                                     12.040ns (1.838ns logic, 10.202ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd2_1 (FF)
  Destination:          rsrc1/rsrccreg/c_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.019ns (Levels of Logic = 11)
  Clock Path Skew:      -0.090ns (1.148 - 1.238)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd2_1 to rsrc1/rsrccreg/c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.CQ      Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd2_1
                                                       rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D2      net (fanout=1)        0.817   rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X42Y114.C1     net (fanout=288)      1.984   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X42Y114.C      Tilo                  0.097   rsrc1/rsrcregfile/reg8<31>
                                                       rsrc1/rsrcregfile/mux23_81
    SLICE_X38Y110.D1     net (fanout=1)        0.756   rsrc1/rsrcregfile/mux23_81
    SLICE_X38Y110.CMUX   Topdc                 0.397   rsrc1/rsrcregfile/mux23_82
                                                       rsrc1/rsrcregfile/mux23_2_f7_F
                                                       rsrc1/rsrcregfile/mux23_2_f7
    SLICE_X29Y97.A1      net (fanout=4)        1.074   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<30>
    SLICE_X29Y97.A       Tilo                  0.097   rsrc1/rsrcalu/c<28>
                                                       rsrc1/rsrcalu/n<0>_mmx_out131
    SLICE_X13Y94.A6      net (fanout=5)        0.884   rsrc1/rsrcalu/n<0>_mmx_out13
    SLICE_X13Y94.A       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out221
                                                       rsrc1/rsrcalu/n<2>1141_SW0
    SLICE_X33Y91.C1      net (fanout=1)        0.963   N415
    SLICE_X33Y91.C       Tilo                  0.097   rsrc1/rsrcareg/a<19>
                                                       rsrc1/rsrcalu/n<3>1
    SLICE_X32Y89.A1      net (fanout=2)        0.703   rsrc1/rsrcalu/n<3>_mmx_out
    SLICE_X32Y89.A       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out101
                                                       rsrc1/rsrcalu/c<2>7
    SLICE_X31Y87.A2      net (fanout=1)        0.687   rsrc1/rsrcalu/c<2>7
    SLICE_X31Y87.CLK     Tas                   0.067   rsrc1/rsrccreg/c<3>
                                                       rsrc1/rsrcalu/c<2>9
                                                       rsrc1/rsrccreg/c_2
    -------------------------------------------------  ---------------------------
    Total                                     12.019ns (1.730ns logic, 10.289ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrcirreg/ir_28 (FF)
  Destination:          rsrc1/rsrccreg/c_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.028ns (Levels of Logic = 12)
  Clock Path Skew:      -0.051ns (0.573 - 0.624)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrcirreg/ir_28 to rsrc1/rsrccreg/c_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.BQ      Tcko                  0.393   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrcirreg/ir_28
    SLICE_X11Y99.D1      net (fanout=43)       0.805   rsrc1/rsrcirreg/ir<28>
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X42Y115.D1     net (fanout=288)      2.110   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X42Y115.D      Tilo                  0.097   rsrc1/rsrcregfile/reg24<31>
                                                       rsrc1/rsrcregfile/mux20_81
    SLICE_X37Y111.D2     net (fanout=1)        0.748   rsrc1/rsrcregfile/mux20_81
    SLICE_X37Y111.CMUX   Topdc                 0.408   rsrc1/rsrcregfile/mux20_82
                                                       rsrc1/rsrcregfile/mux20_2_f7_F
                                                       rsrc1/rsrcregfile/mux20_2_f7
    SLICE_X29Y102.A2     net (fanout=7)        0.896   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<28>
    SLICE_X29Y102.A      Tilo                  0.097   rsrc1/rsrcregfile/reg0<31>
                                                       rsrc1/cpu_bus<28>LogicTrst
    SLICE_X32Y97.D1      net (fanout=47)       0.805   rsrc1/cpu_bus<28>
    SLICE_X32Y97.D       Tilo                  0.097   rsrc1/rsrcalu/n<1>_mmx_out5
                                                       rsrc1/rsrcalu/n<1>_mmx_out51
    SLICE_X35Y93.A3      net (fanout=6)        0.621   rsrc1/rsrcalu/n<1>_mmx_out5
    SLICE_X35Y93.A       Tilo                  0.097   rsrc1/rsrcalu/c<26>2
                                                       rsrc1/rsrcalu/n<2>1231
    SLICE_X36Y91.B3      net (fanout=2)        0.558   rsrc1/rsrcalu/n<2>_mmx_out210
    SLICE_X36Y91.B       Tilo                  0.097   N144
                                                       rsrc1/rsrcalu/c<18>41
    SLICE_X32Y89.A4      net (fanout=2)        0.539   rsrc1/rsrcalu/c<18>4
    SLICE_X32Y89.A       Tilo                  0.097   rsrc1/rsrcalu/n<3>_mmx_out101
                                                       rsrc1/rsrcalu/c<2>7
    SLICE_X31Y87.A2      net (fanout=1)        0.687   rsrc1/rsrcalu/c<2>7
    SLICE_X31Y87.CLK     Tas                   0.067   rsrc1/rsrccreg/c<3>
                                                       rsrc1/rsrcalu/c<2>9
                                                       rsrc1/rsrccreg/c_2
    -------------------------------------------------  ---------------------------
    Total                                     12.028ns (1.838ns logic, 10.190ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point rsrc1/rsrccreg/c_29 (SLICE_X14Y94.C2), 43732 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrccontrol/state_FSM_FFd2_1 (FF)
  Destination:          rsrc1/rsrccreg/c_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.907ns (Levels of Logic = 11)
  Clock Path Skew:      -0.082ns (1.156 - 1.238)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrccontrol/state_FSM_FFd2_1 to rsrc1/rsrccreg/c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.CQ      Tcko                  0.393   rsrc1/rsrccontrol/state_FSM_FFd2_1
                                                       rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D2      net (fanout=1)        0.817   rsrc1/rsrccontrol/state_FSM_FFd2_1
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X60Y98.B3      net (fanout=288)      1.879   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X60Y98.B       Tilo                  0.097   rsrc1/rsrcregfile/mux45_81
                                                       rsrc1/rsrcregfile/mux13_81
    SLICE_X52Y96.D3      net (fanout=1)        0.690   rsrc1/rsrcregfile/mux13_81
    SLICE_X52Y96.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux13_82
                                                       rsrc1/rsrcregfile/mux13_2_f7_F
                                                       rsrc1/rsrcregfile/mux13_2_f7
    SLICE_X30Y97.B4      net (fanout=5)        0.907   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<21>
    SLICE_X30Y97.B       Tilo                  0.097   rsrc1/rsrcregfile/reg19<23>
                                                       rsrc1/cpu_bus<21>LogicTrst
    SLICE_X14Y93.C4      net (fanout=50)       0.952   rsrc1/cpu_bus<21>
    SLICE_X14Y93.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<3>
                                                       rsrc1/rsrcalu/n<1>_mmx_out2521
    SLICE_X13Y97.A3      net (fanout=9)        1.269   rsrc1/rsrcalu/n<1>_mmx_out252
    SLICE_X13Y97.A       Tilo                  0.097   N74
                                                       rsrc1/rsrcalu/n<3>1611_SW0
    SLICE_X13Y96.C2      net (fanout=1)        0.585   N369
    SLICE_X13Y96.C       Tilo                  0.097   N370
                                                       rsrc1/rsrcalu/c<29>2
    SLICE_X14Y94.C2      net (fanout=1)        0.686   rsrc1/rsrcalu/c<29>1
    SLICE_X14Y94.CLK     Tas                   0.027   rsrc1/rsrccreg/c<29>
                                                       rsrc1/rsrcalu/c<29>6
                                                       rsrc1/rsrccreg/c_29
    -------------------------------------------------  ---------------------------
    Total                                     11.907ns (1.701ns logic, 10.206ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrcirreg/ir_28 (FF)
  Destination:          rsrc1/rsrccreg/c_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.895ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.581 - 0.624)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrcirreg/ir_28 to rsrc1/rsrccreg/c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.BQ      Tcko                  0.393   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrcirreg/ir_28
    SLICE_X11Y99.D1      net (fanout=43)       0.805   rsrc1/rsrcirreg/ir<28>
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X60Y98.B3      net (fanout=288)      1.879   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X60Y98.B       Tilo                  0.097   rsrc1/rsrcregfile/mux45_81
                                                       rsrc1/rsrcregfile/mux13_81
    SLICE_X52Y96.D3      net (fanout=1)        0.690   rsrc1/rsrcregfile/mux13_81
    SLICE_X52Y96.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux13_82
                                                       rsrc1/rsrcregfile/mux13_2_f7_F
                                                       rsrc1/rsrcregfile/mux13_2_f7
    SLICE_X30Y97.B4      net (fanout=5)        0.907   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<21>
    SLICE_X30Y97.B       Tilo                  0.097   rsrc1/rsrcregfile/reg19<23>
                                                       rsrc1/cpu_bus<21>LogicTrst
    SLICE_X14Y93.C4      net (fanout=50)       0.952   rsrc1/cpu_bus<21>
    SLICE_X14Y93.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<3>
                                                       rsrc1/rsrcalu/n<1>_mmx_out2521
    SLICE_X13Y97.A3      net (fanout=9)        1.269   rsrc1/rsrcalu/n<1>_mmx_out252
    SLICE_X13Y97.A       Tilo                  0.097   N74
                                                       rsrc1/rsrcalu/n<3>1611_SW0
    SLICE_X13Y96.C2      net (fanout=1)        0.585   N369
    SLICE_X13Y96.C       Tilo                  0.097   N370
                                                       rsrc1/rsrcalu/c<29>2
    SLICE_X14Y94.C2      net (fanout=1)        0.686   rsrc1/rsrcalu/c<29>1
    SLICE_X14Y94.CLK     Tas                   0.027   rsrc1/rsrccreg/c<29>
                                                       rsrc1/rsrcalu/c<29>6
                                                       rsrc1/rsrccreg/c_29
    -------------------------------------------------  ---------------------------
    Total                                     11.895ns (1.701ns logic, 10.194ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rsrc1/rsrcirreg/ir_27 (FF)
  Destination:          rsrc1/rsrccreg/c_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.877ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.581 - 0.624)
  Source Clock:         clk_out2 rising at 0.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rsrc1/rsrcirreg/ir_27 to rsrc1/rsrccreg/c_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.AQ      Tcko                  0.393   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrcirreg/ir_27
    SLICE_X11Y99.D3      net (fanout=42)       0.787   rsrc1/rsrcirreg/ir<27>
    SLICE_X11Y99.D       Tilo                  0.097   rsrc1/rsrccontrol/Mmux_c_in161
                                                       rsrc1/rsrccontrol/Mmux_c_in162
    SLICE_X10Y95.A1      net (fanout=2)        0.722   rsrc1/rsrccontrol/Mmux_c_in161
    SLICE_X10Y95.A       Tilo                  0.097   rsrc1/rsrcirreg/ir<30>
                                                       rsrc1/rsrccontrol/Mmux_c_in163_1
    SLICE_X13Y92.C1      net (fanout=1)        0.755   rsrc1/rsrccontrol/Mmux_c_in163
    SLICE_X13Y92.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<22>
                                                       rsrc1/rsrccontrol/Mmux_c_in121
    SLICE_X12Y86.A1      net (fanout=5)        0.944   rsrc1/gra
    SLICE_X12Y86.A       Tilo                  0.097   rsrc1/rsrcregfile/mux_7
                                                       rsrc1/rsrcregfile/Mmux_mux_out<1>11
    SLICE_X60Y98.B3      net (fanout=288)      1.879   rsrc1/rsrcregfile/mux_out<1>
    SLICE_X60Y98.B       Tilo                  0.097   rsrc1/rsrcregfile/mux45_81
                                                       rsrc1/rsrcregfile/mux13_81
    SLICE_X52Y96.D3      net (fanout=1)        0.690   rsrc1/rsrcregfile/mux13_81
    SLICE_X52Y96.CMUX    Topdc                 0.408   rsrc1/rsrcregfile/mux13_82
                                                       rsrc1/rsrcregfile/mux13_2_f7_F
                                                       rsrc1/rsrcregfile/mux13_2_f7
    SLICE_X30Y97.B4      net (fanout=5)        0.907   rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT<21>
    SLICE_X30Y97.B       Tilo                  0.097   rsrc1/rsrcregfile/reg19<23>
                                                       rsrc1/cpu_bus<21>LogicTrst
    SLICE_X14Y93.C4      net (fanout=50)       0.952   rsrc1/cpu_bus<21>
    SLICE_X14Y93.C       Tilo                  0.097   rsrc1/rsrcirreg/ir<3>
                                                       rsrc1/rsrcalu/n<1>_mmx_out2521
    SLICE_X13Y97.A3      net (fanout=9)        1.269   rsrc1/rsrcalu/n<1>_mmx_out252
    SLICE_X13Y97.A       Tilo                  0.097   N74
                                                       rsrc1/rsrcalu/n<3>1611_SW0
    SLICE_X13Y96.C2      net (fanout=1)        0.585   N369
    SLICE_X13Y96.C       Tilo                  0.097   N370
                                                       rsrc1/rsrcalu/c<29>2
    SLICE_X14Y94.C2      net (fanout=1)        0.686   rsrc1/rsrcalu/c<29>1
    SLICE_X14Y94.CLK     Tas                   0.027   rsrc1/rsrccreg/c<29>
                                                       rsrc1/rsrcalu/c<29>6
                                                       rsrc1/rsrccreg/c_29
    -------------------------------------------------  ---------------------------
    Total                                     11.877ns (1.701ns logic, 10.176ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mydcm1_clkout1 = PERIOD TIMEGRP "mydcm1_clkout1" TS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sram1/Mram_myarray (RAMB36_X0Y20.DIADI8), 183 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmdreg/mdo_8 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.661 - 0.582)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: rsrc1/rsrcmdreg/mdo_8 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X11Y101.AQ        Tcko                  0.274   rsrc1/rsrcmdreg/mdo<11>
                                                          rsrc1/rsrcmdreg/mdo_8
    SLICE_X10Y101.A5        net (fanout=1)        0.152   rsrc1/rsrcmdreg/mdo<8>
    SLICE_X10Y101.A         Tilo                  0.078   rsrc1/rsrcmdreg/mdi<10>
                                                          d<8>LogicTrst1
    RAMB36_X0Y20.DIADI8     net (fanout=1)        0.182   d<8>
    RAMB36_X0Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.593   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.093ns (-0.241ns logic, 0.334ns route)
                                                          (-259.1% logic, 359.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcirreg/ir_28 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.874 - 0.574)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcirreg/ir_28 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y95.BQ         Tcko                  0.164   rsrc1/rsrcirreg/ir<30>
                                                          rsrc1/rsrcirreg/ir_28
    SLICE_X10Y100.D3        net (fanout=43)       0.421   rsrc1/rsrcirreg/ir<28>
    SLICE_X10Y100.D         Tilo                  0.045   rsrc1/rsrcmdreg/mdo<19>
                                                          rsrc1/rsrccontrol/Mmux_md_wr11
    SLICE_X10Y101.A1        net (fanout=39)       0.337   rsrc1/md_wr
    SLICE_X10Y101.A         Tilo                  0.045   rsrc1/rsrcmdreg/mdi<10>
                                                          d<8>LogicTrst1
    RAMB36_X0Y20.DIADI8     net (fanout=1)        0.118   d<8>
    RAMB36_X0Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.834ns (-0.042ns logic, 0.876ns route)
                                                          (-5.0% logic, 105.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcirreg/ir_29 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.877ns (Levels of Logic = 2)
  Clock Path Skew:      0.300ns (0.874 - 0.574)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcirreg/ir_29 to sram1/Mram_myarray
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X10Y95.CQ         Tcko                  0.164   rsrc1/rsrcirreg/ir<30>
                                                          rsrc1/rsrcirreg/ir_29
    SLICE_X10Y100.D5        net (fanout=44)       0.464   rsrc1/rsrcirreg/ir<29>
    SLICE_X10Y100.D         Tilo                  0.045   rsrc1/rsrcmdreg/mdo<19>
                                                          rsrc1/rsrccontrol/Mmux_md_wr11
    SLICE_X10Y101.A1        net (fanout=39)       0.337   rsrc1/md_wr
    SLICE_X10Y101.A         Tilo                  0.045   rsrc1/rsrcmdreg/mdi<10>
                                                          d<8>LogicTrst1
    RAMB36_X0Y20.DIADI8     net (fanout=1)        0.118   d<8>
    RAMB36_X0Y20.CLKARDCLKL Trckd_DIA   (-Th)     0.296   sram1/Mram_myarray
                                                          sram1/Mram_myarray
    ----------------------------------------------------  ---------------------------
    Total                                         0.877ns (-0.042ns logic, 0.919ns route)
                                                          (-4.8% logic, 104.8% route)

--------------------------------------------------------------------------------

Paths for end point sram1/Mram_myarray (RAMB36_X0Y20.ADDRARDADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmareg/address_6 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.123 - 0.071)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmareg/address_6 to sram1/Mram_myarray
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X9Y103.CQ            Tcko                  0.141   rsrc1/rsrcmareg/address<7>
                                                             rsrc1/rsrcmareg/address_6
    RAMB36_X0Y20.ADDRARDADDRU9 net (fanout=6)        0.172   rsrc1/rsrcmareg/address<6>
    RAMB36_X0Y20.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   sram1/Mram_myarray
                                                             sram1/Mram_myarray
    -------------------------------------------------------  ---------------------------
    Total                                            0.130ns (-0.042ns logic, 0.172ns route)
                                                             (-32.3% logic, 132.3% route)

--------------------------------------------------------------------------------

Paths for end point sram1/Mram_myarray (RAMB36_X0Y20.ADDRARDADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rsrc1/rsrcmareg/address_6 (FF)
  Destination:          sram1/Mram_myarray (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.123 - 0.071)
  Source Clock:         clk_out2 rising at 20.000ns
  Destination Clock:    clk_out2 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rsrc1/rsrcmareg/address_6 to sram1/Mram_myarray
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X9Y103.CQ            Tcko                  0.141   rsrc1/rsrcmareg/address<7>
                                                             rsrc1/rsrcmareg/address_6
    RAMB36_X0Y20.ADDRARDADDRL9 net (fanout=6)        0.173   rsrc1/rsrcmareg/address<6>
    RAMB36_X0Y20.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   sram1/Mram_myarray
                                                             sram1/Mram_myarray
    -------------------------------------------------------  ---------------------------
    Total                                            0.131ns (-0.042ns logic, 0.173ns route)
                                                             (-32.1% logic, 132.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mydcm1_clkout1 = PERIOD TIMEGRP "mydcm1_clkout1" TS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.038ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: sram1/Mram_myarray/CLKARDCLKL
  Logical resource: sram1/Mram_myarray/CLKARDCLKL
  Location pin: RAMB36_X0Y20.CLKARDCLKL
  Clock network: clk_out2
--------------------------------------------------------------------------------
Slack: 18.038ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: sram1/Mram_myarray/CLKARDCLKU
  Logical resource: sram1/Mram_myarray/CLKARDCLKU
  Location pin: RAMB36_X0Y20.CLKARDCLKU
  Clock network: clk_out2
--------------------------------------------------------------------------------
Slack: 18.038ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: sram1/Mram_myarray/CLKBWRCLKL
  Logical resource: sram1/Mram_myarray/CLKBWRCLKL
  Location pin: RAMB36_X0Y20.CLKBWRCLKL
  Clock network: clk_out2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     10.000ns|      4.000ns|      6.347ns|            0|            0|            0|      8884956|
| TS_mydcm1_clkout1             |     20.000ns|     12.694ns|          N/A|            0|            0|      8884956|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.694|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8884956 paths, 0 nets, and 11085 connections

Design statistics:
   Minimum period:  12.694ns{1}   (Maximum frequency:  78.777MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar  5 14:43:08 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 793 MB



