# A RISC-V core micro-architecture to implement RV32I Base Instruction Set

[![](https://img.shields.io/badge/-RISC--V-red "RISC-V")](https://riscv.org/) [![](https://img.shields.io/badge/-TL--Verilog-blue "TL-Verilog")](https://tl-x.org/)
### Table of Contents  
[Introduction](#headers)  
[Technologies](#technologies)  
[Examples of use](#examples)


## Introduction
> To be completed
## Technologies
> To be completed
## Examples of use
> To be completed
