#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027a63a1e2d0 .scope module, "ALU_TOP" "ALU_TOP" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 32 "Arith_OUT";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 16 "Shift_OUT";
    .port_info 8 /OUTPUT 16 "CMP_OUT";
    .port_info 9 /OUTPUT 1 "Arith_Flag";
    .port_info 10 /OUTPUT 1 "Logic_Flag";
    .port_info 11 /OUTPUT 1 "Shift_Flag";
    .port_info 12 /OUTPUT 1 "CMP_Flag";
P_0000027a63a0b7e0 .param/l "Width" 0 2 6, C4<00000000000000000000000000010000>;
o0000027a63a3cf98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000027a63a93670_0 .net/s "A", 15 0, o0000027a63a3cf98;  0 drivers
o0000027a63a3da78 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000027a63a94750_0 .net "ALU_FUN", 3 0, o0000027a63a3da78;  0 drivers
v0000027a63a93f30_0 .net "Arith_Enable_internal", 0 0, v0000027a63a92200_0;  1 drivers
v0000027a63a94110_0 .net "Arith_Flag", 0 0, v0000027a63a10a00_0;  1 drivers
v0000027a63a937b0_0 .net "Arith_OUT", 31 0, v0000027a63a10aa0_0;  1 drivers
o0000027a63a3d088 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000027a63a94250_0 .net/s "B", 15 0, o0000027a63a3d088;  0 drivers
o0000027a63a3d0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a63a94d90_0 .net "CLK", 0 0, o0000027a63a3d0b8;  0 drivers
v0000027a63a93850_0 .net "CMP_Enable_internal", 0 0, v0000027a63a92ca0_0;  1 drivers
v0000027a63a946b0_0 .net "CMP_Flag", 0 0, v0000027a63a92520_0;  1 drivers
v0000027a63a93530_0 .net "CMP_OUT", 15 0, v0000027a63a92700_0;  1 drivers
v0000027a63a947f0_0 .net "Logic_Enable_internal", 0 0, v0000027a63a928e0_0;  1 drivers
v0000027a63a94890_0 .net "Logic_Flag", 0 0, v0000027a63a920c0_0;  1 drivers
v0000027a63a93d50_0 .net "Logic_OUT", 15 0, v0000027a63a92d40_0;  1 drivers
o0000027a63a3d0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027a63a933f0_0 .net "RST", 0 0, o0000027a63a3d0e8;  0 drivers
v0000027a63a94930_0 .net "Shift_Enable_internal", 0 0, v0000027a63a92ac0_0;  1 drivers
v0000027a63a949d0_0 .net "Shift_Flag", 0 0, v0000027a63a930d0_0;  1 drivers
v0000027a63a93210_0 .net "Shift_OUT", 15 0, v0000027a63a93e90_0;  1 drivers
L_0000027a63a93710 .part o0000027a63a3da78, 2, 2;
L_0000027a63a94e30 .part o0000027a63a3da78, 0, 2;
L_0000027a63a932b0 .part o0000027a63a3da78, 0, 2;
L_0000027a63a938f0 .part o0000027a63a3da78, 0, 2;
L_0000027a63a94a70 .part o0000027a63a3da78, 0, 2;
S_0000027a63a1e460 .scope module, "ARU1" "ARITHMATIC_UNIT" 2 46, 3 1 0, S_0000027a63a1e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 32 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_0000027a63a07d30 .param/l "ADD" 1 3 19, C4<00>;
P_0000027a63a07d68 .param/l "DIV" 1 3 22, C4<11>;
P_0000027a63a07da0 .param/l "MUL" 1 3 21, C4<10>;
P_0000027a63a07dd8 .param/l "SUB" 1 3 20, C4<01>;
P_0000027a63a07e10 .param/l "Width" 0 3 2, C4<00000000000000000000000000010000>;
v0000027a63a10be0_0 .net/s "A", 15 0, o0000027a63a3cf98;  alias, 0 drivers
v0000027a63a11c90_0 .net "ALU_FUN", 1 0, L_0000027a63a94e30;  1 drivers
v0000027a639e3120_0 .net "Arith_Enable", 0 0, v0000027a63a92200_0;  alias, 1 drivers
v0000027a63a10a00_0 .var "Arith_Flag", 0 0;
v0000027a63a10aa0_0 .var/s "Arith_OUT", 31 0;
v0000027a63a1e5f0_0 .net/s "B", 15 0, o0000027a63a3d088;  alias, 0 drivers
v0000027a63a1e690_0 .net "CLK", 0 0, o0000027a63a3d0b8;  alias, 0 drivers
v0000027a63a18290_0 .net "RST", 0 0, o0000027a63a3d0e8;  alias, 0 drivers
E_0000027a63a0bc60/0 .event negedge, v0000027a63a18290_0;
E_0000027a63a0bc60/1 .event posedge, v0000027a63a1e690_0;
E_0000027a63a0bc60 .event/or E_0000027a63a0bc60/0, E_0000027a63a0bc60/1;
S_0000027a63a18330 .scope module, "CMPU1" "CMP_UNIT" 2 72, 4 1 0, S_0000027a63a1e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 16 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_0000027a63a07550 .param/l "CMPEQ" 1 4 19, C4<01>;
P_0000027a63a07588 .param/l "CMPG" 1 4 20, C4<10>;
P_0000027a63a075c0 .param/l "CMPL" 1 4 21, C4<11>;
P_0000027a63a075f8 .param/l "NOP" 1 4 18, C4<00>;
P_0000027a63a07630 .param/l "Width" 0 4 1, C4<00000000000000000000000000010000>;
v0000027a63a184c0_0 .net "A", 15 0, o0000027a63a3cf98;  alias, 0 drivers
v0000027a63a92340_0 .net "ALU_FUN", 1 0, L_0000027a63a938f0;  1 drivers
v0000027a63a92160_0 .net "B", 15 0, o0000027a63a3d088;  alias, 0 drivers
v0000027a63a927a0_0 .net "CLK", 0 0, o0000027a63a3d0b8;  alias, 0 drivers
v0000027a63a92b60_0 .net "CMP_Enable", 0 0, v0000027a63a92ca0_0;  alias, 1 drivers
v0000027a63a92520_0 .var "CMP_Flag", 0 0;
v0000027a63a92700_0 .var "CMP_OUT", 15 0;
v0000027a63a923e0_0 .net "RST", 0 0, o0000027a63a3d0e8;  alias, 0 drivers
S_0000027a63a18560 .scope module, "D1" "Decoder" 2 36, 5 1 0, S_0000027a63a1e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /OUTPUT 1 "Arith_Enable";
    .port_info 2 /OUTPUT 1 "Logic_Enable";
    .port_info 3 /OUTPUT 1 "CMP_Enable";
    .port_info 4 /OUTPUT 1 "Shift_Enable";
P_0000027a63a23cc0 .param/l "Arith" 1 5 15, C4<00>;
P_0000027a63a23cf8 .param/l "CMP" 1 5 17, C4<10>;
P_0000027a63a23d30 .param/l "Logic" 1 5 16, C4<01>;
P_0000027a63a23d68 .param/l "Shift" 1 5 18, C4<11>;
v0000027a63a92840_0 .net "ALU_FUN", 1 0, L_0000027a63a93710;  1 drivers
v0000027a63a92200_0 .var "Arith_Enable", 0 0;
v0000027a63a92ca0_0 .var "CMP_Enable", 0 0;
v0000027a63a928e0_0 .var "Logic_Enable", 0 0;
v0000027a63a92ac0_0 .var "Shift_Enable", 0 0;
E_0000027a63a0bee0 .event anyedge, v0000027a63a92840_0;
S_0000027a63a23db0 .scope module, "LU1" "LOGIC_UNIT" 2 59, 6 1 0, S_0000027a63a1e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 16 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_0000027a63a07310 .param/l "AND" 1 6 18, C4<00>;
P_0000027a63a07348 .param/l "NAND" 1 6 20, C4<10>;
P_0000027a63a07380 .param/l "NOR" 1 6 21, C4<11>;
P_0000027a63a073b8 .param/l "OR" 1 6 19, C4<01>;
P_0000027a63a073f0 .param/l "Width" 0 6 1, C4<00000000000000000000000000010000>;
v0000027a63a92980_0 .net "A", 15 0, o0000027a63a3cf98;  alias, 0 drivers
v0000027a63a92480_0 .net "ALU_FUN", 1 0, L_0000027a63a932b0;  1 drivers
v0000027a63a92a20_0 .net "B", 15 0, o0000027a63a3d088;  alias, 0 drivers
v0000027a63a922a0_0 .net "CLK", 0 0, o0000027a63a3d0b8;  alias, 0 drivers
v0000027a63a92c00_0 .net "Logic_Enable", 0 0, v0000027a63a928e0_0;  alias, 1 drivers
v0000027a63a920c0_0 .var "Logic_Flag", 0 0;
v0000027a63a92d40_0 .var "Logic_OUT", 15 0;
v0000027a63a92de0_0 .net "RST", 0 0, o0000027a63a3d0e8;  alias, 0 drivers
S_0000027a63a23f40 .scope module, "SHU1" "SHIFT_UNIT" 2 85, 7 1 0, S_0000027a63a1e2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 16 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_0000027a63a07e50 .param/l "SHLA" 1 7 19, C4<01>;
P_0000027a63a07e88 .param/l "SHLB" 1 7 21, C4<11>;
P_0000027a63a07ec0 .param/l "SHRA" 1 7 18, C4<00>;
P_0000027a63a07ef8 .param/l "SHRB" 1 7 20, C4<10>;
P_0000027a63a07f30 .param/l "Width" 0 7 1, C4<00000000000000000000000000010000>;
v0000027a63a925c0_0 .net "A", 15 0, o0000027a63a3cf98;  alias, 0 drivers
v0000027a63a92e80_0 .net "ALU_FUN", 1 0, L_0000027a63a94a70;  1 drivers
v0000027a63a92f20_0 .net "B", 15 0, o0000027a63a3d088;  alias, 0 drivers
v0000027a63a92660_0 .net "CLK", 0 0, o0000027a63a3d0b8;  alias, 0 drivers
v0000027a63a92fc0_0 .net "RST", 0 0, o0000027a63a3d0e8;  alias, 0 drivers
v0000027a63a93490_0 .net "Shift_Enable", 0 0, v0000027a63a92ac0_0;  alias, 1 drivers
v0000027a63a930d0_0 .var "Shift_Flag", 0 0;
v0000027a63a93e90_0 .var "Shift_OUT", 15 0;
    .scope S_0000027a63a18560;
T_0 ;
    %wait E_0000027a63a0bee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a63a92200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a63a928e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a63a92ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a63a92ac0_0, 0, 1;
    %load/vec4 v0000027a63a92840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a63a92200_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a63a928e0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a63a92ca0_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a63a92ac0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027a63a1e460;
T_1 ;
    %wait E_0000027a63a0bc60;
    %load/vec4 v0000027a63a18290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a63a10aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a10a00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027a639e3120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027a63a11c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v0000027a63a10be0_0;
    %pad/s 32;
    %load/vec4 v0000027a63a1e5f0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0000027a63a10aa0_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v0000027a63a10be0_0;
    %pad/s 32;
    %load/vec4 v0000027a63a1e5f0_0;
    %pad/s 32;
    %sub;
    %assign/vec4 v0000027a63a10aa0_0, 0;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v0000027a63a10be0_0;
    %pad/s 32;
    %load/vec4 v0000027a63a1e5f0_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0000027a63a10aa0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000027a63a10be0_0;
    %pad/s 32;
    %load/vec4 v0000027a63a1e5f0_0;
    %pad/s 32;
    %div/s;
    %assign/vec4 v0000027a63a10aa0_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a63a10a00_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a63a10aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a10a00_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027a63a23db0;
T_2 ;
    %wait E_0000027a63a0bc60;
    %load/vec4 v0000027a63a92de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a920c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027a63a92c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000027a63a92480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0000027a63a92980_0;
    %load/vec4 v0000027a63a92a20_0;
    %and;
    %assign/vec4 v0000027a63a92d40_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0000027a63a92980_0;
    %load/vec4 v0000027a63a92a20_0;
    %or;
    %assign/vec4 v0000027a63a92d40_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0000027a63a92980_0;
    %load/vec4 v0000027a63a92a20_0;
    %and;
    %inv;
    %assign/vec4 v0000027a63a92d40_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0000027a63a92980_0;
    %load/vec4 v0000027a63a92a20_0;
    %or;
    %inv;
    %assign/vec4 v0000027a63a92d40_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a63a920c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a920c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027a63a18330;
T_3 ;
    %wait E_0000027a63a0bc60;
    %load/vec4 v0000027a63a923e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a92520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027a63a92b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027a63a92340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0000027a63a184c0_0;
    %load/vec4 v0000027a63a92160_0;
    %cmp/e;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
T_3.10 ;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0000027a63a92160_0;
    %load/vec4 v0000027a63a184c0_0;
    %cmp/u;
    %jmp/0xz  T_3.11, 5;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
T_3.12 ;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0000027a63a184c0_0;
    %load/vec4 v0000027a63a92160_0;
    %cmp/u;
    %jmp/0xz  T_3.13, 5;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
T_3.14 ;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a63a92520_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a92700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a92520_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027a63a23f40;
T_4 ;
    %wait E_0000027a63a0bc60;
    %load/vec4 v0000027a63a92fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a93e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a930d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027a63a93490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027a63a92e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0000027a63a925c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027a63a93e90_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0000027a63a925c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027a63a93e90_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0000027a63a92f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000027a63a93e90_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000027a63a92f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027a63a93e90_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a63a930d0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027a63a93e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a63a930d0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "ALU_TOP.v";
    "./ARITHMATIC_UNIT.v";
    "./CMP_UNIT.v";
    "./Decoder.v";
    "./LOGIC_UNIT.v";
    "./SHIFT_UNIT.v";
