

================================================================
== Vivado HLS Report for 'aes128_mix_column_hw'
================================================================
* Date:           Tue Apr  9 20:29:30 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AES_HLS_ECE1155
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.869|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         1|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%copy_3 = alloca i8"   --->   Operation 4 'alloca' 'copy_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%copy_3_1 = alloca i8"   --->   Operation 5 'alloca' 'copy_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%copy_3_2 = alloca i8"   --->   Operation 6 'alloca' 'copy_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%copy_3_3 = alloca i8"   --->   Operation 7 'alloca' 'copy_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%column_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_3_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:129]   --->   Operation 8 'read' 'column_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%column_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_2_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:129]   --->   Operation 9 'read' 'column_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%column_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_1_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:129]   --->   Operation 10 'read' 'column_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%column_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %column_0_read)" [AES_HLS_ECE1155/src/aes_hw.cpp:129]   --->   Operation 11 'read' 'column_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %branch0" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_5, %branch0.backedge ]"   --->   Operation 13 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i, -4" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 14 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%i_5 = add i3 %i, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 16 'add' 'i_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i3 %i to i2" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 18 'trunc' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.95ns)   --->   "%copy_0 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %column_0_read_1, i8 %column_1_read_1, i8 %column_2_read_1, i8 %column_3_read_1, i2 %tmp_12)" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 19 'mux' 'copy_0' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "switch i2 %tmp_12, label %branch3 [
    i2 0, label %.branch0.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 20 'switch' <Predicate = (!exitcond)> <Delay = 1.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "store i8 %copy_0, i8* %copy_3_2" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 21 'store' <Predicate = (!exitcond & tmp_12 == 2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 22 'br' <Predicate = (!exitcond & tmp_12 == 2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "store i8 %copy_0, i8* %copy_3_1" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 23 'store' <Predicate = (!exitcond & tmp_12 == 1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 24 'br' <Predicate = (!exitcond & tmp_12 == 1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %copy_0, i8* %copy_3" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 25 'store' <Predicate = (!exitcond & tmp_12 == 0)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 26 'br' <Predicate = (!exitcond & tmp_12 == 0)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "store i8 %copy_0, i8* %copy_3_3" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 27 'store' <Predicate = (!exitcond & tmp_12 == 3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [AES_HLS_ECE1155/src/aes_hw.cpp:131]   --->   Operation 28 'br' <Predicate = (!exitcond & tmp_12 == 3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 29 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%copy_3_load = load i8* %copy_3" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 30 'load' 'copy_3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%copy_3_1_load = load i8* %copy_3_1" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 31 'load' 'copy_3_1_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%copy_3_2_load = load i8* %copy_3_2" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 32 'load' 'copy_3_2_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%copy_3_3_load = load i8* %copy_3_3" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 33 'load' 'copy_3_3_load' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.86ns)   --->   "%tmp = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 34 'call' 'tmp' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [2/2] (3.86ns)   --->   "%tmp_s = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_1_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 35 'call' 'tmp_s' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [2/2] (3.86ns)   --->   "%tmp_9 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_2_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 36 'call' 'tmp_9' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [2/2] (3.86ns)   --->   "%tmp_1 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_3_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 37 'call' 'tmp_1' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [2/2] (3.86ns)   --->   "%tmp_5 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 38 'call' 'tmp_5' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [2/2] (3.86ns)   --->   "%tmp_6 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_1_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 39 'call' 'tmp_6' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [2/2] (3.86ns)   --->   "%tmp_7 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_2_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 40 'call' 'tmp_7' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [2/2] (3.86ns)   --->   "%tmp_2 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_1_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 41 'call' 'tmp_2' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [2/2] (3.86ns)   --->   "%tmp_3 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_2_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 42 'call' 'tmp_3' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (3.86ns)   --->   "%tmp_4 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_3_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 43 'call' 'tmp_4' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [2/2] (3.86ns)   --->   "%tmp_8 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 44 'call' 'tmp_8' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [2/2] (3.86ns)   --->   "%tmp_10 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_3_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 45 'call' 'tmp_10' <Predicate = (exitcond)> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%tmp = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 46 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%tmp_s = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_1_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 47 'call' 'tmp_s' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%tmp_9 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_2_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 48 'call' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%tmp_1 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_3_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 49 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node column_0_write_assi)   --->   "%tmp4 = xor i8 %tmp_s, %tmp" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 50 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node column_0_write_assi)   --->   "%tmp5 = xor i8 %tmp_9, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 51 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_0_write_assi = xor i8 %tmp5, %tmp4" [AES_HLS_ECE1155/src/aes_hw.cpp:132]   --->   Operation 52 'xor' 'column_0_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%tmp_5 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 53 'call' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%tmp_6 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_1_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 54 'call' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [1/2] (0.00ns)   --->   "%tmp_7 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_2_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 55 'call' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node column_1_write_assi)   --->   "%tmp6 = xor i8 %tmp_6, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 56 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node column_1_write_assi)   --->   "%tmp7 = xor i8 %tmp_7, %tmp_1" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 57 'xor' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_1_write_assi = xor i8 %tmp7, %tmp6" [AES_HLS_ECE1155/src/aes_hw.cpp:133]   --->   Operation 58 'xor' 'column_1_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/2] (0.00ns)   --->   "%tmp_2 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_1_load, i3 zeroext 1)" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 59 'call' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%tmp_3 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_2_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 60 'call' 'tmp_3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [1/2] (0.00ns)   --->   "%tmp_4 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_3_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 61 'call' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node column_2_write_assi)   --->   "%tmp8 = xor i8 %tmp_2, %tmp_5" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 62 'xor' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node column_2_write_assi)   --->   "%tmp9 = xor i8 %tmp_3, %tmp_4" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 63 'xor' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_2_write_assi = xor i8 %tmp9, %tmp8" [AES_HLS_ECE1155/src/aes_hw.cpp:134]   --->   Operation 64 'xor' 'column_2_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (0.00ns)   --->   "%tmp_8 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_load, i3 zeroext 3)" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 65 'call' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 66 [1/2] (0.00ns)   --->   "%tmp_10 = call fastcc zeroext i8 @gmul_hw(i8 zeroext %copy_3_3_load, i3 zeroext 2)" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 66 'call' 'tmp_10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node column_3_write_assi)   --->   "%tmp10 = xor i8 %tmp_2, %tmp_8" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 67 'xor' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node column_3_write_assi)   --->   "%tmp11 = xor i8 %tmp_9, %tmp_10" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 68 'xor' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.99ns) (out node of the LUT)   --->   "%column_3_write_assi = xor i8 %tmp11, %tmp10" [AES_HLS_ECE1155/src/aes_hw.cpp:135]   --->   Operation 69 'xor' 'column_3_write_assi' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8 } undef, i8 %column_0_write_assi, 0" [AES_HLS_ECE1155/src/aes_hw.cpp:136]   --->   Operation 70 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8 } %mrv, i8 %column_1_write_assi, 1" [AES_HLS_ECE1155/src/aes_hw.cpp:136]   --->   Operation 71 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8 } %mrv_1, i8 %column_2_write_assi, 2" [AES_HLS_ECE1155/src/aes_hw.cpp:136]   --->   Operation 72 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8 } %mrv_2, i8 %column_3_write_assi, 3" [AES_HLS_ECE1155/src/aes_hw.cpp:136]   --->   Operation 73 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8 } %mrv_3" [AES_HLS_ECE1155/src/aes_hw.cpp:136]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', AES_HLS_ECE1155/src/aes_hw.cpp:131) [15]  (1.77 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'load' operation ('copy_3_load', AES_HLS_ECE1155/src/aes_hw.cpp:132) on local variable 'copy[3]' [39]  (0 ns)
	'call' operation ('tmp', AES_HLS_ECE1155/src/aes_hw.cpp:132) to 'gmul_hw' [43]  (3.87 ns)

 <State 3>: 0.99ns
The critical path consists of the following:
	'call' operation ('tmp', AES_HLS_ECE1155/src/aes_hw.cpp:132) to 'gmul_hw' [43]  (0 ns)
	'xor' operation ('tmp4', AES_HLS_ECE1155/src/aes_hw.cpp:132) [47]  (0 ns)
	'xor' operation ('column[0]', AES_HLS_ECE1155/src/aes_hw.cpp:132) [49]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
