$date
	Sun Apr 13 22:37:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_D $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! out $end
$var wire 1 % w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
0$
0#
0"
x!
$end
#5
0%
#9
0!
#10
1"
#20
1#
#25
1%
#29
1!
#30
1$
#40
0"
#45
0%
#50
0#
#60
0$
#64
0!
#80
