[%General]
%3Csource%3E=D:/code/sim/gmii_to_rgmii_0_resets.vhd
%3Cfilename%3E=D:/code/sim/gmii_to_rgmii_0_resets.v
%3Cclass%3E=100
%3Cbasename%3E=gmii_to_rgmii_0_resets
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=reset, ref_clk, idelayctrl_reset
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
gmii_to_rgmii_0_reset_sync_ex\category=105
gmii_to_rgmii_0_reset_sync_ex\port=0
gmii_to_rgmii_0_reset_sync_ex\alias=gmii_to_rgmii_0_reset_sync_ex
gmii_to_rgmii_0_resets\category=100
gmii_to_rgmii_0_resets\port=0
gmii_to_rgmii_0_resets\alias=gmii_to_rgmii_0_resets
idelay_reset_cnt\category=117
idelay_reset_cnt\port=0
idelay_reset_cnt\alias=idelay_reset_cnt
idelay_reset_cnt\type\Subtype\mark1=ieee::std_logic_vector
idelay_reset_cnt\type\Subtype\mark2=ieee::std_logic_vector
idelay_reset_cnt\type\Subtype\constraint\0\Range\dir=false
idelay_reset_cnt\type\Subtype\constraint\0\Range\left\Constant\value=3
idelay_reset_cnt\type\Subtype\constraint\0\Range\left\Constant\units=
idelay_reset_cnt\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
idelay_reset_cnt\type\Subtype\constraint\0\Range\right\Constant\value=0
idelay_reset_cnt\type\Subtype\constraint\0\Range\right\Constant\units=
idelay_reset_cnt\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
idelayctrl_reset\category=117
idelayctrl_reset\port=2
idelayctrl_reset\alias=idelayctrl_reset
idelayctrl_reset\type\Subtype\mark1=ieee::std_logic
idelayctrl_reset\type\Subtype\mark2=ieee::std_logic
idelayctrl_reset_gen\category=105
idelayctrl_reset_gen\port=0
idelayctrl_reset_gen\alias=idelayctrl_reset_gen
idelayctrl_reset_sync\category=117
idelayctrl_reset_sync\port=0
idelayctrl_reset_sync\alias=idelayctrl_reset_sync
idelayctrl_reset_sync\type\Subtype\mark1=ieee::std_logic
idelayctrl_reset_sync\type\Subtype\mark2=ieee::std_logic
ref_clk\category=117
ref_clk\port=1
ref_clk\alias=ref_clk
ref_clk\type\Subtype\mark1=ieee::std_logic
ref_clk\type\Subtype\mark2=ieee::std_logic
reset\category=117
reset\port=1
reset\alias=reset
reset\type\Subtype\mark1=ieee::std_logic
reset\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
%3ChasCode%3E=true
