// Seed: 1582732655
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input wand id_4,
    input tri1 id_5,
    output wire id_6,
    output supply0 id_7,
    input wand module_0
);
  wire id_10;
  assign id_6 = 'b0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11,
    input tri id_12,
    input wand id_13,
    output supply1 id_14,
    input wand id_15,
    input wire id_16,
    input wand id_17
);
  assign id_14 = 1'b0;
  module_0(
      id_4, id_16, id_6, id_4, id_13, id_13, id_6, id_5, id_16
  );
endmodule
