<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="filt.cpp:77:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 99 has been inferred" BundleName="gmem" VarName="coefs" LoopLoc="filt.cpp:77:22" LoopName="VITIS_LOOP_77_2" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" Length="99" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.8" OrigAccess-DebugLoc="filt.cpp:86:15" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="filt.cpp:40:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 99 has been inferred" BundleName="gmem" VarName="coefs" LoopLoc="filt.cpp:40:19" LoopName="VITIS_LOOP_40_1" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" Length="99" Direction="read" AccessID="coefs1seq" OrigID="islist for.inc30.load.982 for.inc30.load.976 for.inc30.load.967 for.inc30.load.958 for.inc30.load.949 for.inc30.load.940 for.inc30.load.931 for.inc30.load.922 for.inc30.load.913 for.inc30.load.904 for.inc30.load.895 for.inc30.load.886 for.inc30.load.877 for.inc30.load.868 for.inc30.load.859 for.inc30.load.850 for.inc30.load.841 for.inc30.load.832 for.inc30.load.823 for.inc30.load.814 for.inc30.load.805 for.inc30.load.796 for.inc30.load.787 for.inc30.load.778 for.inc30.load.769 for.inc30.load.760 for.inc30.load.751 for.inc30.load.742 for.inc30.load.733 for.inc30.load.724 for.inc30.load.715 for.inc30.load.706 for.inc30.load.697 for.inc30.load.688 for.inc30.load.679 for.inc30.load.670 for.inc30.load.661 for.inc30.load.652 for.inc30.load.643 for.inc30.load.634 for.inc30.load.625 for.inc30.load.616 for.inc30.load.607 for.inc30.load.598 for.inc30.load.589 for.inc30.load.580 for.inc30.load.571 for.inc30.load.562 for.inc30.load.553 for.inc30.load.544 for.inc30.load.535 for.inc30.load.526 for.inc30.load.517 for.inc30.load.508 for.inc30.load.499 for.inc30.load.490 for.inc30.load.481 for.inc30.load.472 for.inc30.load.463 for.inc30.load.454 for.inc30.load.445 for.inc30.load.436 for.inc30.load.427 for.inc30.load.418 for.inc30.load.409 for.inc30.load.400 for.inc30.load.391 for.inc30.load.382 for.inc30.load.373 for.inc30.load.364 for.inc30.load.355 for.inc30.load.346 for.inc30.load.337 for.inc30.load.328 for.inc30.load.319 for.inc30.load.310 for.inc30.load.301 for.inc30.load.292 for.inc30.load.283 for.inc30.load.274 for.inc30.load.265 for.inc30.load.256 for.inc30.load.247 for.inc30.load.238 for.inc30.load.229 for.inc30.load.220 for.inc30.load.211 for.inc30.load.202 for.inc30.load.193 for.inc30.load.184 for.inc30.load.175 for.inc30.load.166 for.inc30.load.157 for.inc30.load.148 for.inc30.load.139 for.inc30.load.130 for.inc30.load.121 for.inc30.load.112 for.inc30.load.103" OrigAccess-DebugLoc="isList filt.cpp:108:15 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17 filt.cpp:104:17" OrigDirection="islist read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="filt.cpp:40:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="filt.cpp:40:19" LoopName="VITIS_LOOP_40_1" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="filt.cpp:77:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="coefs" LoopLoc="filt.cpp:77:22" LoopName="VITIS_LOOP_77_2" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" OrigID="scevgepseq" OrigAccess-DebugLoc="filt.cpp:77:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="filt.cpp:104:17" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="coefs" ParentFunc="filt(hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;, int*, hls::stream&lt;hls::axis&lt;ap_int&lt;32&gt;, 1ul, 1ul, 1ul, (unsigned char)56, false&gt;, 0&gt;&amp;)" OrigID="coefs1seq" OrigAccess-DebugLoc="filt.cpp:104:17" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="filt.cpp:77:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 99 and bit width 32 in loop 'VITIS_LOOP_77_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="filt.cpp:77:22" LoopName="VITIS_LOOP_77_2" Length="99" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="filt.cpp:104:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="99" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

