{
  "name": "Sun SPARC",
  "year": 1987,
  "clock_mhz": 16.0,
  "bus_width": 32,
  "transistors": 100000,
  "timing_categories": {
    "alu_reg": {
      "cycles": 1,
      "weight": 0.32,
      "desc": "ALU register"
    },
    "load": {
      "cycles": 2,
      "weight": 0.18,
      "desc": "Load (delay slot)"
    },
    "store": {
      "cycles": 1,
      "weight": 0.1,
      "desc": "Store"
    },
    "branch": {
      "cycles": 1,
      "weight": 0.12,
      "desc": "Branch (delay slot)"
    },
    "call_ret": {
      "cycles": 2,
      "weight": 0.08,
      "desc": "CALL, RET"
    },
    "save_restore": {
      "cycles": 1,
      "weight": 0.05,
      "desc": "Register windows"
    },
    "immediate": {
      "cycles": 1,
      "weight": 0.08,
      "desc": "Immediate"
    },
    "multiply": {
      "cycles": 5,
      "weight": 0.05,
      "desc": "SMUL"
    },
    "divide": {
      "cycles": 18,
      "weight": 0.02,
      "desc": "SDIV"
    }
  },
  "validation_targets": {
    "ips_range": [
      10000000,
      20000000
    ],
    "cpi_range": [
      1,
      3
    ],
    "expected_bottlenecks": [
      "pipeline",
      "cache"
    ]
  },
  "source": "SPARC Architecture Manual"
}