$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-3.msim.vcd -direction
$end
$date
	Wed Jan 24 17:50:38 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module pbl_vlg_vec_tst $end
$var reg 1 ! ch $end
$var reg 1 " clock_50mhz $end
$var reg 1 # cq $end
$var reg 1 $ op_c_deboucing $end
$var reg 1 % op_deboucing $end
$var reg 1 & pg $end
$var reg 1 ' start_stop $end
$var wire 1 ( Nac_7segmentos [3] $end
$var wire 1 ) Nac_7segmentos [2] $end
$var wire 1 * Nac_7segmentos [1] $end
$var wire 1 + Nac_7segmentos [0] $end
$var wire 1 , Nal $end
$var wire 1 - Nout_7seg [7] $end
$var wire 1 . Nout_7seg [6] $end
$var wire 1 / Nout_7seg [5] $end
$var wire 1 0 Nout_7seg [4] $end
$var wire 1 1 Nout_7seg [3] $end
$var wire 1 2 Nout_7seg [2] $end
$var wire 1 3 Nout_7seg [1] $end
$var wire 1 4 Nout_7seg [0] $end
$var wire 1 5 al $end
$var wire 1 6 ev $end
$var wire 1 7 load_input $end
$var wire 1 8 m $end
$var wire 1 9 mef_estado [1] $end
$var wire 1 : mef_estado [0] $end
$var wire 1 ; test_buffer_entrada [6] $end
$var wire 1 < test_buffer_entrada [5] $end
$var wire 1 = test_buffer_entrada [4] $end
$var wire 1 > test_buffer_entrada [3] $end
$var wire 1 ? test_buffer_entrada [2] $end
$var wire 1 @ test_buffer_entrada [1] $end
$var wire 1 A test_buffer_entrada [0] $end
$var wire 1 B test_buffer_saida [6] $end
$var wire 1 C test_buffer_saida [5] $end
$var wire 1 D test_buffer_saida [4] $end
$var wire 1 E test_buffer_saida [3] $end
$var wire 1 F test_buffer_saida [2] $end
$var wire 1 G test_buffer_saida [1] $end
$var wire 1 H test_buffer_saida [0] $end
$var wire 1 I test_load_input $end
$var wire 1 J test_rolhas_entrada [6] $end
$var wire 1 K test_rolhas_entrada [5] $end
$var wire 1 L test_rolhas_entrada [4] $end
$var wire 1 M test_rolhas_entrada [3] $end
$var wire 1 N test_rolhas_entrada [2] $end
$var wire 1 O test_rolhas_entrada [1] $end
$var wire 1 P test_rolhas_entrada [0] $end
$var wire 1 Q test_signal_min_rolhas $end
$var wire 1 R ve $end

$scope module i1 $end
$var wire 1 S gnd $end
$var wire 1 T vcc $end
$var wire 1 U unknown $end
$var tri1 1 V devclrn $end
$var tri1 1 W devpor $end
$var tri1 1 X devoe $end
$var wire 1 Y somador_subtrator_2|gate_5|WideOr0~30 $end
$var wire 1 Z clock_50mhz~combout $end
$var wire 1 [ divisor_f|ff_1|q~regout $end
$var wire 1 \ start_stop~combout $end
$var wire 1 ] ch~combout $end
$var wire 1 ^ mef_1|jk_1|q~regout $end
$var wire 1 _ mef_1|jk_2|q~0_combout $end
$var wire 1 ` pg~combout $end
$var wire 1 a cq~combout $end
$var wire 1 b op_deboucing~combout $end
$var wire 1 c op_c_deboucing~combout $end
$var wire 1 d contador_entrada_rolhas|ff_1|q~regout $end
$var wire 1 e contador_entrada_rolhas|ff_2|q~regout $end
$var wire 1 f contador_entrada_rolhas|ff_3|q~regout $end
$var wire 1 g contador_entrada_rolhas|ff_4|q~regout $end
$var wire 1 h mux_4|NSEL_and_A~combout $end
$var wire 1 i mux_6|NSEL_and_A~combout $end
$var wire 1 j buffer_bandeja|gate_12|S~combout $end
$var wire 1 k buffer_bandeja|ff_1|q~regout $end
$var wire 1 l buffer_bandeja|ff_1|q_bar~regout $end
$var wire 1 m somador_subtrator_1|gate_8|WideAnd0~combout $end
$var wire 1 n somador_subtrator_2|gate_5|WideOr0~32_cout0 $end
$var wire 1 o somador_subtrator_2|gate_5|WideOr0~32COUT1_36 $end
$var wire 1 p somador_subtrator_2|gate_5|WideOr0~2 $end
$var wire 1 q somador_subtrator_2|gate_5|WideOr0~2COUT1_37 $end
$var wire 1 r somador_subtrator_2|gate_5|WideOr0~7 $end
$var wire 1 s somador_subtrator_2|gate_5|WideOr0~7COUT1_38 $end
$var wire 1 t somador_subtrator_2|gate_5|WideOr0~10_combout $end
$var wire 1 u buffer_bandeja|gate_9|S~combout $end
$var wire 1 v buffer_bandeja|gate_2|S~combout $end
$var wire 1 w buffer_bandeja|ff_4|q~regout $end
$var wire 1 x buffer_bandeja|ff_4|q_bar~regout $end
$var wire 1 y contador_entrada_rolhas|gate_3|S~combout $end
$var wire 1 z contador_entrada_rolhas|ff_5|q~regout $end
$var wire 1 { contador_entrada_rolhas|ff_6|q~regout $end
$var wire 1 | mux_2|NSEL_and_A~combout $end
$var wire 1 } somador_subtrator_2|gate_5|WideOr0~12 $end
$var wire 1 ~ mux_3|OUT~combout $end
$var wire 1 !! somador_subtrator_2|gate_5|WideOr0~15_combout $end
$var wire 1 "! buffer_bandeja|gate_8|S~combout $end
$var wire 1 #! buffer_bandeja|gate_3|S~combout $end
$var wire 1 $! buffer_bandeja|ff_5|q~regout $end
$var wire 1 %! buffer_bandeja|ff_5|q_bar~regout $end
$var wire 1 &! somador_subtrator_2|gate_5|WideOr0~17 $end
$var wire 1 '! somador_subtrator_2|gate_5|WideOr0~17COUT1_39 $end
$var wire 1 (! somador_subtrator_2|gate_5|WideOr0~20_combout $end
$var wire 1 )! buffer_bandeja|gate_7|S~combout $end
$var wire 1 *! buffer_bandeja|gate_4|S~combout $end
$var wire 1 +! buffer_bandeja|ff_6|q~regout $end
$var wire 1 ,! buffer_bandeja|ff_6|q_bar~regout $end
$var wire 1 -! contador_entrada_rolhas|ff_7|q~regout $end
$var wire 1 .! mux_1|NSEL_and_A~combout $end
$var wire 1 /! somador_subtrator_2|gate_5|WideOr0~22 $end
$var wire 1 0! somador_subtrator_2|gate_5|WideOr0~22COUT1_40 $end
$var wire 1 1! somador_subtrator_2|gate_5|WideOr0~25_combout $end
$var wire 1 2! buffer_bandeja|gate_6|S~combout $end
$var wire 1 3! buffer_bandeja|gate_5|S~combout $end
$var wire 1 4! buffer_bandeja|ff_7|q~regout $end
$var wire 1 5! buffer_bandeja|ff_7|q_bar~regout $end
$var wire 1 6! m_min_rolhas|gate_3|S~0_combout $end
$var wire 1 7! mux_5|OUT~combout $end
$var wire 1 8! somador_subtrator_2|gate_5|WideOr0~5_combout $end
$var wire 1 9! buffer_bandeja|gate_10|S~combout $end
$var wire 1 :! buffer_bandeja|gate_1|S~combout $end
$var wire 1 ;! buffer_bandeja|ff_3|q~regout $end
$var wire 1 <! buffer_bandeja|ff_3|q_bar~regout $end
$var wire 1 =! m_min_rolhas|gate_3|S~1_combout $end
$var wire 1 >! mux_8|gate_4|WideAnd0~4_combout $end
$var wire 1 ?! seletor_1|gate_3|S~0_combout $end
$var wire 1 @! seletor_1|gate_3|S~1_combout $end
$var wire 1 A! somador_subtrator_2|gate_5|WideOr0~0_combout $end
$var wire 1 B! buffer_bandeja|gate_11|S~combout $end
$var wire 1 C! buffer_bandeja|ff_2|q~regout $end
$var wire 1 D! buffer_bandeja|ff_2|q_bar~regout $end
$var wire 1 E! m_aus_rolhas|gate_1|WideOr0~combout $end
$var wire 1 F! mef_1|gate_10|WideAnd0~combout $end
$var wire 1 G! contador_duzias|ff_1|q~regout $end
$var wire 1 H! contador_duzias|ff_2|q~regout $end
$var wire 1 I! contador_duzias|ff_3|q~regout $end
$var wire 1 J! contador_duzias|ff_4|q~regout $end
$var wire 1 K! reset_1|gate_1|S~combout $end
$var wire 1 L! mef_1|jk_2|q~1_combout $end
$var wire 1 M! mef_1|jk_2|q~regout $end
$var wire 1 N! mef_1|gate_11|WideAnd0~combout $end
$var wire 1 O! mef_1|gate_9|WideAnd0~combout $end
$var wire 1 P! mef_1|gate_8|S~0_combout $end
$var wire 1 Q! mef_1|gate_8|S~1_combout $end
$var wire 1 R! contador_display|ff_1|q~regout $end
$var wire 1 S! contador_display|ff_2|q~regout $end
$var wire 1 T! mux_8|gate_5|WideOr0~1_combout $end
$var wire 1 U! contador_dezenas_duzias|ff_3|q~regout $end
$var wire 1 V! contador_dezenas_duzias|ff_4|q~regout $end
$var wire 1 W! gate_2|S~combout $end
$var wire 1 X! contador_dezenas_duzias|ff_1|q~regout $end
$var wire 1 Y! contador_dezenas_duzias|ff_2|q~regout $end
$var wire 1 Z! mux_8|gate_4|WideAnd0~3_combout $end
$var wire 1 [! mux_8|gate_4|WideAnd0~2_combout $end
$var wire 1 \! mux_8|gate_4|WideAnd0~6_combout $end
$var wire 1 ]! mux_8|gate_4|WideAnd0~7_combout $end
$var wire 1 ^! mux_8|gate_4|WideAnd0~8_combout $end
$var wire 1 _! mux_8|gate_4|WideAnd0~5_combout $end
$var wire 1 `! mux_8|gate_5|WideOr0~0_combout $end
$var wire 1 a! mux_8|gate_5|WideOr0~2_combout $end
$var wire 1 b! mux_10|gate_5|WideOr0~1_combout $end
$var wire 1 c! mux_10|gate_3|WideAnd0~2_combout $end
$var wire 1 d! mux_10|gate_3|WideAnd0~0_combout $end
$var wire 1 e! mux_10|gate_3|WideAnd0~1_combout $end
$var wire 1 f! mux_10|gate_4|WideAnd0~3_combout $end
$var wire 1 g! mux_10|gate_4|WideAnd0~4_combout $end
$var wire 1 h! mux_10|gate_4|WideAnd0~8_combout $end
$var wire 1 i! mux_10|gate_4|WideAnd0~6_combout $end
$var wire 1 j! mux_10|gate_4|WideAnd0~9_combout $end
$var wire 1 k! mux_10|gate_5|WideOr0~0_combout $end
$var wire 1 l! mux_10|gate_5|WideOr0~2_combout $end
$var wire 1 m! mux_9|gate_4|WideAnd0~3_combout $end
$var wire 1 n! mux_9|gate_4|WideAnd0~4_combout $end
$var wire 1 o! mux_9|gate_4|WideAnd0~5_combout $end
$var wire 1 p! mux_9|gate_5|WideOr0~0_combout $end
$var wire 1 q! mux_9|gate_5|WideOr0~1_combout $end
$var wire 1 r! demux_1|gate_3|WideAnd0~0_combout $end
$var wire 1 s! mux_9|gate_4|WideAnd0~1_combout $end
$var wire 1 t! mux_9|gate_4|WideAnd0~0_combout $end
$var wire 1 u! mux_9|gate_4|WideAnd0~2_combout $end
$var wire 1 v! mux_9|gate_5|WideOr0~2_combout $end
$var wire 1 w! codificador_garrafas_2|gate_1|S~0_combout $end
$var wire 1 x! mux_11|gate_3|WideAnd0~6_combout $end
$var wire 1 y! mux_11|gate_3|WideAnd0~4_combout $end
$var wire 1 z! mux_11|gate_3|WideAnd0~3_combout $end
$var wire 1 {! mux_11|gate_3|WideAnd0~8_combout $end
$var wire 1 |! mux_11|gate_3|WideAnd0~9_combout $end
$var wire 1 }! mux_11|gate_5|WideOr0~0_combout $end
$var wire 1 ~! mux_11|gate_5|WideOr0~1_combout $end
$var wire 1 !" bcd_1|gate_23|WideOr0~combout $end
$var wire 1 "" bcd_1|gate_19|WideOr0~0_combout $end
$var wire 1 #" bcd_1|gate_15|S~0_combout $end
$var wire 1 $" bcd_1|gate_12|WideOr0~0_combout $end
$var wire 1 %" bcd_1|gate_7|WideOr0~combout $end
$var wire 1 &" bcd_1|gate_6|WideOr0~combout $end
$var wire 1 '" bcd_1|gate_3|WideOr0~combout $end
$var wire 1 (" demux_1|gate_3|WideAnd0~1_combout $end
$var wire 1 )" demux_1|gate_3|WideAnd0~2_combout $end
$var wire 1 *" demux_1|gate_1|WideAnd0~combout $end
$var wire 1 +" somador_subtrator_1|gate_5|WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
1+
1*
1)
0(
1,
04
13
02
01
00
0/
0.
0-
05
06
07
18
0:
09
0A
0@
1?
1>
1=
1<
0;
0H
0G
1F
1E
1D
1C
0B
0I
0P
0O
0N
0M
0L
0K
0J
0Q
0R
0S
1T
xU
1V
1W
1X
1Y
0Z
0[
1\
0]
0^
1_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
1p
1q
0r
0s
1t
0u
0v
1w
1x
0y
0z
0{
0|
1}
0~
1!!
0"!
0#!
1$!
1%!
1&!
0'!
1(!
0)!
0*!
1+!
1,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
07!
18!
09!
1:!
1;!
1<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
1W!
0X!
0Y!
0Z!
1[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
1d!
1e!
1f!
0g!
0h!
0i!
0j!
1k!
0l!
1m!
0n!
0o!
1p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
1#"
1$"
1%"
1&"
1'"
0("
0)"
0*"
0+"
$end
#10000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#20000
0"
0Z
#30000
1"
1Z
0[
#40000
0"
0Z
#50000
1"
1Z
1[
1S!
0R!
0)"
1("
1q!
1T!
1k!
1v!
1l!
0*
1)
0&"
1!"
03
1.
#60000
0"
0Z
#70000
1"
1Z
0[
#80000
0"
0Z
#90000
1"
1Z
1[
1R!
0("
1}!
1r!
0q!
0k!
0T!
0v!
0l!
0+
1*
1&"
0!"
13
0.
#100000
0"
0Z
#110000
1"
1Z
0[
#120000
0"
0Z
#130000
1"
1Z
1[
0S!
0R!
0*"
0}!
0r!
1~!
1k!
0~!
0'"
0$"
0#"
0""
0(
1+
1'"
1$"
1#"
1""
12
11
10
1-
02
01
00
0-
#140000
0"
0Z
#150000
1"
1Z
0[
#160000
0"
0Z
#170000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#180000
0"
0Z
#190000
1"
1Z
0[
#200000
0"
0Z
#210000
1"
1Z
1[
1S!
0R!
0)"
1("
1q!
1T!
1k!
1v!
1l!
0*
1)
0&"
1!"
03
1.
#220000
0"
0Z
#230000
1"
1Z
0[
#240000
0"
0Z
#250000
1"
1Z
1[
1R!
0("
1}!
1r!
0q!
0k!
0T!
0v!
0l!
0+
1*
1&"
0!"
13
0.
#260000
0"
0Z
#270000
1"
1Z
0[
#280000
0"
0Z
#290000
1"
1Z
1[
0S!
0R!
0*"
0}!
0r!
1~!
1k!
0~!
0'"
0$"
0#"
0""
0(
1+
1'"
1$"
1#"
1""
12
11
10
1-
02
01
00
0-
#300000
0"
0Z
#310000
1"
1Z
0[
#320000
0"
0Z
#330000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#340000
0"
0Z
#350000
1"
1Z
0[
#360000
0"
0Z
#370000
1"
1Z
1[
1S!
0R!
0)"
1("
1q!
1T!
1k!
1v!
1l!
0*
1)
0&"
1!"
03
1.
#380000
0"
0Z
#390000
1"
1Z
0[
#400000
0"
0Z
#410000
1"
1Z
1[
1R!
0("
1}!
1r!
0q!
0k!
0T!
0v!
0l!
0+
1*
1&"
0!"
13
0.
#420000
0"
0Z
#430000
1"
1Z
0[
#440000
0"
0Z
#450000
1"
1Z
1[
0S!
0R!
0*"
0}!
0r!
1~!
1k!
0~!
0'"
0$"
0#"
0""
0(
1+
1'"
1$"
1#"
1""
12
11
10
1-
02
01
00
0-
#460000
0"
0Z
#470000
1"
1Z
0[
#480000
0"
0Z
#490000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#500000
0"
0Z
#510000
1"
1Z
0[
#520000
0"
0Z
#530000
1"
1Z
1[
1S!
0R!
0)"
1("
1q!
1T!
1k!
1v!
1l!
0*
1)
0&"
1!"
03
1.
#540000
0"
0Z
#550000
1"
1Z
0[
#560000
0"
0Z
#570000
1"
1Z
1[
1R!
0("
1}!
1r!
0q!
0k!
0T!
0v!
0l!
0+
1*
1&"
0!"
13
0.
#580000
0"
0Z
#590000
1"
1Z
0[
#600000
0"
0Z
#610000
1"
1Z
1[
0S!
0R!
0*"
0}!
0r!
1~!
1k!
0~!
0'"
0$"
0#"
0""
0(
1+
1'"
1$"
1#"
1""
12
11
10
1-
02
01
00
0-
#620000
0"
0Z
#630000
1"
1Z
0[
#640000
0"
0Z
#650000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#660000
0"
0Z
#670000
1"
1Z
0[
#680000
0"
0Z
#690000
1"
1Z
1[
1S!
0R!
0)"
1("
1q!
1T!
1k!
1v!
1l!
0*
1)
0&"
1!"
03
1.
#700000
0"
0Z
#710000
1"
1Z
0[
#720000
0"
0Z
#730000
1"
1Z
1[
1R!
0("
1}!
1r!
0q!
0k!
0T!
0v!
0l!
0+
1*
1&"
0!"
13
0.
#740000
0"
0Z
#750000
1"
1Z
0[
#760000
0"
0Z
#770000
1"
1Z
1[
0S!
0R!
0*"
0}!
0r!
1~!
1k!
0~!
0'"
0$"
0#"
0""
0(
1+
1'"
1$"
1#"
1""
12
11
10
1-
02
01
00
0-
#780000
0"
0Z
#790000
1"
1Z
0[
#800000
0"
0Z
#810000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#820000
0"
0Z
#830000
1"
1Z
0[
#840000
0"
0Z
#850000
1"
1Z
1[
1S!
0R!
0)"
1("
1q!
1T!
1k!
1v!
1l!
0*
1)
0&"
1!"
03
1.
#860000
0"
0Z
#870000
1"
1Z
0[
#880000
0"
0Z
#890000
1"
1Z
1[
1R!
0("
1}!
1r!
0q!
0k!
0T!
0v!
0l!
0+
1*
1&"
0!"
13
0.
#900000
0"
0Z
#910000
1"
1Z
0[
#920000
0"
0Z
#930000
1"
1Z
1[
0S!
0R!
0*"
0}!
0r!
1~!
1k!
0~!
0'"
0$"
0#"
0""
0(
1+
1'"
1$"
1#"
1""
12
11
10
1-
02
01
00
0-
#940000
0"
0Z
#950000
1"
1Z
0[
#960000
0"
0Z
#970000
1"
1Z
1[
1R!
1*"
1)"
0k!
1(
0)
#980000
0"
0Z
#990000
1"
1Z
0[
#1000000
