// Seed: 1799160290
module module_0 (
    input wand id_0,
    output supply1 id_1
);
  logic id_3;
  assign module_1.id_6 = 0;
  integer id_4 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1
    , id_9,
    input tri1 id_2,
    input uwire id_3,
    input wand id_4,
    output tri1 id_5,
    input wand id_6,
    input supply1 id_7
);
  bit [-1 : -1] id_10;
  always @(negedge -1) begin : LABEL_0
    id_10 <= id_4;
    disable id_11;
  end
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
