

================================================================
== Synthesis Summary Report of 'eucDistHW'
================================================================
+ General Information: 
    * Date:           Sun Mar 13 22:26:16 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a12ti-csg325-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |           |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+------------+-----+
    |+ eucDistHW                       |     -|  0.09|       16|  160.000|         -|       17|     -|        no|     -|  48 (120%)|  4526 (28%)|  3436 (42%)|    -|
    | + grp_sqrt_fixed_32_32_s_fu_293  |    II|  0.22|        8|   80.000|         -|        1|     -|       yes|     -|          -|    653 (4%)|  1385 (17%)|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| C_i       | 32       |
| C_o       | 32       |
+-----------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A_0       | ap_none | 32       |
| A_1       | ap_none | 32       |
| A_10      | ap_none | 32       |
| A_11      | ap_none | 32       |
| A_12      | ap_none | 32       |
| A_13      | ap_none | 32       |
| A_14      | ap_none | 32       |
| A_15      | ap_none | 32       |
| A_2       | ap_none | 32       |
| A_3       | ap_none | 32       |
| A_4       | ap_none | 32       |
| A_5       | ap_none | 32       |
| A_6       | ap_none | 32       |
| A_7       | ap_none | 32       |
| A_8       | ap_none | 32       |
| A_9       | ap_none | 32       |
| B_0       | ap_none | 32       |
| B_1       | ap_none | 32       |
| B_10      | ap_none | 32       |
| B_11      | ap_none | 32       |
| B_12      | ap_none | 32       |
| B_13      | ap_none | 32       |
| B_14      | ap_none | 32       |
| B_15      | ap_none | 32       |
| B_2       | ap_none | 32       |
| B_3       | ap_none | 32       |
| B_4       | ap_none | 32       |
| B_5       | ap_none | 32       |
| B_6       | ap_none | 32       |
| B_7       | ap_none | 32       |
| B_8       | ap_none | 32       |
| B_9       | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| C        | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------+---------+
| Argument | HW Name    | HW Type |
+----------+------------+---------+
| A        | A_0        | port    |
| A        | A_1        | port    |
| A        | A_2        | port    |
| A        | A_3        | port    |
| A        | A_4        | port    |
| A        | A_5        | port    |
| A        | A_6        | port    |
| A        | A_7        | port    |
| A        | A_8        | port    |
| A        | A_9        | port    |
| A        | A_10       | port    |
| A        | A_11       | port    |
| A        | A_12       | port    |
| A        | A_13       | port    |
| A        | A_14       | port    |
| A        | A_15       | port    |
| B        | B_0        | port    |
| B        | B_1        | port    |
| B        | B_2        | port    |
| B        | B_3        | port    |
| B        | B_4        | port    |
| B        | B_5        | port    |
| B        | B_6        | port    |
| B        | B_7        | port    |
| B        | B_8        | port    |
| B        | B_9        | port    |
| B        | B_10       | port    |
| B        | B_11       | port    |
| B        | B_12       | port    |
| B        | B_13       | port    |
| B        | B_14       | port    |
| B        | B_15       | port    |
| C        | C_i        | port    |
| C        | C_o        | port    |
| C        | C_o_ap_vld | port    |
+----------+------------+---------+


================================================================
== M_AXI Burst Information
================================================================

