// Seed: 649335056
module module_0 ();
  bit [-1 : 1] id_1;
  always @(-1'b0 or 1) begin : LABEL_0
    id_1 = -1'b0;
    if (~1) begin : LABEL_1
      @(posedge id_1) id_1 = id_1;
    end else disable id_2;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri id_15,
    output wire id_16,
    input wand id_17,
    output uwire id_18,
    output tri1 id_19
);
  assign id_14 = id_1;
  wire [-1 : -1] id_21;
  logic id_22;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
