#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x619202ccb290 .scope module, "a" "a" 2 1;
 .timescale 0 0;
v0x619202ceecd0_0 .net "alu_result", 31 0, v0x619202cede90_0;  1 drivers
v0x619202ceedb0_0 .net "data_out1", 31 0, v0x619202cee360_0;  1 drivers
v0x619202ceeea0_0 .net "data_out2", 31 0, v0x619202cee440_0;  1 drivers
v0x619202ceef90_0 .var "opcode", 3 0;
v0x619202cef050_0 .var "read_reg1", 3 0;
v0x619202cef140_0 .var "read_reg2", 3 0;
v0x619202cef210_0 .var "write_data", 31 0;
v0x619202cef2e0_0 .var "write_enable", 0 0;
v0x619202cef3b0_0 .var "write_reg", 3 0;
S_0x619202c78490 .scope module, "alu_unit" "alu" 2 27, 3 1 0, S_0x619202ccb290;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0x619202cc7370_0 .net "A", 31 0, v0x619202cee360_0;  alias, 1 drivers
v0x619202cedcf0_0 .net "B", 31 0, v0x619202cee440_0;  alias, 1 drivers
v0x619202ceddd0_0 .net "opcode", 3 0, v0x619202ceef90_0;  1 drivers
v0x619202cede90_0 .var "result", 31 0;
E_0x619202cbdb00 .event anyedge, v0x619202ceddd0_0, v0x619202cc7370_0, v0x619202cedcf0_0;
S_0x619202cedff0 .scope module, "reg_bank" "register_bank" 2 16, 4 1 0, S_0x619202ccb290;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "read_reg1";
    .port_info 1 /INPUT 4 "read_reg2";
    .port_info 2 /INPUT 4 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out1";
    .port_info 6 /OUTPUT 32 "data_out2";
v0x619202cee360_0 .var "data_out1", 31 0;
v0x619202cee440_0 .var "data_out2", 31 0;
v0x619202cee4e0_0 .net "read_reg1", 3 0, v0x619202cef050_0;  1 drivers
v0x619202cee580_0 .net "read_reg2", 3 0, v0x619202cef140_0;  1 drivers
v0x619202cee660 .array "registers", 0 15, 31 0;
v0x619202cee970_0 .net "write_data", 31 0, v0x619202cef210_0;  1 drivers
v0x619202ceea50_0 .net "write_enable", 0 0, v0x619202cef2e0_0;  1 drivers
v0x619202ceeb10_0 .net "write_reg", 3 0, v0x619202cef3b0_0;  1 drivers
E_0x619202cbd790 .event posedge, v0x619202ceea50_0;
v0x619202cee660_0 .array/port v0x619202cee660, 0;
v0x619202cee660_1 .array/port v0x619202cee660, 1;
v0x619202cee660_2 .array/port v0x619202cee660, 2;
E_0x619202c9c250/0 .event anyedge, v0x619202cee4e0_0, v0x619202cee660_0, v0x619202cee660_1, v0x619202cee660_2;
v0x619202cee660_3 .array/port v0x619202cee660, 3;
v0x619202cee660_4 .array/port v0x619202cee660, 4;
v0x619202cee660_5 .array/port v0x619202cee660, 5;
v0x619202cee660_6 .array/port v0x619202cee660, 6;
E_0x619202c9c250/1 .event anyedge, v0x619202cee660_3, v0x619202cee660_4, v0x619202cee660_5, v0x619202cee660_6;
v0x619202cee660_7 .array/port v0x619202cee660, 7;
v0x619202cee660_8 .array/port v0x619202cee660, 8;
v0x619202cee660_9 .array/port v0x619202cee660, 9;
v0x619202cee660_10 .array/port v0x619202cee660, 10;
E_0x619202c9c250/2 .event anyedge, v0x619202cee660_7, v0x619202cee660_8, v0x619202cee660_9, v0x619202cee660_10;
v0x619202cee660_11 .array/port v0x619202cee660, 11;
v0x619202cee660_12 .array/port v0x619202cee660, 12;
v0x619202cee660_13 .array/port v0x619202cee660, 13;
v0x619202cee660_14 .array/port v0x619202cee660, 14;
E_0x619202c9c250/3 .event anyedge, v0x619202cee660_11, v0x619202cee660_12, v0x619202cee660_13, v0x619202cee660_14;
v0x619202cee660_15 .array/port v0x619202cee660, 15;
E_0x619202c9c250/4 .event anyedge, v0x619202cee660_15, v0x619202cee580_0;
E_0x619202c9c250 .event/or E_0x619202c9c250/0, E_0x619202c9c250/1, E_0x619202c9c250/2, E_0x619202c9c250/3, E_0x619202c9c250/4;
S_0x619202ccb4d0 .scope module, "top_processor" "top_processor" 5 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rx";
    .port_info 3 /INPUT 4 "ry";
    .port_info 4 /INPUT 4 "rz";
    .port_info 5 /INPUT 4 "op";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /OUTPUT 32 "result_out";
L_0x619202cf1640 .functor BUFZ 32, v0x619202cf1080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x619202cf0a90_0 .net "alu_result", 31 0, v0x619202cefa70_0;  1 drivers
o0x7a80fd8f2d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x619202cf0bc0_0 .net "clk", 0 0, o0x7a80fd8f2d68;  0 drivers
o0x7a80fd8f2738 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x619202cf0c80_0 .net "op", 3 0, o0x7a80fd8f2738;  0 drivers
v0x619202cf0d50_0 .net "operand1", 31 0, v0x619202cf0030_0;  1 drivers
v0x619202cf0e40_0 .net "operand2", 31 0, v0x619202cf0110_0;  1 drivers
v0x619202cf0fa0_0 .net "result_out", 31 0, L_0x619202cf1640;  1 drivers
v0x619202cf1080_0 .var "result_reg", 31 0;
o0x7a80fd8f2df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x619202cf1160_0 .net "rst", 0 0, o0x7a80fd8f2df8;  0 drivers
o0x7a80fd8f2be8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x619202cf1220_0 .net "rx", 3 0, o0x7a80fd8f2be8;  0 drivers
o0x7a80fd8f2858 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x619202cf1370_0 .net "ry", 3 0, o0x7a80fd8f2858;  0 drivers
o0x7a80fd8f2888 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x619202cf1410_0 .net "rz", 3 0, o0x7a80fd8f2888;  0 drivers
o0x7a80fd8f2bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x619202cf14b0_0 .net "write_en", 0 0, o0x7a80fd8f2bb8;  0 drivers
E_0x619202cbdd20 .event posedge, v0x619202cf1160_0, v0x619202cf0bc0_0;
S_0x619202cef530 .scope module, "alu_unit" "alu" 5 39, 3 1 0, S_0x619202ccb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 32 "result";
v0x619202cef7a0_0 .net "A", 31 0, v0x619202cf0030_0;  alias, 1 drivers
v0x619202cef8a0_0 .net "B", 31 0, v0x619202cf0110_0;  alias, 1 drivers
v0x619202cef980_0 .net "opcode", 3 0, o0x7a80fd8f2738;  alias, 0 drivers
v0x619202cefa70_0 .var "result", 31 0;
E_0x619202cceaa0 .event anyedge, v0x619202cef980_0, v0x619202cef7a0_0, v0x619202cef8a0_0;
S_0x619202cefc00 .scope module, "reg_bank" "register_bank" 5 28, 4 1 0, S_0x619202ccb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "read_reg1";
    .port_info 1 /INPUT 4 "read_reg2";
    .port_info 2 /INPUT 4 "write_reg";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out1";
    .port_info 6 /OUTPUT 32 "data_out2";
v0x619202cf0030_0 .var "data_out1", 31 0;
v0x619202cf0110_0 .var "data_out2", 31 0;
v0x619202cf01e0_0 .net "read_reg1", 3 0, o0x7a80fd8f2858;  alias, 0 drivers
v0x619202cf02b0_0 .net "read_reg2", 3 0, o0x7a80fd8f2888;  alias, 0 drivers
v0x619202cf0390 .array "registers", 0 15, 31 0;
v0x619202cf0730_0 .net "write_data", 31 0, v0x619202cefa70_0;  alias, 1 drivers
v0x619202cf07f0_0 .net "write_enable", 0 0, o0x7a80fd8f2bb8;  alias, 0 drivers
v0x619202cf0890_0 .net "write_reg", 3 0, o0x7a80fd8f2be8;  alias, 0 drivers
E_0x619202cefef0 .event posedge, v0x619202cf07f0_0;
v0x619202cf0390_0 .array/port v0x619202cf0390, 0;
v0x619202cf0390_1 .array/port v0x619202cf0390, 1;
v0x619202cf0390_2 .array/port v0x619202cf0390, 2;
E_0x619202ceff50/0 .event anyedge, v0x619202cf01e0_0, v0x619202cf0390_0, v0x619202cf0390_1, v0x619202cf0390_2;
v0x619202cf0390_3 .array/port v0x619202cf0390, 3;
v0x619202cf0390_4 .array/port v0x619202cf0390, 4;
v0x619202cf0390_5 .array/port v0x619202cf0390, 5;
v0x619202cf0390_6 .array/port v0x619202cf0390, 6;
E_0x619202ceff50/1 .event anyedge, v0x619202cf0390_3, v0x619202cf0390_4, v0x619202cf0390_5, v0x619202cf0390_6;
v0x619202cf0390_7 .array/port v0x619202cf0390, 7;
v0x619202cf0390_8 .array/port v0x619202cf0390, 8;
v0x619202cf0390_9 .array/port v0x619202cf0390, 9;
v0x619202cf0390_10 .array/port v0x619202cf0390, 10;
E_0x619202ceff50/2 .event anyedge, v0x619202cf0390_7, v0x619202cf0390_8, v0x619202cf0390_9, v0x619202cf0390_10;
v0x619202cf0390_11 .array/port v0x619202cf0390, 11;
v0x619202cf0390_12 .array/port v0x619202cf0390, 12;
v0x619202cf0390_13 .array/port v0x619202cf0390, 13;
v0x619202cf0390_14 .array/port v0x619202cf0390, 14;
E_0x619202ceff50/3 .event anyedge, v0x619202cf0390_11, v0x619202cf0390_12, v0x619202cf0390_13, v0x619202cf0390_14;
v0x619202cf0390_15 .array/port v0x619202cf0390, 15;
E_0x619202ceff50/4 .event anyedge, v0x619202cf0390_15, v0x619202cf02b0_0;
E_0x619202ceff50 .event/or E_0x619202ceff50/0, E_0x619202ceff50/1, E_0x619202ceff50/2, E_0x619202ceff50/3, E_0x619202ceff50/4;
    .scope S_0x619202cedff0;
T_0 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 110, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 120, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 130, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 140, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cee660, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x619202cedff0;
T_1 ;
    %wait E_0x619202c9c250;
    %load/vec4 v0x619202cee4e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cee660, 4;
    %store/vec4 v0x619202cee360_0, 0, 32;
    %load/vec4 v0x619202cee580_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cee660, 4;
    %store/vec4 v0x619202cee440_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x619202cedff0;
T_2 ;
    %wait E_0x619202cbd790;
    %load/vec4 v0x619202ceea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x619202cee970_0;
    %load/vec4 v0x619202ceeb10_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x619202cee660, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x619202c78490;
T_3 ;
    %wait E_0x619202cbdb00;
    %load/vec4 v0x619202ceddd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %add;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.1 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %sub;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %and;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %or;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %xor;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.5 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %or;
    %inv;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x619202cc7370_0;
    %inv;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x619202cc7370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x619202cc7370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x619202cc7370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.10 ;
    %load/vec4 v0x619202cc7370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.11 ;
    %load/vec4 v0x619202cc7370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x619202cedcf0_0;
    %load/vec4 v0x619202cc7370_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x619202cedcf0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x619202cc7370_0;
    %load/vec4 v0x619202cedcf0_0;
    %xor;
    %store/vec4 v0x619202cede90_0, 0, 32;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x619202ccb290;
T_4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x619202cef050_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x619202cef140_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x619202cef3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619202cef2e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 44 "$display", "Initial Values: R1 = %d, R9 = %d", v0x619202ceedb0_0, v0x619202ceeea0_0 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x619202cef210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x619202cef2e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619202cef2e0_0, 0, 1;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cee660, 4;
    %vpi_call 2 51 "$display", "Wrote 100 to R3. R3 now = %d", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x619202ceef90_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 65 "$display", "ADD: R1 (%d) + R9 (%d) = R3 (%d)", v0x619202ceedb0_0, v0x619202ceeea0_0, v0x619202ceecd0_0 {0 0 0};
    %load/vec4 v0x619202ceecd0_0;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x619202cee660, 4, 0;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cee660, 4;
    %vpi_call 2 68 "$display", "After ADD: R3 = %b", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x619202cef050_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x619202cef140_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x619202cef3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619202cef2e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x619202ceef90_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 78 "$display", "ADD: R1 (%d) + R3 (%d) = R2 (%d)", v0x619202ceedb0_0, v0x619202ceeea0_0, v0x619202ceecd0_0 {0 0 0};
    %load/vec4 v0x619202ceecd0_0;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x619202cee660, 4, 0;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cee660, 4;
    %vpi_call 2 81 "$display", "After ADD: R2 = %b", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x619202cef050_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x619202cef140_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x619202cef3b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x619202cef2e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x619202ceef90_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 91 "$display", "ADD: R2 (%d) + R9 (%d) = R2 (%d)", v0x619202ceedb0_0, v0x619202ceeea0_0, v0x619202ceecd0_0 {0 0 0};
    %load/vec4 v0x619202ceecd0_0;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x619202cee660, 4, 0;
    %load/vec4 v0x619202cef3b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cee660, 4;
    %vpi_call 2 94 "$display", "After ADD: R2 = %b", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x619202cefc00;
T_5 ;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 90, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 110, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 120, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 130, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 140, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x619202cf0390, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x619202cefc00;
T_6 ;
    %wait E_0x619202ceff50;
    %load/vec4 v0x619202cf01e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cf0390, 4;
    %store/vec4 v0x619202cf0030_0, 0, 32;
    %load/vec4 v0x619202cf02b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x619202cf0390, 4;
    %store/vec4 v0x619202cf0110_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x619202cefc00;
T_7 ;
    %wait E_0x619202cefef0;
    %load/vec4 v0x619202cf07f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x619202cf0730_0;
    %load/vec4 v0x619202cf0890_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x619202cf0390, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x619202cef530;
T_8 ;
    %wait E_0x619202cceaa0;
    %load/vec4 v0x619202cef980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.0 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %add;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.1 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %sub;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.2 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %and;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.3 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %or;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.4 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %xor;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.5 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %or;
    %inv;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.6 ;
    %load/vec4 v0x619202cef7a0_0;
    %inv;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.7 ;
    %load/vec4 v0x619202cef7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.8 ;
    %load/vec4 v0x619202cef7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.9 ;
    %load/vec4 v0x619202cef7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.10 ;
    %load/vec4 v0x619202cef7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.11 ;
    %load/vec4 v0x619202cef7a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.12 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.19, 8;
T_8.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.19, 8;
 ; End of false expr.
    %blend;
T_8.19;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.13 ;
    %load/vec4 v0x619202cef8a0_0;
    %load/vec4 v0x619202cef7a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.21, 8;
T_8.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.21, 8;
 ; End of false expr.
    %blend;
T_8.21;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.14 ;
    %load/vec4 v0x619202cef8a0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.15 ;
    %load/vec4 v0x619202cef7a0_0;
    %load/vec4 v0x619202cef8a0_0;
    %xor;
    %store/vec4 v0x619202cefa70_0, 0, 32;
    %jmp T_8.17;
T_8.17 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x619202ccb4d0;
T_9 ;
    %wait E_0x619202cbdd20;
    %load/vec4 v0x619202cf1160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x619202cf1080_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x619202cf0a90_0;
    %assign/vec4 v0x619202cf1080_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_topprocessor.v";
    "alu.v";
    "register_bank.v";
    "top_processor.v";
