<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.503</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4063389</Best-caseLatency>
            <Average-caseLatency>4063389</Average-caseLatency>
            <Worst-caseLatency>4063389</Worst-caseLatency>
            <Best-caseRealTimeLatency>40.634 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>40.634 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>40.634 ms</Worst-caseRealTimeLatency>
            <Interval-min>4063390</Interval-min>
            <Interval-max>4063390</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <time_loop>
                <Slack>7.30</Slack>
                <TripCount>30</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>3932310</Latency>
                <AbsoluteTimeLatency>39323100</AbsoluteTimeLatency>
                <IterationLatency>131077</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </time_loop>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:95</SourceLocation>
            <SummaryOfLoopViolations>
                <time_loop>
                    <Name>time_loop</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:95</SourceLocation>
                </time_loop>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>178</BRAM_18K>
            <DSP>6</DSP>
            <FF>624</FF>
            <LUT>1699</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_in_address0</name>
            <Object>A_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_in_ce0</name>
            <Object>A_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_in_q0</name>
            <Object>A_in</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_out_address0</name>
            <Object>A_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_out_ce0</name>
            <Object>A_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_out_we0</name>
            <Object>A_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_out_d0</name>
            <Object>A_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50</InstName>
                    <ModuleName>top_kernel_Pipeline_load_in_VITIS_LOOP_88_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>50</ID>
                    <BindInstances>icmp_ln87_fu_101_p2 add_ln87_1_fu_107_p2 add_ln87_fu_119_p2 icmp_ln88_fu_125_p2 select_ln87_fu_131_p3 select_ln87_1_fu_139_p3 add_ln90_fu_163_p2 add_ln88_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_row_loop_col_loop_fu_58</InstName>
                    <ModuleName>top_kernel_Pipeline_row_loop_col_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>58</ID>
                    <BindInstances>line_buf_1_U line_buf_U icmp_ln110_fu_275_p2 add_ln110_1_fu_281_p2 add_ln110_fu_293_p2 icmp_ln111_fu_299_p2 select_ln110_fu_305_p3 select_ln110_1_fu_313_p3 icmp_fu_343_p2 empty_12_fu_349_p2 add_ln155_fu_373_p2 empty_13_fu_501_p3 icmp_ln133_fu_395_p2 and_ln133_fu_401_p2 add_ln135_fu_407_p2 add_ln148_fu_417_p2 add_ln137_1_fu_431_p2 add_ln137_fu_527_p2 sum_axis_fu_557_p2 add_ln140_1_fu_575_p2 add_ln140_fu_585_p2 sum_diag_fu_615_p2 mul_39s_26ns_65_1_1_U4 mul_39s_24ns_63_1_1_U3 out_1_fu_725_p2 xor_ln145_fu_743_p2 and_ln145_fu_749_p2 xor_ln145_1_fu_754_p2 or_ln145_2_fu_759_p2 xor_ln145_2_fu_765_p2 xor_ln145_4_fu_770_p2 xor_ln145_3_fu_775_p2 or_ln145_fu_781_p2 and_ln145_1_fu_787_p2 and_ln145_2_fu_793_p2 or_ln145_3_fu_799_p2 xor_ln145_5_fu_805_p2 and_ln145_3_fu_811_p2 select_ln145_fu_816_p3 or_ln145_1_fu_824_p2 out_2_fu_830_p3 add_ln147_fu_876_p2 xor_ln147_fu_890_p2 and_ln147_fu_896_p2 xor_ln147_1_fu_902_p2 icmp_ln147_fu_932_p2 icmp_ln147_1_fu_938_p2 icmp_ln147_2_fu_944_p2 select_ln147_fu_950_p3 xor_ln147_2_fu_958_p2 and_ln147_1_fu_964_p2 select_ln147_1_fu_970_p3 and_ln147_2_fu_978_p2 xor_ln147_3_fu_984_p2 or_ln147_fu_990_p2 and_ln147_3_fu_996_p2 and_ln147_4_fu_1002_p2 or_ln147_2_fu_1008_p2 xor_ln147_4_fu_1014_p2 and_ln147_5_fu_1020_p2 select_ln147_2_fu_1026_p3 or_ln147_1_fu_1034_p2 select_ln147_3_fu_1040_p3 icmp_ln75_fu_437_p2 icmp_ln75_1_fu_443_p2 or_ln75_fu_449_p2 icmp_ln75_2_fu_459_p2 icmp_ln75_3_fu_465_p2 or_ln75_1_fu_471_p2 add_ln111_fu_477_p2 mem_B_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67</InstName>
                    <ModuleName>top_kernel_Pipeline_store_out_VITIS_LOOP_163_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>67</ID>
                    <BindInstances>icmp_ln162_fu_101_p2 add_ln162_1_fu_107_p2 add_ln162_fu_119_p2 icmp_ln163_fu_125_p2 select_ln162_fu_131_p3 select_ln162_1_fu_139_p3 add_ln165_fu_163_p2 add_ln163_fu_174_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln95_fu_83_p2 t_2_fu_89_p2 mem_A_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_load_in_VITIS_LOOP_88_1</Name>
            <Loops>
                <load_in_VITIS_LOOP_88_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65538</Best-caseLatency>
                    <Average-caseLatency>65538</Average-caseLatency>
                    <Worst-caseLatency>65538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65537</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_in_VITIS_LOOP_88_1>
                        <Name>load_in_VITIS_LOOP_88_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65536</Latency>
                        <AbsoluteTimeLatency>0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </load_in_VITIS_LOOP_88_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:88</SourceLocation>
                    <SummaryOfLoopViolations>
                        <load_in_VITIS_LOOP_88_1>
                            <Name>load_in_VITIS_LOOP_88_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:87</SourceLocation>
                        </load_in_VITIS_LOOP_88_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_101_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_107_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_119_p2" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln88_fu_125_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_131_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_1_fu_139_p3" SOURCE="top.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_163_p2" SOURCE="top.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_in_VITIS_LOOP_88_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_174_p2" SOURCE="top.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_row_loop_col_loop</Name>
            <Loops>
                <row_loop_col_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131075</Best-caseLatency>
                    <Average-caseLatency>131075</Average-caseLatency>
                    <Worst-caseLatency>131075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.311 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.311 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.311 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131074</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <row_loop_col_loop>
                        <Name>row_loop_col_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>131073</Latency>
                        <AbsoluteTimeLatency>1.311 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </row_loop_col_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:111</SourceLocation>
                    <SummaryOfLoopViolations>
                        <row_loop_col_loop>
                            <Name>row_loop_col_loop</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:110</SourceLocation>
                        </row_loop_col_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>90</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>500</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1163</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:101" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:101" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_275_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_281_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_293_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln111_fu_299_p2" SOURCE="top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_fu_305_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln110_1_fu_313_p3" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln110_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_fu_343_p2" SOURCE="top.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_349_p2" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_373_p2" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="empty_13_fu_501_p3" SOURCE="top.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln133_fu_395_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_fu_401_p2" SOURCE="top.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_407_p2" SOURCE="top.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_417_p2" SOURCE="top.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_431_p2" SOURCE="top.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_527_p2" SOURCE="top.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_557_p2" SOURCE="top.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_1_fu_575_p2" SOURCE="top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_585_p2" SOURCE="top.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_615_p2" SOURCE="top.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U4" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U3" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln145_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="out_1_fu_725_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_fu_743_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln145_fu_749_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_1_fu_754_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln145_2_fu_759_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln145_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_2_fu_765_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_4_fu_770_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_3_fu_775_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln145_fu_781_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln145_1_fu_787_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln145_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln145_2_fu_793_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln145_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln145_3_fu_799_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln145_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_5_fu_805_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln145_3_fu_811_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln145_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln145_fu_816_p3" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln145_1_fu_824_p2" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln145_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="out_2_fu_830_p3" SOURCE="top.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_876_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln147_fu_890_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_fu_896_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln147_1_fu_902_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_fu_932_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_1_fu_938_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln147_2_fu_944_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln147_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_fu_950_p3" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln147_2_fu_958_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln147_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_1_fu_964_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_1_fu_970_p3" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_2_fu_978_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln147_3_fu_984_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln147_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln147_fu_990_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_3_fu_996_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_4_fu_1002_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln147_2_fu_1008_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln147_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln147_4_fu_1014_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln147_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_5_fu_1020_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_2_fu_1026_p3" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln147_1_fu_1034_p2" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln147_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln147_3_fu_1040_p3" SOURCE="top.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln147_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_437_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_1_fu_443_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_fu_449_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_2_fu_459_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_3_fu_465_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="or" PRAGMA="" RTLNAME="or_ln75_1_fu_471_p2" SOURCE="top.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln75_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="row_loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_477_p2" SOURCE="top.cpp:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="88" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="mem_B_U" SOURCE="" STORAGESIZE="24 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="mem_B" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_store_out_VITIS_LOOP_163_3</Name>
            <Loops>
                <store_out_VITIS_LOOP_163_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.746</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65538</Best-caseLatency>
                    <Average-caseLatency>65538</Average-caseLatency>
                    <Worst-caseLatency>65538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65537</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <store_out_VITIS_LOOP_163_3>
                        <Name>store_out_VITIS_LOOP_163_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65536</Latency>
                        <AbsoluteTimeLatency>0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </store_out_VITIS_LOOP_163_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <store_out_VITIS_LOOP_163_3>
                            <Name>store_out_VITIS_LOOP_163_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:162</SourceLocation>
                        </store_out_VITIS_LOOP_163_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>55</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>193</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln162_fu_101_p2" SOURCE="top.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_1_fu_107_p2" SOURCE="top.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_119_p2" SOURCE="top.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln162" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln163_fu_125_p2" SOURCE="top.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln162_fu_131_p3" SOURCE="top.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln162_1_fu_139_p3" SOURCE="top.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln162_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_163_p2" SOURCE="top.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="store_out_VITIS_LOOP_163_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_174_p2" SOURCE="top.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <time_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4063389</Best-caseLatency>
                    <Average-caseLatency>4063389</Average-caseLatency>
                    <Worst-caseLatency>4063389</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.634 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.634 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.634 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4063390</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <time_loop>
                        <Name>time_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3932310</Latency>
                        <AbsoluteTimeLatency>39.323 ms</AbsoluteTimeLatency>
                        <IterationLatency>131077</IterationLatency>
                        <PipelineDepth>131077</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_row_loop_col_loop_fu_58</Instance>
                        </InstanceList>
                    </time_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <time_loop>
                            <Name>time_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:95</SourceLocation>
                        </time_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>178</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>41</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>624</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1699</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="time_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_83_p2" SOURCE="top.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="time_loop" OPTYPE="add" PRAGMA="" RTLNAME="t_2_fu_89_p2" SOURCE="top.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="t_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="88" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="mem_A_U" SOURCE="" STORAGESIZE="24 65536 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="mem_A" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_in" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt; const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_in_address0" name="A_in_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_in_ce0" name="A_in_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_in_q0" name="A_in_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_out" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_out_address0" name="A_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_out_ce0" name="A_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_out_we0" name="A_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_out_d0" name="A_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_in_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="A_in_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_in_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_in_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_in_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_in_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="A_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_in_address0">out, 16</column>
                    <column name="A_in_q0">in, 24</column>
                    <column name="A_out_address0">out, 16</column>
                    <column name="A_out_d0">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_in">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt; const *</column>
                    <column name="A_out">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A_in">A_in_address0, port, offset</column>
                    <column name="A_in">A_in_ce0, port, </column>
                    <column name="A_in">A_in_q0, port, </column>
                    <column name="A_out">A_out_address0, port, offset</column>
                    <column name="A_out">A_out_ce0, port, </column>
                    <column name="A_out">A_out_we0, port, </column>
                    <column name="A_out">A_out_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="top.cpp:89" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="top.cpp:102" status="valid" parentFunction="top_kernel" variable="line_buf" isDirective="0" options="variable=line_buf complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:106" status="valid" parentFunction="top_kernel" variable="win" isDirective="0" options="variable=win complete dim=0"/>
        <Pragma type="pipeline" location="top.cpp:112" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:164" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="top_kernel" options="0" pragmaLocId="top.cpp:95:0" srcPragmaType="performance" srcPragmaLoc="top.cpp:95:0" srcPragmaSource="directive" srcIsDirective="1" srcIsSlxDirective="0" loopName="time_loop" loopLoc="top.cpp:95:16"/>
    </AutoPragmaReport>
</profile>

