{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1532037589815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532037589851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 19 18:59:49 2018 " "Processing started: Thu Jul 19 18:59:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532037589851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532037589851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532037589851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1532037590425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1532037590426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 5 5 " "Found 5 design units, including 5 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532037621298 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532037621298 ""} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Found entity 3: regn" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532037621298 ""} { "Info" "ISGN_ENTITY_NAME" "4 ula " "Found entity 4: ula" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532037621298 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplexador " "Found entity 5: multiplexador" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532037621298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532037621298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Xreg proc.v(68) " "Verilog HDL Implicit Net warning at proc.v(68): created implicit net for \"Xreg\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yreg proc.v(69) " "Verilog HDL Implicit Net warning at proc.v(69): created implicit net for \"Yreg\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 proc.v(72) " "Verilog HDL Implicit Net warning at proc.v(72): created implicit net for \"R0\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 proc.v(73) " "Verilog HDL Implicit Net warning at proc.v(73): created implicit net for \"R1\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 proc.v(74) " "Verilog HDL Implicit Net warning at proc.v(74): created implicit net for \"R2\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 proc.v(75) " "Verilog HDL Implicit Net warning at proc.v(75): created implicit net for \"R3\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4 proc.v(76) " "Verilog HDL Implicit Net warning at proc.v(76): created implicit net for \"R4\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5 proc.v(77) " "Verilog HDL Implicit Net warning at proc.v(77): created implicit net for \"R5\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6 proc.v(78) " "Verilog HDL Implicit Net warning at proc.v(78): created implicit net for \"R6\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7 proc.v(79) " "Verilog HDL Implicit Net warning at proc.v(79): created implicit net for \"R7\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Aout proc.v(82) " "Verilog HDL Implicit Net warning at proc.v(82): created implicit net for \"Aout\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gout proc.v(83) " "Verilog HDL Implicit Net warning at proc.v(83): created implicit net for \"Gout\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRout proc.v(86) " "Verilog HDL Implicit Net warning at proc.v(86): created implicit net for \"IRout\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Uout proc.v(89) " "Verilog HDL Implicit Net warning at proc.v(89): created implicit net for \"Uout\"" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "Tstep_Q proc.v(1) " "Verilog HDL Module Declaration error at proc.v(1): port \"Tstep_Q\" is not declared as port" {  } { { "proc.v" "" { Text "/home/alfredo/Desktop/PSD-Processador/proc.v" 1 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1532037621299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532037621580 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 19 19:00:21 2018 " "Processing ended: Thu Jul 19 19:00:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532037621580 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532037621580 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532037621580 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1532037621580 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1532037622229 ""}
