
---------- Begin Simulation Statistics ----------
final_tick                               734424899000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 588619                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855660                       # Number of bytes of host memory used
host_op_rate                                   650691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2675.75                       # Real time elapsed on the host
host_tick_rate                               46124329                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1575000003                       # Number of instructions simulated
sim_ops                                    1741087481                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123417                       # Number of seconds simulated
sim_ticks                                123417311750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   201                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       612456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1224526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.977764                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      38176496                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     38184987                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       935348                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     63295677                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       638363                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       641633                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses         3270                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      73978243                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2116057                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        54801                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       147003453                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      151279937                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       934822                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         59790787                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     32410677                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        52314                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     59443853                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    500336075                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    537411016                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    238892925                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.249590                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.865103                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    103634423     43.38%     43.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     35040620     14.67%     58.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     23309255      9.76%     67.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19908823      8.33%     76.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4984401      2.09%     78.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6729614      2.82%     81.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      6971457      2.92%     83.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5903655      2.47%     86.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     32410677     13.57%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    238892925                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1881177                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       366395447                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            98844719                       # Number of loads committed
system.switch_cpus_1.commit.membars             52113                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          108      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    257949787     48.00%     48.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      2918816      0.54%     48.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       192111      0.04%     48.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     35651637      6.63%     55.21% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp      5033444      0.94%     56.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt      5627999      1.05%     57.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult     34879555      6.49%     63.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     47311304      8.80%     72.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      4030410      0.75%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          241      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          262      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp          236      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          366      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     73.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     98844719     18.39%     91.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     44970021      8.37%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    537411016                       # Class of committed instruction
system.switch_cpus_1.commit.refs            143814740                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       192422904                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         500000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           537074941                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.493669                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.493669                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    142755945                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          532                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     36103067                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    610403895                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       24728178                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        22915864                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       947091                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1990                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     55471209                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          73978243                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        70317940                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           245091105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          353                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            594054502                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1895240                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.299708                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles       779163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     40930916                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.406690                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    246818290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.588888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.159934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      119779790     48.53%     48.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19276218      7.81%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13497363      5.47%     61.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       10634433      4.31%     66.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       12161262      4.93%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8607853      3.49%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       11687668      4.74%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       10389252      4.21%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       40784451     16.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    246818290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 16333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       987517                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       63481310                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              384255                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.338198                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          154508302                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         46570227                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       7516677                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    108617739                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        52778                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        11250                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     47630928                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    596964690                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107938075                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1278443                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    577148337                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       570710                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      6609501                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       947091                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      7204529                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       553529                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4815852                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         4080                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      2598636                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      9773005                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      2660904                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4080                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       499286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       488231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       668264115                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           573501652                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.578991                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       386919209                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.323425                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            574260296                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      531318787                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     283812106                       # number of integer regfile writes
system.switch_cpus_1.ipc                     2.025648                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               2.025648                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          129      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    279763947     48.37%     48.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      2920468      0.50%     48.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       192127      0.03%     48.90% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     40106378      6.93%     55.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp      5407882      0.93%     56.77% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt      5629246      0.97%     57.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult     36210485      6.26%     64.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     48823349      8.44%     72.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      4070134      0.70%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          271      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          296      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp          260      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          391      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     73.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    108513095     18.76%     91.91% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     46788329      8.09%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    578426787                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           9221919                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.015943                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult        89368      0.97%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult      3413429     37.01%     37.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc      5718355     62.01%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc          767      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    375653645                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1000719849                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    371513860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    429306242                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        596527657                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       578426787                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        52778                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     59505403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2791737                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          464                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     64968483                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    246818290                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.343533                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.630450                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     56639450     22.95%     22.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     29577972     11.98%     34.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     33693111     13.65%     48.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     26168435     10.60%     59.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    100739322     40.82%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    246818290                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.343378                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses    211994932                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads    414965664                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    201987792                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    226783672                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     12551217                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2222489                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    108617739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     47630928                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     840646447                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    128712391                       # number of misc regfile writes
system.switch_cpus_1.numCycles              246834623                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      25642437                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    708558019                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     78386329                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       39565838                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       521707                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        13360                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1635550008                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    605214555                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    808668198                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        63295899                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     18086134                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       947091                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    106114193                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      100110020                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    553570961                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     11252829                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       424315                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       209244339                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        52824                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    350962045                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          803228099                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1201639445                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      333351503                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     190458086                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       613282                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       610693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1226905                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         610693                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19271                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       601735                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10721                       # Transaction distribution
system.membus.trans_dist::ReadExReq            592799                       # Transaction distribution
system.membus.trans_dist::ReadExResp           592799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19271                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1836596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1836596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     77683520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77683520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            612070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  612070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              612070                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3663395500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3171176000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 734424899000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1203375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          622360                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           593010                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          593010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           346                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20267                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1839831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1840528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     77754688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77777152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1212458                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38511040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1826081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.334428                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471790                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1215388     66.56%     66.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 610693     33.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1826081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1215097500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         919915500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            519000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data         1553                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1553                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data         1553                       # number of overall hits
system.l2.overall_hits::total                    1553                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          346                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       611724                       # number of demand (read+write) misses
system.l2.demand_misses::total                 612070                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          346                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       611724                       # number of overall misses
system.l2.overall_misses::total                612070                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     24574000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  51175370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51199944000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     24574000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  51175370000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51199944000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       613277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               613623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       613277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              613623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.997468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.997468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 71023.121387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 83657.613564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83650.471351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 71023.121387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 83657.613564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83650.471351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              601735                       # number of writebacks
system.l2.writebacks::total                    601735                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       611724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            612070                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       611724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           612070                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     23882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  49951922000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49975804000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     23882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  49951922000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49975804000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.997468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.997468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69023.121387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81657.613564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81650.471351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69023.121387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81657.613564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81650.471351                       # average overall mshr miss latency
system.l2.replacements                        1212458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       601640                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           601640                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       601640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       601640                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10691                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10691                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   211                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       592799                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              592799                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  49882965500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49882965500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       593010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            593010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.999644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84148.194413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84148.194413                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       592799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         592799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  48697367500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  48697367500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82148.194413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82148.194413                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     24574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24574000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            346                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 71023.121387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71023.121387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     23882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69023.121387                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69023.121387                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data         1342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        18925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   1292404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1292404500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data        20267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.933784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.933784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 68290.858653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 68290.858653                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        18925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18925                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   1254554500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1254554500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.933784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.933784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 66290.858653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66290.858653                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                     1248450                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1228842                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.015956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     796.918102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       130.266140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14669.602425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.969463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.906759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   785.337111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.048640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.895361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.047933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          523                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15628                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20842938                       # Number of tag accesses
system.l2.tags.data_accesses                 20842938                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     39150336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39172480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     38511040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38511040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       611724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              612070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       601735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             601735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       179424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    317219160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             317398584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       179424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           179424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      312039206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            312039206                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      312039206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       179424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    317219160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            629437790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    601735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    611723.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007783703500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37565                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37565                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1590267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             565457                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      612070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     601735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    612070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   601735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             36916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39423                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18052880500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3060345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29529174250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29494.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48244.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   564538                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  556137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                612070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               601735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  209479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   91589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  42614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  43671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  49702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        93102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    834.372280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   672.131612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.829512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7325      7.87%      7.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4979      5.35%     13.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3212      3.45%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2323      2.50%     19.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2483      2.67%     21.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1867      2.01%     23.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1790      1.92%     25.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2318      2.49%     28.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66805     71.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        93102                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.293198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.952476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.572136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           7680     20.44%     20.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         29572     78.72%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           192      0.51%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            55      0.15%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            25      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            10      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37565                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.211734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            37260     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.07%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              216      0.58%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               46      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37565                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39172416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38509440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39172480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38511040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       317.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       312.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    317.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    312.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124105724000                       # Total gap between requests
system.mem_ctrls.avgGap                     102245.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        22144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     39150272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     38509440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 179423.775206317456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 317218641.735647797585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 312026242.136974751949                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       611724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       601735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     12331250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29516843000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2951938256000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35639.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     48251.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4905711.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            328854120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            174786315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2179320780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1567184940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9742044000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11692741740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37545728640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        63230660535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.332181                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97408706250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4121000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21887605500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            335908440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            178535775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2190851880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1573741260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9742044000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12213962850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37106805600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        63341849805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.233102                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  96265466750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4121000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23030845000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000002239                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000297                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     70317448                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1145319984                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000002239                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000297                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     70317448                       # number of overall hits
system.cpu.icache.overall_hits::total      1145319984                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          791                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          791                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          487                       # number of overall misses
system.cpu.icache.overall_misses::total          1278                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     31979000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31979000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     31979000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31979000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000003030                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     70317935                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1145321262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000003030                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     70317935                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1145321262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 65665.297741                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25022.691706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 65665.297741                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25022.691706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1143                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     24926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24926500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     24926500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24926500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72041.907514                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72041.907514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72041.907514                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72041.907514                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000002239                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000297                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     70317448                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1145319984                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          791                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1278                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     31979000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31979000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000003030                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     70317935                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1145321262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 65665.297741                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25022.691706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     24926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24926500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72041.907514                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72041.907514                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           793.450251                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1145321121                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1137                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1007318.488127                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   750.666583                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    42.783668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.183268                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.010445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.193713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1132                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4581286185                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4581286185                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    355924955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     23514790                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    141940958                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        521380703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    356663030                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     23607476                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    142197648                       # number of overall hits
system.cpu.dcache.overall_hits::total       522468154                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       146473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        14634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4745649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4906756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       146478                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        14634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4745650                       # number of overall misses
system.cpu.dcache.overall_misses::total       4906762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    952369500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 320932352631                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321884722131                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    952369500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 320932352631                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321884722131                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    356071428                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     23529424                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    146686607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    526287459                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    356809508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     23622110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    146943298                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    527374916                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000411                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000622                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.032352                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009323                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000411                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000620                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.032296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65079.233292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 67626.651830                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65600.311516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65079.233292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 67626.637580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65600.231299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     23451437                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            555212                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.238707                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       757783                       # number of writebacks
system.cpu.dcache.writebacks::total            757783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      4132373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4132373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      4132373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4132373                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        14634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       613276                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627910                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        14634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       613277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       627911                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    945052500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  52053310865                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52998363365                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    945052500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  52053393865                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52998446365                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001191                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 64579.233292                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 84877.462782                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84404.394523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 64579.233292                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 84877.459720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84404.392286                       # average overall mshr miss latency
system.cpu.dcache.replacements                 770293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    196368650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13910018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    101683256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       311961924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        43514                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         44947                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data   2661773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2661773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    196370083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13910018                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101726770                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    312006871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 61170.496852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59220.259417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        23248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        20266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   1317049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1317049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 64988.108161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64988.108161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    159556298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9604772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     40257702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      209418772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       145032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      4702135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4861801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    952369500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 318270579631                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 319222949131                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    159701330                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      9619406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     44959837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    214280573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.001521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.104585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022689                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 65079.233292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 67686.397696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65659.402582                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      4109125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4109125                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14634                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       593010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       607644                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    945052500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  50736261865                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  51681314365                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.001521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.013190                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002836                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64579.233292                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 85557.177560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85051.961946                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       738075                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        92686                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       256690                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1087451                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       738080                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        92686                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       256691                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1087457                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000007                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000006                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data        83000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        83000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000004                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data        83000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1594677                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        18230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data        52397                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1665304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data         4000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total         4000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1594677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        18230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data        52398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1665305                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.000019                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data         4000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1594677                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        18230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data        52113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1665020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1594677                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        18230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data        52113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1665020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4069.421896                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           526572867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            774389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            679.984952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3167.012014                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   235.846373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   666.563509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.773196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.057580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.162735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1888                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1567                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4246416317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4246416317                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 734424899000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 560723711000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 173701188000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
