{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493886392917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493886392923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 16:26:32 2017 " "Processing started: Thu May  4 16:26:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493886392923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493886392923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map basicclock -c basicclock --generate_functional_sim_netlist " "Command: quartus_map basicclock -c basicclock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493886392924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493886393095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicclock.v 1 1 " "Found 1 design units, including 1 entities, in source file basicclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 basicclock " "Found entity 1: basicclock" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitleds.v 1 1 " "Found 1 design units, including 1 entities, in source file digitleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitleds " "Found entity 1: digitleds" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Found entity 1: rtc" {  } { { "rtc.bdf" "" { Schematic "/home/kmash/altera/projects/week6/basicclock/rtc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rtc " "Elaborating entity \"rtc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493886393258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitleds digitleds:inst2 " "Elaborating entity \"digitleds\" for hierarchy \"digitleds:inst2\"" {  } { { "rtc.bdf" "inst2" { Schematic "/home/kmash/altera/projects/week6/basicclock/rtc.bdf" { { 136 360 544 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 digitleds.v(30) " "Verilog HDL assignment warning at digitleds.v(30): truncated value with size 32 to match size of target (17)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393270 "|rtc|digitleds:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 digitleds.v(40) " "Verilog HDL assignment warning at digitleds.v(40): truncated value with size 9 to match size of target (8)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393270 "|rtc|digitleds:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digitleds.v(42) " "Verilog HDL assignment warning at digitleds.v(42): truncated value with size 32 to match size of target (4)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393270 "|rtc|digitleds:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digitleds.v(45) " "Verilog HDL Case Statement information at digitleds.v(45): all case item expressions in this case statement are onehot" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1493886393271 "|rtc|digitleds:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 digitleds.v(72) " "Verilog HDL assignment warning at digitleds.v(72): truncated value with size 32 to match size of target (1)" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393271 "|rtc|digitleds:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basicclock basicclock:inst " "Elaborating entity \"basicclock\" for hierarchy \"basicclock:inst\"" {  } { { "rtc.bdf" "inst" { Schematic "/home/kmash/altera/projects/week6/basicclock/rtc.bdf" { { 152 168 320 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 basicclock.v(14) " "Verilog HDL assignment warning at basicclock.v(14): truncated value with size 32 to match size of target (27)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393287 "|rtc|basicclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(17) " "Verilog HDL assignment warning at basicclock.v(17): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393287 "|rtc|basicclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(18) " "Verilog HDL assignment warning at basicclock.v(18): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393287 "|rtc|basicclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(19) " "Verilog HDL assignment warning at basicclock.v(19): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393287 "|rtc|basicclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 basicclock.v(23) " "Verilog HDL assignment warning at basicclock.v(23): truncated value with size 32 to match size of target (6)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393288 "|rtc|basicclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(24) " "Verilog HDL assignment warning at basicclock.v(24): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393288 "|rtc|basicclock:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 basicclock.v(25) " "Verilog HDL assignment warning at basicclock.v(25): truncated value with size 32 to match size of target (4)" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1493886393288 "|rtc|basicclock:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst\|Div0\"" {  } { { "basicclock.v" "Div0" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst\|Mod0\"" {  } { { "basicclock.v" "Mod0" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst\|Div1\"" {  } { { "basicclock.v" "Div1" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "basicclock:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"basicclock:inst\|Mod1\"" {  } { { "basicclock.v" "Mod1" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux0\"" {  } { { "digitleds.v" "Mux0" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux1\"" {  } { { "digitleds.v" "Mux1" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux2\"" {  } { { "digitleds.v" "Mux2" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux3\"" {  } { { "digitleds.v" "Mux3" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux4\"" {  } { { "digitleds.v" "Mux4" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux5\"" {  } { { "digitleds.v" "Mux5" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux6\"" {  } { { "digitleds.v" "Mux6" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "digitleds:inst2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"digitleds:inst2\|Mux7\"" {  } { { "digitleds.v" "Mux7" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393348 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493886393348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basicclock:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"basicclock:inst\|lpm_divide:Div0\"" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basicclock:inst\|lpm_divide:Div0 " "Instantiated megafunction \"basicclock:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393423 ""}  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "basicclock:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"basicclock:inst\|lpm_divide:Mod0\"" {  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "basicclock:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"basicclock:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393589 ""}  } { { "basicclock.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/basicclock.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitleds:inst2\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"digitleds:inst2\|lpm_mux:Mux0\"" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitleds:inst2\|lpm_mux:Mux0 " "Instantiated megafunction \"digitleds:inst2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393663 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "/home/kmash/altera/projects/week6/basicclock/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493886393704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493886393704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitleds:inst2\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"digitleds:inst2\|lpm_mux:Mux1\"" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitleds:inst2\|lpm_mux:Mux1 " "Instantiated megafunction \"digitleds:inst2\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393712 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitleds:inst2\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"digitleds:inst2\|lpm_mux:Mux2\"" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitleds:inst2\|lpm_mux:Mux2 " "Instantiated megafunction \"digitleds:inst2\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393720 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitleds:inst2\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"digitleds:inst2\|lpm_mux:Mux3\"" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitleds:inst2\|lpm_mux:Mux3 " "Instantiated megafunction \"digitleds:inst2\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393727 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digitleds:inst2\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"digitleds:inst2\|lpm_mux:Mux4\"" {  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493886393735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digitleds:inst2\|lpm_mux:Mux4 " "Instantiated megafunction \"digitleds:inst2\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493886393735 ""}  } { { "digitleds.v" "" { Text "/home/kmash/altera/projects/week6/basicclock/digitleds.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493886393735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493886393851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 16:26:33 2017 " "Processing ended: Thu May  4 16:26:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493886393851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493886393851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493886393851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493886393851 ""}
