--
--	Conversion of CY8CPROTO-063-BLE_Master.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Oct 08 19:05:13 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_4\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:Net_643_5\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL one : bit;
SIGNAL \I2C:bI2C_UDB:op_clk\ : bit;
SIGNAL zero : bit;
SIGNAL \I2C:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C:bI2C_UDB:contention\ : bit;
SIGNAL \I2C:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C:Net_643_3\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL Net_315 : bit;
SIGNAL \I2C:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL Net_2 : bit;
SIGNAL Net_1 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_314 : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_156 : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_8 : bit;
SIGNAL Net_11 : bit;
SIGNAL tmpIO_0__RST_net_0 : bit;
TERMINAL tmpSIOVREF__RST_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
TERMINAL Net_170 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
TERMINAL Net_159 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL \UART:Net_847\ : bit;
SIGNAL \UART:clock_wire\ : bit;
SIGNAL \UART:Net_22\ : bit;
SIGNAL \UART:Net_23\ : bit;
SIGNAL \UART:tx_wire\ : bit;
SIGNAL \UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART:rx_wire\ : bit;
SIGNAL \UART:cts_wire\ : bit;
SIGNAL \UART:intr_wire\ : bit;
SIGNAL \UART:rts_wire\ : bit;
SIGNAL \UART:tx_en_wire\ : bit;
SIGNAL \UART:Net_145\ : bit;
SIGNAL \UART:Net_146\ : bit;
SIGNAL \UART:Net_154\ : bit;
SIGNAL \UART:Net_155_3\ : bit;
SIGNAL \UART:Net_155_2\ : bit;
SIGNAL \UART:Net_155_1\ : bit;
SIGNAL \UART:Net_155_0\ : bit;
SIGNAL \UART:Net_156\ : bit;
SIGNAL \UART:Net_157\ : bit;
SIGNAL Net_56 : bit;
SIGNAL Net_55 : bit;
SIGNAL \UART:Net_161\ : bit;
SIGNAL Net_53 : bit;
SIGNAL Net_52 : bit;
SIGNAL Net_58 : bit;
SIGNAL Net_59 : bit;
SIGNAL Net_51 : bit;
TERMINAL \ADC:Net_339_3\ : bit;
TERMINAL \ADC:Net_339_2\ : bit;
TERMINAL \ADC:Net_339_1\ : bit;
TERMINAL \ADC:Net_339_0\ : bit;
TERMINAL \ADC:Net_340_3\ : bit;
TERMINAL \ADC:Net_340_2\ : bit;
TERMINAL \ADC:Net_340_1\ : bit;
TERMINAL \ADC:Net_340_0\ : bit;
TERMINAL \ADC:Net_21_0\ : bit;
TERMINAL \ADC:sarmuxOutPlus\ : bit;
TERMINAL \ADC:sarmuxOutMinus\ : bit;
SIGNAL \ADC:Net_428\ : bit;
TERMINAL \ADC:muxoutPlus\ : bit;
TERMINAL \ADC:muxoutMinus\ : bit;
TERMINAL \ADC:vinPlus_3\ : bit;
TERMINAL \ADC:vinPlus_2\ : bit;
TERMINAL \ADC:vinPlus_1\ : bit;
TERMINAL \ADC:vinPlus_0\ : bit;
TERMINAL \ADC:vinMinus_3\ : bit;
TERMINAL \ADC:vinMinus_2\ : bit;
TERMINAL \ADC:vinMinus_1\ : bit;
TERMINAL \ADC:vinMinus_0\ : bit;
TERMINAL \ADC:vinNeg_0\ : bit;
SIGNAL \ADC:Net_40\ : bit;
SIGNAL \ADC:Net_41\ : bit;
SIGNAL \ADC:Net_42\ : bit;
SIGNAL \ADC:Net_43\ : bit;
SIGNAL \ADC:st_sel_1\ : bit;
SIGNAL \ADC:st_sel_0\ : bit;
SIGNAL \ADC:sarClock\ : bit;
SIGNAL \ADC:Net_415\ : bit;
SIGNAL \ADC:Net_29\ : bit;
TERMINAL \ADC:Net_408\ : bit;
TERMINAL \ADC:Net_105\ : bit;
SIGNAL \ADC:Net_423\ : bit;
TERMINAL Net_86 : bit;
SIGNAL \ADC:Net_34\ : bit;
SIGNAL \ADC:Net_33\ : bit;
TERMINAL \ADC:vref\ : bit;
SIGNAL Net_378 : bit;
SIGNAL Net_380 : bit;
SIGNAL Net_382 : bit;
SIGNAL Net_377 : bit;
SIGNAL Net_381_11 : bit;
SIGNAL Net_381_10 : bit;
SIGNAL Net_381_9 : bit;
SIGNAL Net_381_8 : bit;
SIGNAL Net_381_7 : bit;
SIGNAL Net_381_6 : bit;
SIGNAL Net_381_5 : bit;
SIGNAL Net_381_4 : bit;
SIGNAL Net_381_3 : bit;
SIGNAL Net_381_2 : bit;
SIGNAL Net_381_1 : bit;
SIGNAL Net_381_0 : bit;
SIGNAL Net_379_3 : bit;
SIGNAL Net_379_2 : bit;
SIGNAL Net_379_1 : bit;
SIGNAL Net_379_0 : bit;
TERMINAL \ADC:Net_107\ : bit;
TERMINAL Net_87 : bit;
TERMINAL \ADC:Net_110\ : bit;
TERMINAL Net_122 : bit;
TERMINAL \ADC:Net_113\ : bit;
TERMINAL Net_123 : bit;
TERMINAL \ADC:Net_115\ : bit;
TERMINAL \ADC:vinPlus_4\ : bit;
TERMINAL \ADC:Net_117\ : bit;
TERMINAL \ADC:vinPlus_5\ : bit;
TERMINAL \ADC:Net_119\ : bit;
TERMINAL \ADC:vinPlus_6\ : bit;
TERMINAL \ADC:Net_121\ : bit;
TERMINAL \ADC:vinPlus_7\ : bit;
TERMINAL \ADC:Net_123\ : bit;
TERMINAL \ADC:vinPlus_8\ : bit;
TERMINAL \ADC:Net_125\ : bit;
TERMINAL \ADC:vinPlus_9\ : bit;
TERMINAL \ADC:Net_127\ : bit;
TERMINAL \ADC:vinPlus_10\ : bit;
TERMINAL \ADC:Net_129\ : bit;
TERMINAL \ADC:vinPlus_11\ : bit;
TERMINAL \ADC:Net_131\ : bit;
TERMINAL \ADC:vinPlus_12\ : bit;
TERMINAL \ADC:Net_133\ : bit;
TERMINAL \ADC:vinPlus_13\ : bit;
TERMINAL \ADC:Net_135\ : bit;
TERMINAL \ADC:vinPlus_14\ : bit;
TERMINAL \ADC:Net_137\ : bit;
TERMINAL \ADC:vinPlus_15\ : bit;
TERMINAL \ADC:Net_139\ : bit;
TERMINAL \ADC:vinPlus_16\ : bit;
TERMINAL \ADC:Net_142\ : bit;
TERMINAL \ADC:vinPlus_17\ : bit;
TERMINAL \ADC:Net_144\ : bit;
TERMINAL \ADC:vinPlus_18\ : bit;
TERMINAL \ADC:Net_146\ : bit;
TERMINAL \ADC:vinPlus_19\ : bit;
TERMINAL \ADC:Net_148\ : bit;
TERMINAL \ADC:vinPlus_20\ : bit;
TERMINAL \ADC:Net_150\ : bit;
TERMINAL \ADC:vinPlus_21\ : bit;
TERMINAL \ADC:Net_152\ : bit;
TERMINAL \ADC:vinPlus_22\ : bit;
TERMINAL \ADC:Net_154\ : bit;
TERMINAL \ADC:vinPlus_23\ : bit;
TERMINAL \ADC:Net_156\ : bit;
TERMINAL \ADC:vinPlus_24\ : bit;
TERMINAL \ADC:Net_158\ : bit;
TERMINAL \ADC:vinPlus_25\ : bit;
TERMINAL \ADC:Net_160\ : bit;
TERMINAL \ADC:vinPlus_26\ : bit;
TERMINAL \ADC:Net_162\ : bit;
TERMINAL \ADC:vinPlus_27\ : bit;
TERMINAL \ADC:Net_164\ : bit;
TERMINAL \ADC:vinPlus_28\ : bit;
TERMINAL \ADC:Net_166\ : bit;
TERMINAL \ADC:vinPlus_29\ : bit;
TERMINAL \ADC:Net_168\ : bit;
TERMINAL \ADC:vinPlus_30\ : bit;
TERMINAL \ADC:Net_170\ : bit;
TERMINAL \ADC:vinPlus_31\ : bit;
TERMINAL \ADC:Net_172\ : bit;
TERMINAL \ADC:vinPlus_32\ : bit;
TERMINAL \ADC:Net_180\ : bit;
TERMINAL \ADC:vinPlus_33\ : bit;
TERMINAL \ADC:Net_181\ : bit;
TERMINAL \ADC:vinPlus_34\ : bit;
TERMINAL \ADC:Net_182\ : bit;
TERMINAL \ADC:vinPlus_35\ : bit;
TERMINAL \ADC:Net_183\ : bit;
TERMINAL \ADC:vinPlus_36\ : bit;
TERMINAL \ADC:Net_184\ : bit;
TERMINAL \ADC:vinPlus_37\ : bit;
TERMINAL \ADC:Net_185\ : bit;
TERMINAL \ADC:vinPlus_38\ : bit;
TERMINAL \ADC:Net_186\ : bit;
TERMINAL \ADC:vinPlus_39\ : bit;
TERMINAL \ADC:Net_187\ : bit;
TERMINAL \ADC:vinPlus_40\ : bit;
TERMINAL \ADC:Net_188\ : bit;
TERMINAL \ADC:vinPlus_41\ : bit;
TERMINAL \ADC:Net_189\ : bit;
TERMINAL \ADC:vinPlus_42\ : bit;
TERMINAL \ADC:Net_190\ : bit;
TERMINAL \ADC:vinPlus_43\ : bit;
TERMINAL \ADC:Net_191\ : bit;
TERMINAL \ADC:vinPlus_44\ : bit;
TERMINAL \ADC:Net_192\ : bit;
TERMINAL \ADC:vinPlus_45\ : bit;
TERMINAL \ADC:Net_193\ : bit;
TERMINAL \ADC:vinPlus_46\ : bit;
TERMINAL \ADC:Net_194\ : bit;
TERMINAL \ADC:vinPlus_47\ : bit;
TERMINAL \ADC:Net_195\ : bit;
TERMINAL \ADC:vinPlus_48\ : bit;
TERMINAL \ADC:Net_196\ : bit;
TERMINAL \ADC:vinPlus_49\ : bit;
TERMINAL \ADC:Net_197\ : bit;
TERMINAL \ADC:vinPlus_50\ : bit;
TERMINAL \ADC:Net_198\ : bit;
TERMINAL \ADC:vinPlus_51\ : bit;
TERMINAL \ADC:Net_199\ : bit;
TERMINAL \ADC:vinPlus_52\ : bit;
TERMINAL \ADC:Net_200\ : bit;
TERMINAL \ADC:vinPlus_53\ : bit;
TERMINAL \ADC:Net_201\ : bit;
TERMINAL \ADC:vinPlus_54\ : bit;
TERMINAL \ADC:Net_202\ : bit;
TERMINAL \ADC:vinPlus_55\ : bit;
TERMINAL \ADC:Net_203\ : bit;
TERMINAL \ADC:vinPlus_56\ : bit;
TERMINAL \ADC:Net_204\ : bit;
TERMINAL \ADC:vinPlus_57\ : bit;
TERMINAL \ADC:Net_205\ : bit;
TERMINAL \ADC:vinPlus_58\ : bit;
TERMINAL \ADC:Net_206\ : bit;
TERMINAL \ADC:vinPlus_59\ : bit;
TERMINAL \ADC:Net_207\ : bit;
TERMINAL \ADC:vinPlus_60\ : bit;
TERMINAL \ADC:Net_208\ : bit;
TERMINAL \ADC:vinPlus_61\ : bit;
TERMINAL \ADC:Net_209\ : bit;
TERMINAL \ADC:vinPlus_62\ : bit;
TERMINAL \ADC:Net_210\ : bit;
TERMINAL \ADC:vinPlus_63\ : bit;
TERMINAL \ADC:Net_211\ : bit;
TERMINAL \ADC:Net_213\ : bit;
TERMINAL \ADC:Net_218\ : bit;
TERMINAL \ADC:Net_220\ : bit;
TERMINAL \ADC:Net_222\ : bit;
TERMINAL \ADC:vinMinus_4\ : bit;
TERMINAL \ADC:Net_224\ : bit;
TERMINAL \ADC:vinMinus_5\ : bit;
TERMINAL \ADC:Net_226\ : bit;
TERMINAL \ADC:vinMinus_6\ : bit;
TERMINAL \ADC:Net_228\ : bit;
TERMINAL \ADC:vinMinus_7\ : bit;
TERMINAL \ADC:Net_230\ : bit;
TERMINAL \ADC:vinMinus_8\ : bit;
TERMINAL \ADC:Net_232\ : bit;
TERMINAL \ADC:vinMinus_9\ : bit;
TERMINAL \ADC:Net_234\ : bit;
TERMINAL \ADC:vinMinus_10\ : bit;
TERMINAL \ADC:Net_236\ : bit;
TERMINAL \ADC:vinMinus_11\ : bit;
TERMINAL \ADC:Net_238\ : bit;
TERMINAL \ADC:vinMinus_12\ : bit;
TERMINAL \ADC:Net_240\ : bit;
TERMINAL \ADC:vinMinus_13\ : bit;
TERMINAL \ADC:Net_242\ : bit;
TERMINAL \ADC:vinMinus_14\ : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:vinMinus_15\ : bit;
TERMINAL \ADC:Net_246\ : bit;
TERMINAL \ADC:vinMinus_16\ : bit;
TERMINAL \ADC:Net_248\ : bit;
TERMINAL \ADC:vinMinus_17\ : bit;
TERMINAL \ADC:Net_250\ : bit;
TERMINAL \ADC:vinMinus_18\ : bit;
TERMINAL \ADC:Net_252\ : bit;
TERMINAL \ADC:vinMinus_19\ : bit;
TERMINAL \ADC:Net_254\ : bit;
TERMINAL \ADC:vinMinus_20\ : bit;
TERMINAL \ADC:Net_256\ : bit;
TERMINAL \ADC:vinMinus_21\ : bit;
TERMINAL \ADC:Net_258\ : bit;
TERMINAL \ADC:vinMinus_22\ : bit;
TERMINAL \ADC:Net_260\ : bit;
TERMINAL \ADC:vinMinus_23\ : bit;
TERMINAL \ADC:Net_262\ : bit;
TERMINAL \ADC:vinMinus_24\ : bit;
TERMINAL \ADC:Net_264\ : bit;
TERMINAL \ADC:vinMinus_25\ : bit;
TERMINAL \ADC:Net_266\ : bit;
TERMINAL \ADC:vinMinus_26\ : bit;
TERMINAL \ADC:Net_268\ : bit;
TERMINAL \ADC:vinMinus_27\ : bit;
TERMINAL \ADC:Net_270\ : bit;
TERMINAL \ADC:vinMinus_28\ : bit;
TERMINAL \ADC:Net_272\ : bit;
TERMINAL \ADC:vinMinus_29\ : bit;
TERMINAL \ADC:Net_274\ : bit;
TERMINAL \ADC:vinMinus_30\ : bit;
TERMINAL \ADC:Net_276\ : bit;
TERMINAL \ADC:vinMinus_31\ : bit;
TERMINAL \ADC:Net_278\ : bit;
TERMINAL \ADC:vinMinus_32\ : bit;
TERMINAL \ADC:Net_285\ : bit;
TERMINAL \ADC:vinMinus_33\ : bit;
TERMINAL \ADC:Net_286\ : bit;
TERMINAL \ADC:vinMinus_34\ : bit;
TERMINAL \ADC:Net_287\ : bit;
TERMINAL \ADC:vinMinus_35\ : bit;
TERMINAL \ADC:Net_288\ : bit;
TERMINAL \ADC:vinMinus_36\ : bit;
TERMINAL \ADC:Net_289\ : bit;
TERMINAL \ADC:vinMinus_37\ : bit;
TERMINAL \ADC:Net_290\ : bit;
TERMINAL \ADC:vinMinus_38\ : bit;
TERMINAL \ADC:Net_291\ : bit;
TERMINAL \ADC:vinMinus_39\ : bit;
TERMINAL \ADC:Net_292\ : bit;
TERMINAL \ADC:vinMinus_40\ : bit;
TERMINAL \ADC:Net_293\ : bit;
TERMINAL \ADC:vinMinus_41\ : bit;
TERMINAL \ADC:Net_294\ : bit;
TERMINAL \ADC:vinMinus_42\ : bit;
TERMINAL \ADC:Net_295\ : bit;
TERMINAL \ADC:vinMinus_43\ : bit;
TERMINAL \ADC:Net_296\ : bit;
TERMINAL \ADC:vinMinus_44\ : bit;
TERMINAL \ADC:Net_297\ : bit;
TERMINAL \ADC:vinMinus_45\ : bit;
TERMINAL \ADC:Net_298\ : bit;
TERMINAL \ADC:vinMinus_46\ : bit;
TERMINAL \ADC:Net_299\ : bit;
TERMINAL \ADC:vinMinus_47\ : bit;
TERMINAL \ADC:Net_300\ : bit;
TERMINAL \ADC:vinMinus_48\ : bit;
TERMINAL \ADC:Net_301\ : bit;
TERMINAL \ADC:vinMinus_49\ : bit;
TERMINAL \ADC:Net_302\ : bit;
TERMINAL \ADC:vinMinus_50\ : bit;
TERMINAL \ADC:Net_303\ : bit;
TERMINAL \ADC:vinMinus_51\ : bit;
TERMINAL \ADC:Net_304\ : bit;
TERMINAL \ADC:vinMinus_52\ : bit;
TERMINAL \ADC:Net_305\ : bit;
TERMINAL \ADC:vinMinus_53\ : bit;
TERMINAL \ADC:Net_306\ : bit;
TERMINAL \ADC:vinMinus_54\ : bit;
TERMINAL \ADC:Net_307\ : bit;
TERMINAL \ADC:vinMinus_55\ : bit;
TERMINAL \ADC:Net_308\ : bit;
TERMINAL \ADC:vinMinus_56\ : bit;
TERMINAL \ADC:Net_309\ : bit;
TERMINAL \ADC:vinMinus_57\ : bit;
TERMINAL \ADC:Net_310\ : bit;
TERMINAL \ADC:vinMinus_58\ : bit;
TERMINAL \ADC:Net_311\ : bit;
TERMINAL \ADC:vinMinus_59\ : bit;
TERMINAL \ADC:Net_312\ : bit;
TERMINAL \ADC:vinMinus_60\ : bit;
TERMINAL \ADC:Net_313\ : bit;
TERMINAL \ADC:vinMinus_61\ : bit;
TERMINAL \ADC:Net_314\ : bit;
TERMINAL \ADC:vinMinus_62\ : bit;
TERMINAL \ADC:Net_315\ : bit;
TERMINAL \ADC:vinMinus_63\ : bit;
TERMINAL \ADC:Net_316\ : bit;
TERMINAL \ADC:Net_1405\ : bit;
TERMINAL \ADC:Net_331\ : bit;
TERMINAL \ADC:vinNeg_1\ : bit;
TERMINAL \ADC:Net_345\ : bit;
TERMINAL \ADC:vinNeg_2\ : bit;
TERMINAL \ADC:Net_347\ : bit;
TERMINAL \ADC:vinNeg_3\ : bit;
TERMINAL \ADC:Net_349\ : bit;
TERMINAL \ADC:vrefBus_0\ : bit;
TERMINAL \ADC:Net_456\ : bit;
TERMINAL \ADC:vrefBus_1\ : bit;
TERMINAL \ADC:Net_457\ : bit;
TERMINAL \ADC:vrefBus_2\ : bit;
TERMINAL \ADC:Net_458\ : bit;
TERMINAL \ADC:vrefBus_3\ : bit;
TERMINAL \ADC:Net_459\ : bit;
TERMINAL \ADC:Net_1448\ : bit;
SIGNAL Net_383 : bit;
TERMINAL Net_384_0 : bit;
TERMINAL Net_384_1 : bit;
TERMINAL \ADC:Net_1379\ : bit;
TERMINAL \ADC:Net_1385\ : bit;
TERMINAL \ADC:Net_1388\ : bit;
TERMINAL \ADC:Net_1382\ : bit;
TERMINAL \ADC:Net_102\ : bit;
TERMINAL Net_386 : bit;
TERMINAL Net_385 : bit;
SIGNAL tmpFB_0__ADC_CH0_net_0 : bit;
SIGNAL tmpIO_0__ADC_CH0_net_0 : bit;
TERMINAL tmpSIOVREF__ADC_CH0_net_0 : bit;
SIGNAL tmpFB_0__ADC_CH1_net_0 : bit;
SIGNAL tmpIO_0__ADC_CH1_net_0 : bit;
TERMINAL tmpSIOVREF__ADC_CH1_net_0 : bit;
SIGNAL tmpFB_0__ADC_CH2_net_0 : bit;
SIGNAL tmpIO_0__ADC_CH2_net_0 : bit;
TERMINAL tmpSIOVREF__ADC_CH2_net_0 : bit;
SIGNAL tmpFB_0__ADC_CH3_net_0 : bit;
SIGNAL tmpIO_0__ADC_CH3_net_0 : bit;
TERMINAL tmpSIOVREF__ADC_CH3_net_0 : bit;
TERMINAL Net_164 : bit;
SIGNAL Net_192 : bit;
SIGNAL \Timer:capture\ : bit;
SIGNAL \Timer:count\ : bit;
SIGNAL \Timer:reload\ : bit;
SIGNAL \Timer:stop\ : bit;
SIGNAL \Timer:start\ : bit;
SIGNAL Net_190 : bit;
SIGNAL Net_191 : bit;
SIGNAL Net_189 : bit;
SIGNAL \Timer:Net_1\ : bit;
SIGNAL \Timer:Net_2\ : bit;
SIGNAL Net_300 : bit;
SIGNAL tmpFB_0__Int_Debug_net_0 : bit;
SIGNAL tmpIO_0__Int_Debug_net_0 : bit;
TERMINAL tmpSIOVREF__Int_Debug_net_0 : bit;
SIGNAL tmpFB_0__Debug_net_0 : bit;
SIGNAL tmpIO_0__Debug_net_0 : bit;
TERMINAL tmpSIOVREF__Debug_net_0 : bit;
SIGNAL \UART_1:Net_847\ : bit;
SIGNAL \UART_1:clock_wire\ : bit;
SIGNAL \UART_1:Net_22\ : bit;
SIGNAL \UART_1:Net_23\ : bit;
SIGNAL \UART_1:tx_wire\ : bit;
SIGNAL \UART_1:tmpFB_0__tx_net_0\ : bit;
SIGNAL \UART_1:tmpIO_0__tx_net_0\ : bit;
TERMINAL \UART_1:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \UART_1:Net_1172\ : bit;
SIGNAL \UART_1:tmpIO_0__rx_net_0\ : bit;
TERMINAL \UART_1:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \UART_1:rx_wire\ : bit;
SIGNAL \UART_1:cts_wire\ : bit;
SIGNAL \UART_1:intr_wire\ : bit;
SIGNAL \UART_1:rts_wire\ : bit;
SIGNAL \UART_1:tx_en_wire\ : bit;
SIGNAL \UART_1:Net_145\ : bit;
SIGNAL \UART_1:Net_146\ : bit;
SIGNAL \UART_1:Net_154\ : bit;
SIGNAL \UART_1:Net_155_3\ : bit;
SIGNAL \UART_1:Net_155_2\ : bit;
SIGNAL \UART_1:Net_155_1\ : bit;
SIGNAL \UART_1:Net_155_0\ : bit;
SIGNAL \UART_1:Net_156\ : bit;
SIGNAL \UART_1:Net_157\ : bit;
SIGNAL Net_394 : bit;
SIGNAL Net_391 : bit;
SIGNAL \UART_1:Net_161\ : bit;
SIGNAL Net_389 : bit;
SIGNAL Net_390 : bit;
SIGNAL Net_393 : bit;
SIGNAL Net_395 : bit;
SIGNAL Net_396 : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C:bI2C_UDB:master_rst_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\I2C:bI2C_UDB:status_5\ <= ((not \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last_reg\));

\I2C:bI2C_UDB:status_4\ <= (\I2C:bI2C_UDB:m_state_0\
	OR \I2C:bI2C_UDB:m_state_1\
	OR \I2C:bI2C_UDB:m_state_2\
	OR \I2C:bI2C_UDB:m_state_3\
	OR \I2C:bI2C_UDB:m_state_4\);

\I2C:bI2C_UDB:m_state_4\\D\ <= ((not \I2C:bI2C_UDB:control_6\ and not \I2C:bI2C_UDB:control_5\ and not \I2C:bI2C_UDB:control_2\ and not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C:bI2C_UDB:control_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\));

\I2C:bI2C_UDB:m_state_3\\D\ <= ((not \I2C:bI2C_UDB:control_6\ and not \I2C:bI2C_UDB:control_5\ and not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:m_state_2\\D\ <= ((not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb2_reg\ and \I2C:bI2C_UDB:control_4\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_5\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_6\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\));

\I2C:bI2C_UDB:m_state_1\\D\ <= ((not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:m_state_0\\D\ <= ((not \I2C:bI2C_UDB:control_5\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb2_reg\ and \I2C:bI2C_UDB:control_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:control_7\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:control_6\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_0\));

\I2C:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C:bI2C_UDB:cnt_reset\
	OR \I2C:bI2C_UDB:m_reset\
	OR \I2C:bI2C_UDB:clkgen_tc\);

\I2C:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_0\));

\I2C:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_2\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:Net_1109_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\ and \I2C:bI2C_UDB:m_state_1\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_1\));

\I2C:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:sda_in_reg\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:sda_x_wire\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:sda_x_wire\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_reg\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:lost_arb_reg\));

\I2C:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_last2_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:sda_in_last2_reg\ and \I2C:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C:bI2C_UDB:sda_in_last_reg\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:bus_busy_reg\));

\I2C:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_2\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_0\)
	OR (not \I2C:bI2C_UDB:cs_addr_shifter_1\ and not \I2C:bI2C_UDB:m_reset\ and \I2C:bI2C_UDB:status_3\ and \I2C:bI2C_UDB:m_state_1\));

\I2C:bI2C_UDB:cnt_reset\ <= ((not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\)
	OR (not \I2C:bI2C_UDB:scl_in_reg\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:Net_643_3\));

\I2C:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C:bI2C_UDB:cnt_reset\
	OR \I2C:bI2C_UDB:clkgen_tc\);

\I2C:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:clk_eq_reg\));

\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C:Net_1109_0\ and not \I2C:Net_643_3\)
	OR (\I2C:Net_1109_0\ and \I2C:Net_643_3\));

\I2C:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:clkgen_tc1_reg\ and not \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_0\ and not \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\ and \I2C:bI2C_UDB:m_state_3\)
	OR (not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_1\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:cnt_reset\ and \I2C:bI2C_UDB:clkgen_cl1\)
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:shift_data_out\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_2\ and not \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:clkgen_tc2_reg\ and \I2C:sda_x_wire\)
	OR (\I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:lost_arb_reg\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:control_4\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and not \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C:bI2C_UDB:m_reset\);

\I2C:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_0\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_1\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_2\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C:bI2C_UDB:tx_reg_empty\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc1_reg\));

\I2C:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:cnt_reset\)
	OR (not \I2C:bI2C_UDB:m_state_3\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_4\)
	OR (not \I2C:bI2C_UDB:m_state_4\ and \I2C:bI2C_UDB:clkgen_tc\ and \I2C:bI2C_UDB:m_state_3\));

\I2C:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C:bI2C_UDB:sda_in_last_reg\ and \I2C:bI2C_UDB:scl_in_reg\ and \I2C:bI2C_UDB:scl_in_last_reg\ and \I2C:bI2C_UDB:scl_in_last2_reg\ and \I2C:bI2C_UDB:sda_in_last2_reg\)
	OR Net_315
	OR not \I2C:bI2C_UDB:control_0\);

\I2C:bI2C_UDB:master_rst_reg\\D\ <= (Net_315
	OR not \I2C:bI2C_UDB:control_1\);

\I2C:I2C_IRQ\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"00")
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2,
		enable=>one,
		clock_out=>\I2C:bI2C_UDB:op_clk\);
\I2C:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C:bI2C_UDB:op_clk\,
		control=>(\I2C:bI2C_UDB:control_7\, \I2C:bI2C_UDB:control_6\, \I2C:bI2C_UDB:control_5\, \I2C:bI2C_UDB:control_4\,
			\I2C:bI2C_UDB:control_3\, \I2C:bI2C_UDB:control_2\, \I2C:bI2C_UDB:control_1\, \I2C:bI2C_UDB:control_0\));
\I2C:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C:bI2C_UDB:op_clk\,
		status=>(zero, \I2C:bI2C_UDB:status_5\, \I2C:bI2C_UDB:status_4\, \I2C:bI2C_UDB:status_3\,
			\I2C:bI2C_UDB:status_2\, \I2C:bI2C_UDB:status_1\, \I2C:bI2C_UDB:status_0\),
		interrupt=>\I2C:Net_697\);
\I2C:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C:bI2C_UDB:cs_addr_shifter_1\, \I2C:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C:bI2C_UDB:cs_addr_clkgen_1\, \I2C:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_3\,
		oe=>one,
		y=>Net_314,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>one,
		y=>Net_156,
		yfb=>\I2C:Net_1109_1\);
CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9512ef11-c061-4462-9429-dae061e68c31",
		source_clock_id=>"2FB4EC85-8328-4C5A-9ED9-8B63060178EB",
		divisor=>0,
		period=>"62500000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_2,
		dig_domain_out=>open);
RST:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"4cca878b-77b5-471d-8aeb-ad6925202455",
		drive_mode=>"0",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_315,
		analog=>(open),
		io=>(tmpIO_0__RST_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__RST_net_0));
SDA:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"3bebfee8-790b-4297-b73a-27818bdce71c",
		drive_mode=>"4",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"B",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"1",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_156,
		annotation=>Net_170,
		siovref=>(tmpSIOVREF__SDA_net_0));
SCL:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"c268b1f3-4963-4b98-8f34-55813e07c8ed",
		drive_mode=>"4",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"B",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"1",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_314,
		annotation=>Net_159,
		siovref=>(tmpSIOVREF__SCL_net_0));
\UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"af8629ba-ac4c-423d-9ff5-21939cfe0e60/b68e5b9d-7828-482d-a282-930f990e3b3e",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART:Net_847\,
		dig_domain_out=>open);
\UART:tx\:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"af8629ba-ac4c-423d-9ff5-21939cfe0e60/65f3af6c-759b-4ccb-8c66-5c95ba1f5f4f",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>\UART:tx_wire\,
		fb=>(\UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART:tmpIO_0__tx_net_0\),
		annotation=>(open),
		siovref=>(\UART:tmpSIOVREF__tx_net_0\));
\UART:SCB_IRQ\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>\UART:intr_wire\);
\UART:SCB\:cy_mxs40_scb_v1_10
	GENERIC MAP(cy_registers=>"",
		requires_io_preconfigure=>'0',
		mode=>2,
		master=>'0')
	PORT MAP(clock=>\UART:Net_847\,
		uart_rx=>zero,
		uart_tx=>\UART:tx_wire\,
		uart_rts=>\UART:rts_wire\,
		uart_cts=>zero,
		uart_tx_en=>\UART:tx_en_wire\,
		i2c_scl=>\UART:Net_145\,
		i2c_sda=>\UART:Net_146\,
		spi_clk_m=>\UART:Net_154\,
		spi_clk_s=>zero,
		spi_select_m=>(\UART:Net_155_3\, \UART:Net_155_2\, \UART:Net_155_1\, \UART:Net_155_0\),
		spi_select_s=>zero,
		spi_mosi_m=>\UART:Net_156\,
		spi_miso_m=>zero,
		spi_mosi_s=>zero,
		spi_miso_s=>\UART:Net_157\,
		interrupt=>\UART:intr_wire\,
		tr_tx_req=>Net_56,
		tr_rx_req=>Net_55,
		tr_i2c_scl_filtered=>\UART:Net_161\);
\ADC:SARMUX\:cy_mxs40_sarmux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>4,
		cmn_neg_width=>1,
		input_mode=>"0000")
	PORT MAP(muxin_plus=>(\ADC:Net_339_3\, \ADC:Net_339_2\, \ADC:Net_339_1\, \ADC:Net_339_0\),
		muxin_minus=>(\ADC:Net_340_3\, \ADC:Net_340_2\, \ADC:Net_340_1\, \ADC:Net_340_0\),
		cmn_neg=>(\ADC:Net_21_0\),
		muxout_plus=>\ADC:sarmuxOutPlus\,
		muxout_minus=>\ADC:sarmuxOutMinus\);
\ADC:intSarClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d9703dfa-a5a5-4390-8694-d444aa9df2d7/f7143d07-534d-4542-813a-8bb23ceb1ae9",
		source_clock_id=>"2FB4EC85-8328-4C5A-9ED9-8B63060178EB",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_428\,
		dig_domain_out=>open);
\ADC:vplusMux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:muxoutPlus\,
		signal2=>\ADC:sarmuxOutPlus\);
\ADC:vminusMux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:muxoutMinus\,
		signal2=>\ADC:sarmuxOutMinus\);
\ADC:vinPlusConnect:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>4,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC:vinPlus_3\, \ADC:vinPlus_2\, \ADC:vinPlus_1\, \ADC:vinPlus_0\),
		signal2=>(\ADC:Net_339_3\, \ADC:Net_339_2\, \ADC:Net_339_1\, \ADC:Net_339_0\));
\ADC:vinMinusConnect:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>4,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC:vinMinus_3\, \ADC:vinMinus_2\, \ADC:vinMinus_1\, \ADC:vinMinus_0\),
		signal2=>(\ADC:Net_340_3\, \ADC:Net_340_2\, \ADC:Net_340_1\, \ADC:Net_340_0\));
\ADC:vinNegConnect:bus_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>(\ADC:vinNeg_0\),
		signal2=>(\ADC:Net_21_0\));
\ADC:extVrefMux_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_408\,
		signal2=>\ADC:Net_105\);
\ADC:IRQ\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>\ADC:Net_423\);
\ADC:vinPlusMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_0\,
		signal2=>Net_86);
\ADC:SAR\:cy_mxs40_sar_v1_0
	GENERIC MAP(cy_registers=>"",
		edge_trigger=>'1')
	PORT MAP(vplus=>\ADC:muxoutPlus\,
		vminus=>\ADC:muxoutMinus\,
		vref=>\ADC:vref\,
		ext_vref=>\ADC:Net_408\,
		dsi_sar_sample_done=>Net_378,
		dsi_sar_chan_id_valid=>Net_380,
		dsi_sar_data_valid=>Net_382,
		tr_sar_out=>Net_377,
		dsi_sar_data=>(Net_381_11, Net_381_10, Net_381_9, Net_381_8,
			Net_381_7, Net_381_6, Net_381_5, Net_381_4,
			Net_381_3, Net_381_2, Net_381_1, Net_381_0),
		dsi_sar_chan_id=>(Net_379_3, Net_379_2, Net_379_1, Net_379_0),
		dsi_sar_cfg_st_sel=>(zero, zero),
		dsi_sar_cfg_average=>zero,
		dsi_sar_cfg_differential=>zero,
		dsi_sar_sw_negvref=>zero,
		dsi_sar_data_hilo_sel=>zero,
		tr_sar_in=>zero,
		clock=>\ADC:Net_428\,
		interrupt=>\ADC:Net_423\);
\ADC:cy_analog_noconnect_133\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_107\);
\ADC:vinPlusMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_1\,
		signal2=>Net_87);
\ADC:cy_analog_noconnect_134\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_110\);
\ADC:vinPlusMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_2\,
		signal2=>Net_122);
\ADC:cy_analog_noconnect_135\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_113\);
\ADC:vinPlusMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_3\,
		signal2=>Net_123);
\ADC:cy_analog_noconnect_136\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_115\);
\ADC:vinPlusMux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_4\,
		signal2=>\ADC:Net_117\);
\ADC:cy_analog_noconnect_137\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_117\);
\ADC:vinPlusMux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_5\,
		signal2=>\ADC:Net_119\);
\ADC:cy_analog_noconnect_138\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_119\);
\ADC:vinPlusMux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_6\,
		signal2=>\ADC:Net_121\);
\ADC:cy_analog_noconnect_139\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_121\);
\ADC:vinPlusMux_7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_7\,
		signal2=>\ADC:Net_123\);
\ADC:cy_analog_noconnect_140\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_123\);
\ADC:vinPlusMux_8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_8\,
		signal2=>\ADC:Net_125\);
\ADC:cy_analog_noconnect_141\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_125\);
\ADC:vinPlusMux_9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_9\,
		signal2=>\ADC:Net_127\);
\ADC:cy_analog_noconnect_142\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_127\);
\ADC:vinPlusMux_10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_10\,
		signal2=>\ADC:Net_129\);
\ADC:cy_analog_noconnect_143\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_129\);
\ADC:vinPlusMux_11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_11\,
		signal2=>\ADC:Net_131\);
\ADC:cy_analog_noconnect_144\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_131\);
\ADC:vinPlusMux_12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_12\,
		signal2=>\ADC:Net_133\);
\ADC:cy_analog_noconnect_145\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_133\);
\ADC:vinPlusMux_13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_13\,
		signal2=>\ADC:Net_135\);
\ADC:cy_analog_noconnect_146\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_135\);
\ADC:vinPlusMux_14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_14\,
		signal2=>\ADC:Net_137\);
\ADC:cy_analog_noconnect_147\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_137\);
\ADC:vinPlusMux_15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_15\,
		signal2=>\ADC:Net_139\);
\ADC:cy_analog_noconnect_148\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_139\);
\ADC:vinPlusMux_16_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_16\,
		signal2=>\ADC:Net_142\);
\ADC:cy_analog_noconnect_149\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_142\);
\ADC:vinPlusMux_17_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_17\,
		signal2=>\ADC:Net_144\);
\ADC:cy_analog_noconnect_150\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_144\);
\ADC:vinPlusMux_18_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_18\,
		signal2=>\ADC:Net_146\);
\ADC:cy_analog_noconnect_151\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_146\);
\ADC:vinPlusMux_19_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_19\,
		signal2=>\ADC:Net_148\);
\ADC:cy_analog_noconnect_152\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_148\);
\ADC:vinPlusMux_20_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_20\,
		signal2=>\ADC:Net_150\);
\ADC:cy_analog_noconnect_153\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_150\);
\ADC:vinPlusMux_21_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_21\,
		signal2=>\ADC:Net_152\);
\ADC:cy_analog_noconnect_154\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_152\);
\ADC:vinPlusMux_22_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_22\,
		signal2=>\ADC:Net_154\);
\ADC:cy_analog_noconnect_155\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_154\);
\ADC:vinPlusMux_23_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_23\,
		signal2=>\ADC:Net_156\);
\ADC:cy_analog_noconnect_156\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_156\);
\ADC:vinPlusMux_24_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_24\,
		signal2=>\ADC:Net_158\);
\ADC:cy_analog_noconnect_157\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_158\);
\ADC:vinPlusMux_25_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_25\,
		signal2=>\ADC:Net_160\);
\ADC:cy_analog_noconnect_158\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_160\);
\ADC:vinPlusMux_26_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_26\,
		signal2=>\ADC:Net_162\);
\ADC:cy_analog_noconnect_159\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_162\);
\ADC:vinPlusMux_27_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_27\,
		signal2=>\ADC:Net_164\);
\ADC:cy_analog_noconnect_160\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_164\);
\ADC:vinPlusMux_28_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_28\,
		signal2=>\ADC:Net_166\);
\ADC:cy_analog_noconnect_161\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_166\);
\ADC:vinPlusMux_29_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_29\,
		signal2=>\ADC:Net_168\);
\ADC:cy_analog_noconnect_162\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_168\);
\ADC:vinPlusMux_30_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_30\,
		signal2=>\ADC:Net_170\);
\ADC:cy_analog_noconnect_163\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_170\);
\ADC:vinPlusMux_31_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_31\,
		signal2=>\ADC:Net_172\);
\ADC:cy_analog_noconnect_164\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_172\);
\ADC:vinPlusMux_32_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_32\,
		signal2=>\ADC:Net_180\);
\ADC:cy_analog_noconnect_165\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_180\);
\ADC:vinPlusMux_33_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_33\,
		signal2=>\ADC:Net_181\);
\ADC:cy_analog_noconnect_166\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_181\);
\ADC:vinPlusMux_34_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_34\,
		signal2=>\ADC:Net_182\);
\ADC:cy_analog_noconnect_167\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_182\);
\ADC:vinPlusMux_35_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_35\,
		signal2=>\ADC:Net_183\);
\ADC:cy_analog_noconnect_168\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_183\);
\ADC:vinPlusMux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_36\,
		signal2=>\ADC:Net_184\);
\ADC:cy_analog_noconnect_169\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_184\);
\ADC:vinPlusMux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_37\,
		signal2=>\ADC:Net_185\);
\ADC:cy_analog_noconnect_170\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_185\);
\ADC:vinPlusMux_38_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_38\,
		signal2=>\ADC:Net_186\);
\ADC:cy_analog_noconnect_171\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_186\);
\ADC:vinPlusMux_39_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_39\,
		signal2=>\ADC:Net_187\);
\ADC:cy_analog_noconnect_172\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_187\);
\ADC:vinPlusMux_40_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_40\,
		signal2=>\ADC:Net_188\);
\ADC:cy_analog_noconnect_173\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_188\);
\ADC:vinPlusMux_41_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_41\,
		signal2=>\ADC:Net_189\);
\ADC:cy_analog_noconnect_174\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_189\);
\ADC:vinPlusMux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_42\,
		signal2=>\ADC:Net_190\);
\ADC:cy_analog_noconnect_175\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_190\);
\ADC:vinPlusMux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_43\,
		signal2=>\ADC:Net_191\);
\ADC:cy_analog_noconnect_176\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_191\);
\ADC:vinPlusMux_44_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_44\,
		signal2=>\ADC:Net_192\);
\ADC:cy_analog_noconnect_177\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_192\);
\ADC:vinPlusMux_45_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_45\,
		signal2=>\ADC:Net_193\);
\ADC:cy_analog_noconnect_178\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_193\);
\ADC:vinPlusMux_46_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_46\,
		signal2=>\ADC:Net_194\);
\ADC:cy_analog_noconnect_179\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_194\);
\ADC:vinPlusMux_47_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_47\,
		signal2=>\ADC:Net_195\);
\ADC:cy_analog_noconnect_180\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_195\);
\ADC:vinPlusMux_48_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_48\,
		signal2=>\ADC:Net_196\);
\ADC:cy_analog_noconnect_181\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_196\);
\ADC:vinPlusMux_49_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_49\,
		signal2=>\ADC:Net_197\);
\ADC:cy_analog_noconnect_182\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_197\);
\ADC:vinPlusMux_50_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_50\,
		signal2=>\ADC:Net_198\);
\ADC:cy_analog_noconnect_183\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_198\);
\ADC:vinPlusMux_51_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_51\,
		signal2=>\ADC:Net_199\);
\ADC:cy_analog_noconnect_184\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_199\);
\ADC:vinPlusMux_52_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_52\,
		signal2=>\ADC:Net_200\);
\ADC:cy_analog_noconnect_185\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_200\);
\ADC:vinPlusMux_53_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_53\,
		signal2=>\ADC:Net_201\);
\ADC:cy_analog_noconnect_186\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_201\);
\ADC:vinPlusMux_54_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_54\,
		signal2=>\ADC:Net_202\);
\ADC:cy_analog_noconnect_187\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_202\);
\ADC:vinPlusMux_55_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_55\,
		signal2=>\ADC:Net_203\);
\ADC:cy_analog_noconnect_188\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_203\);
\ADC:vinPlusMux_56_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_56\,
		signal2=>\ADC:Net_204\);
\ADC:cy_analog_noconnect_189\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_204\);
\ADC:vinPlusMux_57_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_57\,
		signal2=>\ADC:Net_205\);
\ADC:cy_analog_noconnect_190\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_205\);
\ADC:vinPlusMux_58_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_58\,
		signal2=>\ADC:Net_206\);
\ADC:cy_analog_noconnect_191\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_206\);
\ADC:vinPlusMux_59_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_59\,
		signal2=>\ADC:Net_207\);
\ADC:cy_analog_noconnect_192\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_207\);
\ADC:vinPlusMux_60_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_60\,
		signal2=>\ADC:Net_208\);
\ADC:cy_analog_noconnect_193\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_208\);
\ADC:vinPlusMux_61_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_61\,
		signal2=>\ADC:Net_209\);
\ADC:cy_analog_noconnect_194\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_209\);
\ADC:vinPlusMux_62_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_62\,
		signal2=>\ADC:Net_210\);
\ADC:cy_analog_noconnect_195\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_210\);
\ADC:vinPlusMux_63_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinPlus_63\,
		signal2=>\ADC:Net_211\);
\ADC:cy_analog_noconnect_196\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_211\);
\ADC:vinMinusMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_0\,
		signal2=>\ADC:Net_213\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_213\);
\ADC:vinMinusMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_1\,
		signal2=>\ADC:Net_218\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_218\);
\ADC:vinMinusMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_2\,
		signal2=>\ADC:Net_220\);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_220\);
\ADC:vinMinusMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_3\,
		signal2=>\ADC:Net_222\);
\ADC:cy_analog_noconnect_4\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_222\);
\ADC:vinMinusMux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_4\,
		signal2=>\ADC:Net_224\);
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_224\);
\ADC:vinMinusMux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_5\,
		signal2=>\ADC:Net_226\);
\ADC:cy_analog_noconnect_6\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_226\);
\ADC:vinMinusMux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_6\,
		signal2=>\ADC:Net_228\);
\ADC:cy_analog_noconnect_7\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_228\);
\ADC:vinMinusMux_7_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_7\,
		signal2=>\ADC:Net_230\);
\ADC:cy_analog_noconnect_8\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_230\);
\ADC:vinMinusMux_8_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_8\,
		signal2=>\ADC:Net_232\);
\ADC:cy_analog_noconnect_9\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_232\);
\ADC:vinMinusMux_9_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_9\,
		signal2=>\ADC:Net_234\);
\ADC:cy_analog_noconnect_10\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_234\);
\ADC:vinMinusMux_10_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_10\,
		signal2=>\ADC:Net_236\);
\ADC:cy_analog_noconnect_11\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_236\);
\ADC:vinMinusMux_11_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_11\,
		signal2=>\ADC:Net_238\);
\ADC:cy_analog_noconnect_12\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_238\);
\ADC:vinMinusMux_12_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_12\,
		signal2=>\ADC:Net_240\);
\ADC:cy_analog_noconnect_13\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_240\);
\ADC:vinMinusMux_13_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_13\,
		signal2=>\ADC:Net_242\);
\ADC:cy_analog_noconnect_14\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_242\);
\ADC:vinMinusMux_14_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_14\,
		signal2=>\ADC:Net_244\);
\ADC:cy_analog_noconnect_15\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_244\);
\ADC:vinMinusMux_15_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_15\,
		signal2=>\ADC:Net_246\);
\ADC:cy_analog_noconnect_16\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_246\);
\ADC:vinMinusMux_16_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_16\,
		signal2=>\ADC:Net_248\);
\ADC:cy_analog_noconnect_17\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_248\);
\ADC:vinMinusMux_17_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_17\,
		signal2=>\ADC:Net_250\);
\ADC:cy_analog_noconnect_18\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_250\);
\ADC:vinMinusMux_18_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_18\,
		signal2=>\ADC:Net_252\);
\ADC:cy_analog_noconnect_19\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_252\);
\ADC:vinMinusMux_19_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_19\,
		signal2=>\ADC:Net_254\);
\ADC:cy_analog_noconnect_20\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_254\);
\ADC:vinMinusMux_20_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_20\,
		signal2=>\ADC:Net_256\);
\ADC:cy_analog_noconnect_21\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_256\);
\ADC:vinMinusMux_21_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_21\,
		signal2=>\ADC:Net_258\);
\ADC:cy_analog_noconnect_22\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_258\);
\ADC:vinMinusMux_22_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_22\,
		signal2=>\ADC:Net_260\);
\ADC:cy_analog_noconnect_23\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_260\);
\ADC:vinMinusMux_23_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_23\,
		signal2=>\ADC:Net_262\);
\ADC:cy_analog_noconnect_24\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_262\);
\ADC:vinMinusMux_24_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_24\,
		signal2=>\ADC:Net_264\);
\ADC:cy_analog_noconnect_25\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_264\);
\ADC:vinMinusMux_25_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_25\,
		signal2=>\ADC:Net_266\);
\ADC:cy_analog_noconnect_26\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_266\);
\ADC:vinMinusMux_26_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_26\,
		signal2=>\ADC:Net_268\);
\ADC:cy_analog_noconnect_27\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_268\);
\ADC:vinMinusMux_27_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_27\,
		signal2=>\ADC:Net_270\);
\ADC:cy_analog_noconnect_28\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_270\);
\ADC:vinMinusMux_28_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_28\,
		signal2=>\ADC:Net_272\);
\ADC:cy_analog_noconnect_29\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_272\);
\ADC:vinMinusMux_29_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_29\,
		signal2=>\ADC:Net_274\);
\ADC:cy_analog_noconnect_30\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_274\);
\ADC:vinMinusMux_30_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_30\,
		signal2=>\ADC:Net_276\);
\ADC:cy_analog_noconnect_31\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_276\);
\ADC:vinMinusMux_31_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_31\,
		signal2=>\ADC:Net_278\);
\ADC:cy_analog_noconnect_32\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_278\);
\ADC:vinMinusMux_32_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_32\,
		signal2=>\ADC:Net_285\);
\ADC:cy_analog_noconnect_33\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_285\);
\ADC:vinMinusMux_33_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_33\,
		signal2=>\ADC:Net_286\);
\ADC:cy_analog_noconnect_34\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_286\);
\ADC:vinMinusMux_34_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_34\,
		signal2=>\ADC:Net_287\);
\ADC:cy_analog_noconnect_35\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_287\);
\ADC:vinMinusMux_35_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_35\,
		signal2=>\ADC:Net_288\);
\ADC:cy_analog_noconnect_36\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_288\);
\ADC:vinMinusMux_36_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_36\,
		signal2=>\ADC:Net_289\);
\ADC:cy_analog_noconnect_37\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_289\);
\ADC:vinMinusMux_37_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_37\,
		signal2=>\ADC:Net_290\);
\ADC:cy_analog_noconnect_38\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_290\);
\ADC:vinMinusMux_38_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_38\,
		signal2=>\ADC:Net_291\);
\ADC:cy_analog_noconnect_39\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_291\);
\ADC:vinMinusMux_39_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_39\,
		signal2=>\ADC:Net_292\);
\ADC:cy_analog_noconnect_40\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_292\);
\ADC:vinMinusMux_40_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_40\,
		signal2=>\ADC:Net_293\);
\ADC:cy_analog_noconnect_41\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_293\);
\ADC:vinMinusMux_41_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_41\,
		signal2=>\ADC:Net_294\);
\ADC:cy_analog_noconnect_42\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_294\);
\ADC:vinMinusMux_42_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_42\,
		signal2=>\ADC:Net_295\);
\ADC:cy_analog_noconnect_43\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_295\);
\ADC:vinMinusMux_43_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_43\,
		signal2=>\ADC:Net_296\);
\ADC:cy_analog_noconnect_44\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_296\);
\ADC:vinMinusMux_44_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_44\,
		signal2=>\ADC:Net_297\);
\ADC:cy_analog_noconnect_45\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_297\);
\ADC:vinMinusMux_45_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_45\,
		signal2=>\ADC:Net_298\);
\ADC:cy_analog_noconnect_46\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_298\);
\ADC:vinMinusMux_46_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_46\,
		signal2=>\ADC:Net_299\);
\ADC:cy_analog_noconnect_47\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_299\);
\ADC:vinMinusMux_47_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_47\,
		signal2=>\ADC:Net_300\);
\ADC:cy_analog_noconnect_48\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_300\);
\ADC:vinMinusMux_48_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_48\,
		signal2=>\ADC:Net_301\);
\ADC:cy_analog_noconnect_49\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_301\);
\ADC:vinMinusMux_49_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_49\,
		signal2=>\ADC:Net_302\);
\ADC:cy_analog_noconnect_50\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_302\);
\ADC:vinMinusMux_50_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_50\,
		signal2=>\ADC:Net_303\);
\ADC:cy_analog_noconnect_51\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_303\);
\ADC:vinMinusMux_51_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_51\,
		signal2=>\ADC:Net_304\);
\ADC:cy_analog_noconnect_52\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_304\);
\ADC:vinMinusMux_52_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_52\,
		signal2=>\ADC:Net_305\);
\ADC:cy_analog_noconnect_53\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_305\);
\ADC:vinMinusMux_53_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_53\,
		signal2=>\ADC:Net_306\);
\ADC:cy_analog_noconnect_54\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_306\);
\ADC:vinMinusMux_54_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_54\,
		signal2=>\ADC:Net_307\);
\ADC:cy_analog_noconnect_55\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_307\);
\ADC:vinMinusMux_55_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_55\,
		signal2=>\ADC:Net_308\);
\ADC:cy_analog_noconnect_56\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_308\);
\ADC:vinMinusMux_56_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_56\,
		signal2=>\ADC:Net_309\);
\ADC:cy_analog_noconnect_57\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_309\);
\ADC:vinMinusMux_57_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_57\,
		signal2=>\ADC:Net_310\);
\ADC:cy_analog_noconnect_58\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_310\);
\ADC:vinMinusMux_58_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_58\,
		signal2=>\ADC:Net_311\);
\ADC:cy_analog_noconnect_59\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_311\);
\ADC:vinMinusMux_59_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_59\,
		signal2=>\ADC:Net_312\);
\ADC:cy_analog_noconnect_60\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_312\);
\ADC:vinMinusMux_60_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_60\,
		signal2=>\ADC:Net_313\);
\ADC:cy_analog_noconnect_61\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_313\);
\ADC:vinMinusMux_61_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_61\,
		signal2=>\ADC:Net_314\);
\ADC:cy_analog_noconnect_62\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_314\);
\ADC:vinMinusMux_62_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_62\,
		signal2=>\ADC:Net_315\);
\ADC:cy_analog_noconnect_63\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_315\);
\ADC:vinMinusMux_63_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinMinus_63\,
		signal2=>\ADC:Net_316\);
\ADC:cy_analog_noconnect_64\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_316\);
\ADC:vinNegMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinNeg_0\,
		signal2=>\ADC:Net_1405\);
\ADC:cy_analog_noconnect_65\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_331\);
\ADC:vinNegMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinNeg_1\,
		signal2=>\ADC:Net_345\);
\ADC:cy_analog_noconnect_66\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_345\);
\ADC:vinNegMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinNeg_2\,
		signal2=>\ADC:Net_347\);
\ADC:cy_analog_noconnect_67\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_347\);
\ADC:vinNegMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vinNeg_3\,
		signal2=>\ADC:Net_349\);
\ADC:cy_analog_noconnect_68\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_349\);
\ADC:vssa_kelvin_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"27E55207-D708-4E0A-9CA9-208BEFB90B23",
		name=>"CY_INTERNAL_VSSA_KELVIN",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_1405\);
\ADC:vrefMux_0_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vrefBus_0\,
		signal2=>\ADC:Net_456\);
\ADC:cy_analog_noconnect_71\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_456\);
\ADC:vrefMux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vrefBus_1\,
		signal2=>\ADC:Net_457\);
\ADC:cy_analog_noconnect_72\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_457\);
\ADC:vrefMux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vrefBus_2\,
		signal2=>\ADC:Net_458\);
\ADC:cy_analog_noconnect_73\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_458\);
\ADC:vrefMux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vrefBus_3\,
		signal2=>\ADC:Net_459\);
\ADC:cy_analog_noconnect_74\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_459\);
\ADC:vrefMuxRemoved_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:vref\,
		signal2=>\ADC:Net_1448\);
\ADC:cy_analog_noconnect_87\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_1448\);
\ADC:cy_analog_noconnect_fvint\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>Net_384_0);
\ADC:cy_analog_noconnect_fvint_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>Net_384_1);
\ADC:vRef_4\:cy_vref_v1_0
	GENERIC MAP(guid=>"6E0C5DC9-D531-4D01-9B49-536487FE4A82",
		name=>"Bandgap Reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_1379\);
\ADC:vRef_6\:cy_vref_v1_0
	GENERIC MAP(guid=>"6E0C5DC9-D531-4D01-9B49-536487FE4A82",
		name=>"Bandgap Reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_1385\);
\ADC:vRef_7\:cy_vref_v1_0
	GENERIC MAP(guid=>"6E0C5DC9-D531-4D01-9B49-536487FE4A82",
		name=>"Bandgap Reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_1388\);
\ADC:vRef_5\:cy_vref_v1_0
	GENERIC MAP(guid=>"6E0C5DC9-D531-4D01-9B49-536487FE4A82",
		name=>"Bandgap Reference",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_1382\);
\ADC:vRef_8\:cy_vref_v1_0
	GENERIC MAP(guid=>"A74A229D-E18B-4A00-BEEC-CCDCB446AC07 ",
		name=>"",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_102\);
\ADC:cy_analog_noconnect_69\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_105\);
\ADC:vagnd__cy_connect_v1_0\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>Net_386,
		signal2=>Net_385);
ADC_CH0:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"0113321b-4a37-46f6-8407-2f8646c68756",
		drive_mode=>"0",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADC_CH0_net_0),
		analog=>Net_86,
		io=>(tmpIO_0__ADC_CH0_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__ADC_CH0_net_0));
ADC_CH1:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"73d5de89-5942-48fc-a034-79fc43f28aae",
		drive_mode=>"0",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADC_CH1_net_0),
		analog=>Net_87,
		io=>(tmpIO_0__ADC_CH1_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__ADC_CH1_net_0));
ADC_CH2:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"9e8cc873-349c-454d-b76b-45ae1e5ab2ca",
		drive_mode=>"0",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADC_CH2_net_0),
		analog=>Net_122,
		io=>(tmpIO_0__ADC_CH2_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__ADC_CH2_net_0));
ADC_CH3:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"21b4e067-c0e9-4c7b-8c83-ad858e6566e8",
		drive_mode=>"0",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"A",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADC_CH3_net_0),
		analog=>Net_123,
		io=>(tmpIO_0__ADC_CH3_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__ADC_CH3_net_0));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_170, Net_164));
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_164);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_159, Net_164));
\Timer:TCPWM\:cy_mxs40_tcpwm_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>16,
		exact_width=>'0')
	PORT MAP(clock=>Net_192,
		capture=>zero,
		count=>one,
		reload=>zero,
		stop=>zero,
		start=>zero,
		tr_underflow=>Net_190,
		tr_compare_match=>Net_191,
		tr_overflow=>Net_189,
		line_compl=>\Timer:Net_1\,
		line=>\Timer:Net_2\,
		interrupt=>Net_300);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"83d0eefd-830e-4cdf-8faa-b2895adca444",
		source_clock_id=>"2FB4EC85-8328-4C5A-9ED9-8B63060178EB",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_192,
		dig_domain_out=>open);
Timer_Int:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>Net_300);
Int_Debug:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"a61270bc-07ec-447d-ac9e-34cfe85c30e9",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Int_Debug_net_0),
		analog=>(open),
		io=>(tmpIO_0__Int_Debug_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__Int_Debug_net_0));
Debug:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"0e1266fa-c062-4cac-9112-4de7fd51b1e9",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__Debug_net_0),
		analog=>(open),
		io=>(tmpIO_0__Debug_net_0),
		annotation=>(open),
		siovref=>(tmpSIOVREF__Debug_net_0));
\UART_1:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"264da076-ec27-4ff8-91e4-3f82200d982a/b68e5b9d-7828-482d-a282-930f990e3b3e",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\UART_1:Net_847\,
		dig_domain_out=>open);
\UART_1:tx\:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"264da076-ec27-4ff8-91e4-3f82200d982a/65f3af6c-759b-4ccb-8c66-5c95ba1f5f4f",
		drive_mode=>"6",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"1",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"O",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>\UART_1:tx_wire\,
		fb=>(\UART_1:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\UART_1:tmpIO_0__tx_net_0\),
		annotation=>(open),
		siovref=>(\UART_1:tmpSIOVREF__tx_net_0\));
\UART_1:rx\:cy_mxs40_gpio_v1_0
	GENERIC MAP(cy_registers=>"",
		width=>1,
		sio_grp_cnt=>0,
		id=>"264da076-ec27-4ff8-91e4-3f82200d982a/b7e8018e-1ef7-49c0-b5a5-61641a03e31c",
		drive_mode=>"0",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		intr_mode=>"0",
		io_voltage=>"",
		output_conn=>"0",
		oe_conn=>"0",
		output_sync=>"0",
		oe_sync=>"0",
		drive_strength=>"0",
		max_frequency=>"100",
		output_current_cap=>"8",
		i2c_mode=>"0",
		pin_aliases=>"",
		pin_mode=>"I",
		slew_rate=>"0",
		vtrip=>"0",
		use_annotation=>"0",
		hotswap_needed=>"0")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>\UART_1:Net_1172\,
		analog=>(open),
		io=>(\UART_1:tmpIO_0__rx_net_0\),
		annotation=>(open),
		siovref=>(\UART_1:tmpSIOVREF__rx_net_0\));
\UART_1:SCB_IRQ\:cy_mxs40_isr_v1_0
	GENERIC MAP(cy_registers=>"",
		deepsleep_required=>'0',
		int_type=>"10")
	PORT MAP(int_signal=>\UART_1:intr_wire\);
\UART_1:SCB\:cy_mxs40_scb_v1_10
	GENERIC MAP(cy_registers=>"",
		requires_io_preconfigure=>'0',
		mode=>2,
		master=>'0')
	PORT MAP(clock=>\UART_1:Net_847\,
		uart_rx=>\UART_1:Net_1172\,
		uart_tx=>\UART_1:tx_wire\,
		uart_rts=>\UART_1:rts_wire\,
		uart_cts=>zero,
		uart_tx_en=>\UART_1:tx_en_wire\,
		i2c_scl=>\UART_1:Net_145\,
		i2c_sda=>\UART_1:Net_146\,
		spi_clk_m=>\UART_1:Net_154\,
		spi_clk_s=>zero,
		spi_select_m=>(\UART_1:Net_155_3\, \UART_1:Net_155_2\, \UART_1:Net_155_1\, \UART_1:Net_155_0\),
		spi_select_s=>zero,
		spi_mosi_m=>\UART_1:Net_156\,
		spi_miso_m=>zero,
		spi_mosi_s=>zero,
		spi_miso_s=>\UART_1:Net_157\,
		interrupt=>\UART_1:intr_wire\,
		tr_tx_req=>Net_394,
		tr_rx_req=>Net_391,
		tr_i2c_scl_filtered=>\UART_1:Net_161\);
\I2C:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C:Net_1109_1\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_reg\);
\I2C:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_4\);
\I2C:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_3\);
\I2C:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_2\);
\I2C:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_1\);
\I2C:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_state_0\);
\I2C:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_3\);
\I2C:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_2\);
\I2C:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_1\);
\I2C:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:status_0\);
\I2C:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C:Net_1109_0\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_reg\);
\I2C:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:scl_in_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_last_reg\);
\I2C:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:scl_in_last2_reg\);
\I2C:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:sda_in_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_last_reg\);
\I2C:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:sda_in_last2_reg\);
\I2C:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clkgen_tc1_reg\);
\I2C:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:lost_arb_reg\);
\I2C:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:lost_arb2_reg\);
\I2C:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clkgen_tc2_reg\);
\I2C:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:contention1_reg\);
\I2C:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:bus_busy_reg\);
\I2C:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:clk_eq_reg\);
\I2C:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:Net_643_3\);
\I2C:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:sda_x_wire\);
\I2C:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:slave_rst_reg\);
\I2C:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C:bI2C_UDB:op_clk\,
		q=>\I2C:bI2C_UDB:m_reset\);

END R_T_L;
