--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48612 paths analyzed, 3425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.883ns.
--------------------------------------------------------------------------------

Paths for end point I0/mem_block_4_0 (SLICE_X2Y49.G1), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_4_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.883ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X23Y49.G3      net (fanout=3)        0.462   N133
    SLICE_X23Y49.Y       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less296
    SLICE_X23Y49.F1      net (fanout=1)        0.476   I0/COMP/COMP0/this_less296/O
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X2Y49.G1       net (fanout=16)       1.730   I0/mem_block_0_mux0000<0>539
    SLICE_X2Y49.CLK      Tgck                  0.892   I0/mem_block_4_1
                                                       I0/mem_block_4_mux0000<0>1
                                                       I0/mem_block_4_0
    -------------------------------------------------  ---------------------------
    Total                                     13.883ns (5.168ns logic, 8.715ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_4_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.840ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X22Y48.F1      net (fanout=3)        0.817   N133
    SLICE_X22Y48.X       Tilo                  0.759   I0/COMP/COMP0/this_less238
                                                       I0/COMP/COMP0/this_less238
    SLICE_X23Y49.F4      net (fanout=1)        0.023   I0/COMP/COMP0/this_less238
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X2Y49.G1       net (fanout=16)       1.730   I0/mem_block_0_mux0000<0>539
    SLICE_X2Y49.CLK      Tgck                  0.892   I0/mem_block_4_1
                                                       I0/mem_block_4_mux0000<0>1
                                                       I0/mem_block_4_0
    -------------------------------------------------  ---------------------------
    Total                                     13.840ns (5.223ns logic, 8.617ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_4_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.550ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X23Y48.F1      net (fanout=3)        0.504   N133
    SLICE_X23Y48.X       Tilo                  0.704   I0/COMP/COMP0/this_less256
                                                       I0/COMP/COMP0/this_less256
    SLICE_X23Y49.F2      net (fanout=1)        0.101   I0/COMP/COMP0/this_less256
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X2Y49.G1       net (fanout=16)       1.730   I0/mem_block_0_mux0000<0>539
    SLICE_X2Y49.CLK      Tgck                  0.892   I0/mem_block_4_1
                                                       I0/mem_block_4_mux0000<0>1
                                                       I0/mem_block_4_0
    -------------------------------------------------  ---------------------------
    Total                                     13.550ns (5.168ns logic, 8.382ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_30_0 (SLICE_X0Y38.G1), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_30_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.713ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X23Y49.G3      net (fanout=3)        0.462   N133
    SLICE_X23Y49.Y       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less296
    SLICE_X23Y49.F1      net (fanout=1)        0.476   I0/COMP/COMP0/this_less296/O
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X0Y38.G1       net (fanout=16)       1.560   I0/mem_block_0_mux0000<0>539
    SLICE_X0Y38.CLK      Tgck                  0.892   I0/mem_block_30_1
                                                       I0/mem_block_30_mux0000<0>1
                                                       I0/mem_block_30_0
    -------------------------------------------------  ---------------------------
    Total                                     13.713ns (5.168ns logic, 8.545ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_30_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.670ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X22Y48.F1      net (fanout=3)        0.817   N133
    SLICE_X22Y48.X       Tilo                  0.759   I0/COMP/COMP0/this_less238
                                                       I0/COMP/COMP0/this_less238
    SLICE_X23Y49.F4      net (fanout=1)        0.023   I0/COMP/COMP0/this_less238
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X0Y38.G1       net (fanout=16)       1.560   I0/mem_block_0_mux0000<0>539
    SLICE_X0Y38.CLK      Tgck                  0.892   I0/mem_block_30_1
                                                       I0/mem_block_30_mux0000<0>1
                                                       I0/mem_block_30_0
    -------------------------------------------------  ---------------------------
    Total                                     13.670ns (5.223ns logic, 8.447ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_30_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.380ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X23Y48.F1      net (fanout=3)        0.504   N133
    SLICE_X23Y48.X       Tilo                  0.704   I0/COMP/COMP0/this_less256
                                                       I0/COMP/COMP0/this_less256
    SLICE_X23Y49.F2      net (fanout=1)        0.101   I0/COMP/COMP0/this_less256
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X0Y38.G1       net (fanout=16)       1.560   I0/mem_block_0_mux0000<0>539
    SLICE_X0Y38.CLK      Tgck                  0.892   I0/mem_block_30_1
                                                       I0/mem_block_30_mux0000<0>1
                                                       I0/mem_block_30_0
    -------------------------------------------------  ---------------------------
    Total                                     13.380ns (5.168ns logic, 8.212ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_27_0 (SLICE_X1Y46.G1), 217 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_27_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.699ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X23Y49.G3      net (fanout=3)        0.462   N133
    SLICE_X23Y49.Y       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less296
    SLICE_X23Y49.F1      net (fanout=1)        0.476   I0/COMP/COMP0/this_less296/O
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X1Y46.G1       net (fanout=16)       1.601   I0/mem_block_0_mux0000<0>539
    SLICE_X1Y46.CLK      Tgck                  0.837   I0/mem_block_27_1
                                                       I0/mem_block_27_mux0000<0>1
                                                       I0/mem_block_27_0
    -------------------------------------------------  ---------------------------
    Total                                     13.699ns (5.113ns logic, 8.586ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_27_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.656ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X22Y48.F1      net (fanout=3)        0.817   N133
    SLICE_X22Y48.X       Tilo                  0.759   I0/COMP/COMP0/this_less238
                                                       I0/COMP/COMP0/this_less238
    SLICE_X23Y49.F4      net (fanout=1)        0.023   I0/COMP/COMP0/this_less238
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X1Y46.G1       net (fanout=16)       1.601   I0/mem_block_0_mux0000<0>539
    SLICE_X1Y46.CLK      Tgck                  0.837   I0/mem_block_27_1
                                                       I0/mem_block_27_mux0000<0>1
                                                       I0/mem_block_27_0
    -------------------------------------------------  ---------------------------
    Total                                     13.656ns (5.168ns logic, 8.488ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I0/r_data1_5 (FF)
  Destination:          I0/mem_block_27_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.366ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: I0/r_data1_5 to I0/mem_block_27_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y84.XQ      Tcko                  0.591   I0/r_data1<5>
                                                       I0/r_data1_5
    SLICE_X24Y48.G2      net (fanout=14)       5.078   I0/r_data1<5>
    SLICE_X24Y48.Y       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2_SW0
    SLICE_X24Y48.F4      net (fanout=1)        0.023   I0/COMP/COMP8/this_eq1_SW2_SW0/O
    SLICE_X24Y48.X       Tilo                  0.759   N133
                                                       I0/COMP/COMP8/this_eq1_SW2
    SLICE_X23Y48.F1      net (fanout=3)        0.504   N133
    SLICE_X23Y48.X       Tilo                  0.704   I0/COMP/COMP0/this_less256
                                                       I0/COMP/COMP0/this_less256
    SLICE_X23Y49.F2      net (fanout=1)        0.101   I0/COMP/COMP0/this_less256
    SLICE_X23Y49.X       Tilo                  0.704   N93
                                                       I0/COMP/COMP0/this_less324_SW0
    SLICE_X14Y46.G1      net (fanout=3)        0.946   N93
    SLICE_X14Y46.Y       Tilo                  0.759   I0/mem_block_3_0
                                                       I0/mem_block_0_mux0000<0>539_1
    SLICE_X1Y46.G1       net (fanout=16)       1.601   I0/mem_block_0_mux0000<0>539
    SLICE_X1Y46.CLK      Tgck                  0.837   I0/mem_block_27_1
                                                       I0/mem_block_27_mux0000<0>1
                                                       I0/mem_block_27_0
    -------------------------------------------------  ---------------------------
    Total                                     13.366ns (5.113ns logic, 8.253ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I0/line2_88 (SLICE_X37Y45.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I0/line2_88 (FF)
  Destination:          I0/line2_88 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I0/line2_88 to I0/line2_88
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y45.XQ      Tcko                  0.473   I0/line2<88>
                                                       I0/line2_88
    SLICE_X37Y45.F3      net (fanout=2)        0.309   I0/line2<88>
    SLICE_X37Y45.CLK     Tckf        (-Th)    -0.516   I0/line2<88>
                                                       I0/line2_88_mux000048
                                                       I0/line2_88
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.989ns logic, 0.309ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point I0/mem_block_1_3 (SLICE_X3Y68.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I0/mem_block_1_3 (FF)
  Destination:          I0/mem_block_1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I0/mem_block_1_3 to I0/mem_block_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y68.XQ       Tcko                  0.473   I0/mem_block_1_3
                                                       I0/mem_block_1_3
    SLICE_X3Y68.F3       net (fanout=3)        0.309   I0/mem_block_1_3
    SLICE_X3Y68.CLK      Tckf        (-Th)    -0.516   I0/mem_block_1_3
                                                       I0/mem_block_1_mux0000<3>1
                                                       I0/mem_block_1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.989ns logic, 0.309ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point I0/w_data_15 (SLICE_X45Y45.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I0/w_data_15 (FF)
  Destination:          I0/w_data_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: I0/w_data_15 to I0/w_data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y45.XQ      Tcko                  0.473   I0/w_data<15>
                                                       I0/w_data_15
    SLICE_X45Y45.F3      net (fanout=3)        0.325   I0/w_data<15>
    SLICE_X45Y45.CLK     Tckf        (-Th)    -0.516   I0/w_data<15>
                                                       I0/w_data_15_mux00001
                                                       I0/w_data_15
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.989ns logic, 0.325ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: I0/RIGHT/R<1>/CLK
  Logical resource: I0/RIGHT/R_1/CK
  Location pin: SLICE_X42Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: I0/RIGHT/R<1>/CLK
  Logical resource: I0/RIGHT/R_1/CK
  Location pin: SLICE_X42Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: I0/RIGHT/R<1>/CLK
  Logical resource: I0/RIGHT/R_1/CK
  Location pin: SLICE_X42Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.883|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 48612 paths, 0 nets, and 8851 connections

Design statistics:
   Minimum period:  13.883ns{1}   (Maximum frequency:  72.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 21 02:12:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 376 MB



