{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484589205976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484589205976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 16 18:53:25 2017 " "Processing started: Mon Jan 16 18:53:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484589205976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484589205976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debouncer -c debouncer " "Command: quartus_map --read_settings_files=on --write_settings_files=off debouncer -c debouncer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484589205976 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1484589206254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behave " "Found design unit 1: debouncer-behave" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484589206694 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484589206694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484589206694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_conv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_conv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_conv-behave " "Found design unit 1: hex_conv-behave" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484589206696 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_conv " "Found entity 1: hex_conv" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484589206696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484589206696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "debouncer " "Elaborating entity \"debouncer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484589206744 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout debouncer.vhd(56) " "Verilog HDL or VHDL warning at debouncer.vhd(56): object \"cout\" assigned a value but never read" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484589206745 "|debouncer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "taster debouncer.vhd(74) " "VHDL Process Statement warning at debouncer.vhd(74): signal \"taster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484589206745 "|debouncer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "taster debouncer.vhd(77) " "VHDL Process Statement warning at debouncer.vhd(77): signal \"taster\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484589206745 "|debouncer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounced debouncer.vhd(82) " "VHDL Process Statement warning at debouncer.vhd(82): signal \"debounced\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484589206745 "|debouncer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d debouncer.vhd(72) " "VHDL Process Statement warning at debouncer.vhd(72): inferring latch(es) for signal or variable \"d\", which holds its previous value in one or more paths through the process" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484589206745 "|debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:counter\"" {  } { { "debouncer.vhd" "counter" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter " "Elaborated megafunction instantiation \"lpm_counter:counter\"" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484589206765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter " "Instantiated megafunction \"lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206765 ""}  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484589206765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_coh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_coh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_coh " "Found entity 1: cntr_coh" {  } { { "db/cntr_coh.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/db/cntr_coh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484589206821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484589206821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_coh lpm_counter:counter\|cntr_coh:auto_generated " "Elaborating entity \"cntr_coh\" for hierarchy \"lpm_counter:counter\|cntr_coh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter:testcounter " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter:testcounter\"" {  } { { "debouncer.vhd" "testcounter" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:testcounter " "Elaborated megafunction instantiation \"lpm_counter:testcounter\"" {  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484589206832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:testcounter " "Instantiated megafunction \"lpm_counter:testcounter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206832 ""}  } { { "debouncer.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1484589206832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_okh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_okh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_okh " "Found entity 1: cntr_okh" {  } { { "db/cntr_okh.tdf" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/db/cntr_okh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484589206890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484589206890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_okh lpm_counter:testcounter\|cntr_okh:auto_generated " "Elaborating entity \"cntr_okh\" for hierarchy \"lpm_counter:testcounter\|cntr_okh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/programme/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_conv hex_conv:hex " "Elaborating entity \"hex_conv\" for hierarchy \"hex_conv:hex\"" {  } { { "debouncer.vhd" "hex" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/debouncer.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484589206898 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex hex_conv.vhd(15) " "VHDL Process Statement warning at hex_conv.vhd(15): inferring latch(es) for signal or variable \"hex\", which holds its previous value in one or more paths through the process" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484589206898 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] hex_conv.vhd(15) " "Inferred latch for \"hex\[0\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206898 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] hex_conv.vhd(15) " "Inferred latch for \"hex\[1\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206898 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] hex_conv.vhd(15) " "Inferred latch for \"hex\[2\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206898 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] hex_conv.vhd(15) " "Inferred latch for \"hex\[3\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206899 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] hex_conv.vhd(15) " "Inferred latch for \"hex\[4\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206899 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] hex_conv.vhd(15) " "Inferred latch for \"hex\[5\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206899 "|debouncer|hex_conv:hex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] hex_conv.vhd(15) " "Inferred latch for \"hex\[6\]\" at hex_conv.vhd(15)" {  } { { "hex_conv.vhd" "" { Text "F:/Bibliotheken/OneDrive/Uni/Elektronik/fpga/d4/debouncer/hex_conv.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484589206899 "|debouncer|hex_conv:hex"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484589207306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484589207443 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484589207443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484589207482 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484589207482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484589207482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484589207482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484589207513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 16 18:53:27 2017 " "Processing ended: Mon Jan 16 18:53:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484589207513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484589207513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484589207513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484589207513 ""}
