/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_bvnf_intr2_5.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/17/12 2:42p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Jan 17 13:26:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b2/bchp_bvnf_intr2_5.h $
 * 
 * Hydra_Software_Devel/1   1/17/12 2:42p vanessah
 * SW7425-2202: add B2 headers
 *
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_5_H__
#define BCHP_BVNF_INTR2_5_H__

/***************************************************************************
 *BVNF_INTR2_5 - BVN Front Interrupt Controller 5 (BVN Errors INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_5_R5F_STATUS             0x00603500 /* R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_5_R5F_SET                0x00603504 /* R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR              0x00603508 /* R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        0x0060350c /* R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET           0x00603510 /* R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR         0x00603514 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_STATUS             0x00603518 /* PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_5_PCI_SET                0x0060351c /* PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR              0x00603520 /* PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        0x00603524 /* PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET           0x00603528 /* PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR         0x0060352c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_STATUS :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_SHIFT               31

/* BVNF_INTR2_5 :: R5F_STATUS :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_MASK             0x40000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_SHIFT            30
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x20000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_MASK             0x10000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_SHIFT            28
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_MASK                0x0e000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_SHIFT               25

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_4_INTR_MASK               0x01000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_4_INTR_SHIFT              24
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_4_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_MASK               0x00800000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_SHIFT              23
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_MASK               0x00400000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_SHIFT              22
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_MASK               0x00200000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_SHIFT              21
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_MASK               0x00100000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_SHIFT              20
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_MASK               0x00080000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_SHIFT              19
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_MASK               0x00040000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_SHIFT              18
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_MASK               0x00020000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_SHIFT              17
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved2_MASK                0x0001ffff
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved2_SHIFT               0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_SET :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_MASK                   0x80000000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_SHIFT                  31

/* BVNF_INTR2_5 :: R5F_SET :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_MASK                0x40000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_SHIFT               30
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_MASK                0x10000000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_SHIFT               28
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_MASK                   0x0e000000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_SHIFT                  25

/* BVNF_INTR2_5 :: R5F_SET :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_4_INTR_MASK                  0x01000000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_4_INTR_SHIFT                 24
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_4_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_MASK                  0x00800000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_SHIFT                 23
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_MASK                  0x00400000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_SHIFT                 22
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_MASK                  0x00200000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_SHIFT                 21
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_MASK                  0x00100000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_SHIFT                 20
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_MASK                  0x00080000
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_SHIFT                 19
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_MASK                  0x00040000
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_SHIFT                 18
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_MASK                  0x00020000
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_SHIFT                 17
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: R5F_SET :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved2_MASK                   0x0001ffff
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved2_SHIFT                  0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_MASK                 0x80000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_SHIFT                31

/* BVNF_INTR2_5 :: R5F_CLEAR :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_MASK              0x40000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_SHIFT             30
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_MASK              0x10000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_SHIFT             28
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_MASK                 0x0e000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_SHIFT                25

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_4_INTR_MASK                0x01000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_4_INTR_SHIFT               24
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_4_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_MASK                0x00800000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_SHIFT               23
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_MASK                0x00400000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_SHIFT               22
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_MASK                0x00200000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_SHIFT               21
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_MASK                0x00100000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_SHIFT               20
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_MASK                0x00080000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_SHIFT               19
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_MASK                0x00040000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_SHIFT               18
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_MASK                0x00020000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_SHIFT               17
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved2_MASK                 0x0001ffff
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved2_SHIFT                0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_SHIFT          31

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_MASK           0x0e000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_SHIFT          25

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_4_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_4_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_4_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved2_MASK           0x0001ffff
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved2_SHIFT          0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_SHIFT             31

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_MASK           0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_SHIFT          30
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_MASK           0x10000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_SHIFT          28
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_MASK              0x0e000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_SHIFT             25

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_4_INTR_MASK             0x01000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_4_INTR_SHIFT            24
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_4_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_MASK             0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_SHIFT            23
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_MASK             0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_SHIFT            22
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_SHIFT            21
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_MASK             0x00100000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_SHIFT            20
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_MASK             0x00080000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_SHIFT            19
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_MASK             0x00040000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_SHIFT            18
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_MASK             0x00020000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_SHIFT            17
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved2_MASK              0x0001ffff
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved2_SHIFT             0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_MASK            0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_SHIFT           31

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_SHIFT        30
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_SHIFT        28
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_MASK            0x0e000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_SHIFT           25

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_4_INTR_MASK           0x01000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_4_INTR_SHIFT          24
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_4_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_SHIFT          23
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_MASK           0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_SHIFT          22
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_SHIFT          21
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_MASK           0x00100000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_SHIFT          20
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_MASK           0x00080000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_SHIFT          19
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_MASK           0x00040000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_SHIFT          18
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_MASK           0x00020000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_SHIFT          17
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved2_MASK            0x0001ffff
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved2_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_STATUS :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_MASK                0x80000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_SHIFT               31

/* BVNF_INTR2_5 :: PCI_STATUS :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_MASK             0x40000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_SHIFT            30
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x20000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_MASK             0x10000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_SHIFT            28
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_DEFAULT          0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_MASK                0x0e000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_SHIFT               25

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_4_INTR_MASK               0x01000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_4_INTR_SHIFT              24
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_4_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_MASK               0x00800000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_SHIFT              23
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_MASK               0x00400000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_SHIFT              22
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_MASK               0x00200000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_SHIFT              21
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_MASK               0x00100000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_SHIFT              20
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_MASK               0x00080000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_SHIFT              19
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_2_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_MASK               0x00040000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_SHIFT              18
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_MASK               0x00020000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_SHIFT              17
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_DEFAULT            0x00000000

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved2_MASK                0x0001ffff
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved2_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_SET :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_MASK                   0x80000000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_SHIFT                  31

/* BVNF_INTR2_5 :: PCI_SET :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_MASK                0x40000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_SHIFT               30
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_MASK                0x10000000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_SHIFT               28
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_MASK                   0x0e000000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_SHIFT                  25

/* BVNF_INTR2_5 :: PCI_SET :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_4_INTR_MASK                  0x01000000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_4_INTR_SHIFT                 24
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_4_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_MASK                  0x00800000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_SHIFT                 23
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_MASK                  0x00400000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_SHIFT                 22
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_MASK                  0x00200000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_SHIFT                 21
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_MASK                  0x00100000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_SHIFT                 20
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_MASK                  0x00080000
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_SHIFT                 19
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_2_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_MASK                  0x00040000
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_SHIFT                 18
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_MASK                  0x00020000
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_SHIFT                 17
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_DEFAULT               0x00000000

/* BVNF_INTR2_5 :: PCI_SET :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved2_MASK                   0x0001ffff
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved2_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_MASK                 0x80000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_SHIFT                31

/* BVNF_INTR2_5 :: PCI_CLEAR :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_MASK              0x40000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_SHIFT             30
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_MASK              0x10000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_SHIFT             28
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_DEFAULT           0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_MASK                 0x0e000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_SHIFT                25

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_4_INTR_MASK                0x01000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_4_INTR_SHIFT               24
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_4_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_MASK                0x00800000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_SHIFT               23
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_MASK                0x00400000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_SHIFT               22
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_MASK                0x00200000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_SHIFT               21
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_MASK                0x00100000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_SHIFT               20
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_MASK                0x00080000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_SHIFT               19
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_2_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_MASK                0x00040000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_SHIFT               18
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_MASK                0x00020000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_SHIFT               17
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_DEFAULT             0x00000000

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved2_MASK                 0x0001ffff
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved2_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_MASK           0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_SHIFT          31

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_DEFAULT     0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_MASK           0x0e000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_SHIFT          25

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_4_INTR_MASK          0x01000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_4_INTR_SHIFT         24
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_4_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_MASK          0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_SHIFT         23
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_MASK          0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_SHIFT         22
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_MASK          0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_SHIFT         21
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_SHIFT         20
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_SHIFT         19
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_2_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_MASK          0x00040000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_SHIFT         18
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_SHIFT         17
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_DEFAULT       0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved2_MASK           0x0001ffff
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved2_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_MASK              0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_SHIFT             31

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_MASK           0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_SHIFT          30
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_MASK           0x10000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_SHIFT          28
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_MASK              0x0e000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_SHIFT             25

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_4_INTR_MASK             0x01000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_4_INTR_SHIFT            24
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_4_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_MASK             0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_SHIFT            23
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_MASK             0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_SHIFT            22
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_SHIFT            21
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_MASK             0x00100000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_SHIFT            20
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_MASK             0x00080000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_SHIFT            19
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_2_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_MASK             0x00040000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_SHIFT            18
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_MASK             0x00020000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_SHIFT            17
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_DEFAULT          0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved2_MASK              0x0001ffff
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved2_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved0 [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_MASK            0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_SHIFT           31

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RGR_ERR_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_MASK         0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_SHIFT        30
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_ERR_INTR [28:28] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_MASK         0x10000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_SHIFT        28
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_DEFAULT      0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved1 [27:25] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_MASK            0x0e000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_SHIFT           25

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_4_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_4_INTR_MASK           0x01000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_4_INTR_SHIFT          24
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_4_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_3_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_SHIFT          23
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_2_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_MASK           0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_SHIFT          22
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_1_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_SHIFT          21
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_0_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_MASK           0x00100000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_SHIFT          20
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_2_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_MASK           0x00080000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_SHIFT          19
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_2_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_1_INTR [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_MASK           0x00040000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_SHIFT          18
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_0_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_MASK           0x00020000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_SHIFT          17
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_DEFAULT        0x00000001

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved2 [16:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved2_MASK            0x0001ffff
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved2_SHIFT           0

#endif /* #ifndef BCHP_BVNF_INTR2_5_H__ */

/* End of File */
