# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../2025.1/Vivado/data/rsb/busdef" \
"../../../../gl_binary_decoder.srcs/sources_1/new/bd_2to4.sv" \
"../../../../gl_binary_decoder.srcs/sources_1/new/bd_4to16.sv" \
"../../../../gl_binary_decoder.srcs/sim_1/new/bd_4to16_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
