E:/uni/sec/IEEE/digital/codes/finalProject/CU.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/CU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mainDecoder
-- Compiling module ALUDecoder
-- Compiling module ALUDecoder2
-- Compiling module CU

Top level modules:
	ALUDecoder2
	CU

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/MC.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/MC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MC

Top level modules:
	MC

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/adder.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder

Top level modules:
	adder

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/extend.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/extend.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module extend

Top level modules:
	extend

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/instMem.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/instMem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstrMem

Top level modules:
	InstrMem

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/dataMem.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/dataMem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dataMem

Top level modules:
	dataMem

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/regFile.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/regFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module regFile

Top level modules:
	regFile

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/mux.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux2to1
-- Compiling module mux4to1

Top level modules:
	mux2to1
	mux4to1

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/top.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/top.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module top

Top level modules:
	top

} {} {}} E:/uni/sec/IEEE/digital/codes/finalProject/pc.v {1 {vlog -work work -stats=none E:/uni/sec/IEEE/digital/codes/finalProject/pc.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pc

Top level modules:
	pc

} {} {}}
