Fitter report for Orion
Mon Feb 21 18:32:41 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM
 31. |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ALTSYNCRAM
 32. |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM
 33. |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 34. |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 35. |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 36. |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 37. |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 38. |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 39. |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 40. |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 41. |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 42. |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 43. |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 44. |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 45. |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 46. |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 47. |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 48. |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 49. |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 50. |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 51. |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 52. |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 53. |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 54. |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 55. |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 56. |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 57. |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 58. |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 59. |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 60. |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 61. |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM
 62. |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM
 63. |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM
 64. |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM
 65. Fitter DSP Block Usage Summary
 66. DSP Block Details
 67. Routing Usage Summary
 68. LAB Logic Elements
 69. LAB-wide Signals
 70. LAB Signals Sourced
 71. LAB Signals Sourced Out
 72. LAB Distinct Inputs
 73. I/O Rules Summary
 74. I/O Rules Details
 75. I/O Rules Matrix
 76. Fitter Device Options
 77. Operating Settings and Conditions
 78. Estimated Delay Added for Hold Timing Summary
 79. Estimated Delay Added for Hold Timing Details
 80. Fitter Messages
 81. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Feb 21 18:32:40 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; Orion                                       ;
; Top-level Entity Name              ; Orion                                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29I7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 86,348 / 114,480 ( 75 % )                   ;
;     Total combinational functions  ; 68,237 / 114,480 ( 60 % )                   ;
;     Dedicated logic registers      ; 68,375 / 114,480 ( 60 % )                   ;
; Total registers                    ; 68385                                       ;
; Total pins                         ; 165 / 529 ( 31 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,037,984 / 3,981,312 ( 26 % )              ;
; Embedded Multiplier 9-bit elements ; 266 / 532 ( 50 % )                          ;
; Total PLLs                         ; 4 / 4 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29I7       ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                 ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                 ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                 ;                                       ;
; Auto Merge PLLs                                                    ; Off                 ; On                                    ;
; Router Timing Optimization Level                                   ; MAXIMUM             ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                 ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; SDO Pin                                                            ; On                  ;                                       ;
; SCE Pin                                                            ; On                  ;                                       ;
; DCLK Pin                                                           ; On                  ;                                       ;
; Data[0] Pin                                                        ; On                  ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Maximum number of global clocks allowed                            ; -1                  ; -1                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.72        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.3%      ;
;     Processor 3            ;   5.9%      ;
;     Processor 4            ;   5.4%      ;
;     Processor 5            ;   5.2%      ;
;     Processor 6            ;   5.2%      ;
;     Processor 7            ;   5.1%      ;
;     Processor 8            ;   5.1%      ;
;     Processors 9-16        ;   4.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                             ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                            ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Mixed_LR[0]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[0]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[0]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[1]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[1]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[1]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[2]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[2]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[2]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[3]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[3]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[3]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[4]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[4]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[4]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[5]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[5]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[5]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[6]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[6]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[6]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[7]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[7]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[7]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[8]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[8]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[8]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[9]                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[9]                                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[9]~_Duplicate_1                                                                                    ; Q                ;                       ;
; Mixed_LR[10]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[10]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[10]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[11]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[11]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[11]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[12]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[12]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[12]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[13]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[13]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[13]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[14]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[14]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[14]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[16]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[16]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[16]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[17]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[17]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[17]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[18]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[18]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[18]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[19]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[19]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[19]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[20]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[20]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[20]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[21]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[21]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[21]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[22]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[22]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[22]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[23]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[23]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[23]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[24]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[24]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[24]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[25]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[25]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[25]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[26]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[26]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[26]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[27]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[27]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[27]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[28]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[28]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[28]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[29]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[29]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[29]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_LR[30]                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAA            ;                       ;
; Mixed_LR[30]                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_LR[30]~_Duplicate_1                                                                                   ; Q                ;                       ;
; Mixed_side[0]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[0]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[0]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[0]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[0]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[0]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[1]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[1]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[1]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[1]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[1]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[1]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[2]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[2]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[2]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[2]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[2]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[2]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[3]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[3]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[3]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[3]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[3]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[3]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[4]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[4]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[4]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[4]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[4]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[4]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[5]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[5]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[5]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[5]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[5]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[5]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[6]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[6]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[6]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[6]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[6]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[6]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[7]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[7]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[7]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[7]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[7]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[7]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[8]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[8]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[8]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[8]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[8]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[8]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[9]                                                                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[9]                                                                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[9]~_Duplicate_1                                                                                  ; Q                ;                       ;
; Mixed_side[9]~_Duplicate_1                                                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[9]~_Duplicate_1                                                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[9]~_Duplicate_2                                                                                  ; Q                ;                       ;
; Mixed_side[10]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[10]                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[10]~_Duplicate_1                                                                                 ; Q                ;                       ;
; Mixed_side[10]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[10]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[10]~_Duplicate_2                                                                                 ; Q                ;                       ;
; Mixed_side[11]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[11]                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[11]~_Duplicate_1                                                                                 ; Q                ;                       ;
; Mixed_side[11]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[11]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[11]~_Duplicate_2                                                                                 ; Q                ;                       ;
; Mixed_side[12]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[12]                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[12]~_Duplicate_1                                                                                 ; Q                ;                       ;
; Mixed_side[12]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[12]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[12]~_Duplicate_2                                                                                 ; Q                ;                       ;
; Mixed_side[13]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[13]                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[13]~_Duplicate_1                                                                                 ; Q                ;                       ;
; Mixed_side[13]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[13]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[13]~_Duplicate_2                                                                                 ; Q                ;                       ;
; Mixed_side[14]                                                                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[14]                                                                   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[14]~_Duplicate_1                                                                                 ; Q                ;                       ;
; Mixed_side[14]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                            ; DATAB            ;                       ;
; Mixed_side[14]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Mixed_side[14]~_Duplicate_2                                                                                 ; Q                ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[0]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[1]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[2]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[3]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[4]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[5]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[6]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[7]                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                         ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[0]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[1]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[2]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[3]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[4]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[5]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[6]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[7]                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                             ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                            ; Q                ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAB            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[0]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[1]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[2]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[3]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[4]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[5]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[6]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[7]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[8]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[9]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[10]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[11]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[12]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[13]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[14]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[15]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[16]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[17]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[18]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[19]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[20]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[21]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[22]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[23]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[24]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[25]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[26]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[27]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[28]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[29]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[30]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[31]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[32]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[33]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[34]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[35]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[36]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[37]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[38]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[39]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[40]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[41]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[42]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[43]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[44]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[45]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[46]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]                 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3     ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[0]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[1]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[2]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[3]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[4]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[5]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[6]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[7]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[8]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]                      ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_1         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_2         ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3                                    ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[9]~_Duplicate_3         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[10]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[11]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[12]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[13]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[14]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[15]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[16]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_1        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_2        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3                                   ; Q                ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_coef[17]~_Duplicate_3        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAB            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[0]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[1]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[2]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[3]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[4]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[5]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[6]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[7]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[8]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[9]                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[10]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[11]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[12]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[13]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[14]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[15]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[16]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[17]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[18]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[19]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[20]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[21]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[22]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[23]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[24]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[25]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[26]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[27]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[28]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[29]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[30]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[31]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[32]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[33]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[34]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[35]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[36]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[37]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[38]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[39]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[40]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[41]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[42]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[43]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[44]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[45]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[46]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[47]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3            ; DATAA            ;                       ;
+----------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                            ;
+------------------+----------------+--------------+------------+---------------+----------------+
; Name             ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+------------------+----------------+--------------+------------+---------------+----------------+
; Current Strength ; Orion          ;              ; DACD       ; 4MA           ; QSF Assignment ;
+------------------+----------------+--------------+------------+---------------+----------------+


+-----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                        ;
+---------------------+-----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]         ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+-----------------------+----------------------------+--------------------------+
; Placement (by node) ;                       ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 141856 ) ; 0.00 % ( 0 / 141856 )      ; 0.00 % ( 0 / 141856 )    ;
;     -- Achieved     ; 0.00 % ( 0 / 141856 ) ; 0.00 % ( 0 / 141856 )      ; 0.00 % ( 0 / 141856 )    ;
;                     ;                       ;                            ;                          ;
; Routing (by net)    ;                       ;                            ;                          ;
;     -- Requested    ; 0.01 % ( 5 / 94907 )  ; 0.01 % ( 5 / 94907 )       ; 0.00 % ( 0 / 94907 )     ;
;     -- Achieved     ; 0.01 % ( 5 / 94907 )  ; 0.01 % ( 5 / 94907 )       ; 0.00 % ( 0 / 94907 )     ;
+---------------------+-----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 141836 ) ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 20 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                    ;
+--------------------------------+--------------------------------+------------------------+------------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved  ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+------------------------+---------------------+-------+
; Top                            ; Top                            ; 0.00 % ( 18 / 414030 ) ; 0.00 % ( 18 / 414030 ) ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 990 )     ; 0.00 % ( 0 / 990 )     ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 990 )     ; 0.00 % ( 0 / 990 )     ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 52 )      ; 0.00 % ( 0 / 52 )      ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+------------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.pin.


+------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                ;
+---------------------------------------------+--------------------------------+
; Resource                                    ; Usage                          ;
+---------------------------------------------+--------------------------------+
; Total logic elements                        ; 86,348 / 114,480 ( 75 % )      ;
;     -- Combinational with no register       ; 17973                          ;
;     -- Register only                        ; 18111                          ;
;     -- Combinational with a register        ; 50264                          ;
;                                             ;                                ;
; Logic element usage by number of LUT inputs ;                                ;
;     -- 4 input functions                    ; 9418                           ;
;     -- 3 input functions                    ; 46801                          ;
;     -- <=2 input functions                  ; 12018                          ;
;     -- Register only                        ; 18111                          ;
;                                             ;                                ;
; Logic elements by mode                      ;                                ;
;     -- normal mode                          ; 20938                          ;
;     -- arithmetic mode                      ; 47299                          ;
;                                             ;                                ;
; Total registers*                            ; 68,385 / 117,053 ( 58 % )      ;
;     -- Dedicated logic registers            ; 68,375 / 114,480 ( 60 % )      ;
;     -- I/O registers                        ; 10 / 2,573 ( < 1 % )           ;
;                                             ;                                ;
; Total LABs:  partially or completely used   ; 6,652 / 7,155 ( 93 % )         ;
; Virtual pins                                ; 0                              ;
; I/O pins                                    ; 165 / 529 ( 31 % )             ;
;     -- Clock pins                           ; 7 / 7 ( 100 % )                ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                  ;
;                                             ;                                ;
; M9Ks                                        ; 180 / 432 ( 42 % )             ;
; Total block memory bits                     ; 1,037,984 / 3,981,312 ( 26 % ) ;
; Total block memory implementation bits      ; 1,658,880 / 3,981,312 ( 42 % ) ;
; Embedded Multiplier 9-bit elements          ; 266 / 532 ( 50 % )             ;
; PLLs                                        ; 4 / 4 ( 100 % )                ;
; Global signals                              ; 20                             ;
;     -- Global clocks                        ; 20 / 20 ( 100 % )              ;
; JTAGs                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                  ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )                  ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                  ;
; Average interconnect usage (total/H/V)      ; 22.0% / 22.4% / 21.4%          ;
; Peak interconnect usage (total/H/V)         ; 33.9% / 35.5% / 36.3%          ;
; Maximum fan-out                             ; 61194                          ;
; Highest non-global fan-out                  ; 19171                          ;
; Total fan-out                               ; 455278                         ;
; Average fan-out                             ; 3.03                           ;
+---------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                            ;
+---------------------------------------------+-------------------------+--------------------------------+
; Statistic                                   ; Top                     ; hard_block:auto_generated_inst ;
+---------------------------------------------+-------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                     ; Low                            ;
;                                             ;                         ;                                ;
; Total logic elements                        ; 86342 / 114480 ( 75 % ) ; 6 / 114480 ( < 1 % )           ;
;     -- Combinational with no register       ; 17967                   ; 6                              ;
;     -- Register only                        ; 18111                   ; 0                              ;
;     -- Combinational with a register        ; 50264                   ; 0                              ;
;                                             ;                         ;                                ;
; Logic element usage by number of LUT inputs ;                         ;                                ;
;     -- 4 input functions                    ; 9415                    ; 3                              ;
;     -- 3 input functions                    ; 46801                   ; 0                              ;
;     -- <=2 input functions                  ; 12015                   ; 3                              ;
;     -- Register only                        ; 18111                   ; 0                              ;
;                                             ;                         ;                                ;
; Logic elements by mode                      ;                         ;                                ;
;     -- normal mode                          ; 20932                   ; 6                              ;
;     -- arithmetic mode                      ; 47299                   ; 0                              ;
;                                             ;                         ;                                ;
; Total registers                             ; 68385                   ; 0                              ;
;     -- Dedicated logic registers            ; 68375 / 114480 ( 60 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 20                      ; 0                              ;
;                                             ;                         ;                                ;
; Total LABs:  partially or completely used   ; 6651 / 7155 ( 93 % )    ; 1 / 7155 ( < 1 % )             ;
;                                             ;                         ;                                ;
; Virtual pins                                ; 0                       ; 0                              ;
; I/O pins                                    ; 165                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 266 / 532 ( 50 % )      ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 1037984                 ; 0                              ;
; Total RAM block bits                        ; 1658880                 ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )           ; 4 / 4 ( 100 % )                ;
; M9K                                         ; 180 / 432 ( 41 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 10 / 24 ( 41 % )        ; 10 / 24 ( 41 % )               ;
; Double Data Rate I/O output circuitry       ; 5 / 516 ( < 1 % )       ; 0 / 516 ( 0 % )                ;
;                                             ;                         ;                                ;
; Connections                                 ;                         ;                                ;
;     -- Input Connections                    ; 4479                    ; 10                             ;
;     -- Registered Input Connections         ; 4438                    ; 0                              ;
;     -- Output Connections                   ; 11                      ; 4478                           ;
;     -- Registered Output Connections        ; 1                       ; 0                              ;
;                                             ;                         ;                                ;
; Internal Connections                        ;                         ;                                ;
;     -- Total Connections                    ; 463875                  ; 4514                           ;
;     -- Registered Connections               ; 194360                  ; 0                              ;
;                                             ;                         ;                                ;
; External Connections                        ;                         ;                                ;
;     -- Top                                  ; 2                       ; 4488                           ;
;     -- hard_block:auto_generated_inst       ; 4488                    ; 0                              ;
;                                             ;                         ;                                ;
; Partition Interface                         ;                         ;                                ;
;     -- Input Ports                          ; 62                      ; 10                             ;
;     -- Output Ports                         ; 102                     ; 12                             ;
;     -- Bidir Ports                          ; 1                       ; 0                              ;
;                                             ;                         ;                                ;
; Registered Ports                            ;                         ;                                ;
;     -- Registered Input Ports               ; 0                       ; 0                              ;
;     -- Registered Output Ports              ; 0                       ; 0                              ;
;                                             ;                         ;                                ;
; Port Connectivity                           ;                         ;                                ;
;     -- Input Ports driven by GND            ; 0                       ; 3                              ;
;     -- Output Ports driven by GND           ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                       ; 0                              ;
;     -- Input Ports with no Source           ; 0                       ; 0                              ;
;     -- Output Ports with no Source          ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                       ; 4                              ;
;     -- Output Ports with no Fanout          ; 0                       ; 0                              ;
+---------------------------------------------+-------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                                                                                                                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADCMISO                                                                                                                      ; AE26  ; 5        ; 115          ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ANT_TUNE                                                                                                                     ; AH11  ; 3        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 ; N7    ; 1        ; 0            ; 42           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; CDOUT                                                                                                                        ; B3    ; 8        ; 5            ; 73           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLK_25MHZ                                                                                                                    ; AG14  ; 3        ; 58           ; 0            ; 21           ; 25                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[0]                                                                                                                       ; B26   ; 7        ; 113          ; 73           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[10]                                                                                                                      ; F27   ; 6        ; 115          ; 56           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[11]                                                                                                                      ; G23   ; 6        ; 115          ; 69           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[12]                                                                                                                      ; G24   ; 6        ; 115          ; 69           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[13]                                                                                                                      ; G25   ; 6        ; 115          ; 66           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[14]                                                                                                                      ; G26   ; 6        ; 115          ; 66           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[15]                                                                                                                      ; H23   ; 6        ; 115          ; 65           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[1]                                                                                                                       ; C26   ; 7        ; 113          ; 73           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[2]                                                                                                                       ; D26   ; 6        ; 115          ; 62           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[3]                                                                                                                       ; E24   ; 7        ; 85           ; 73           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[4]                                                                                                                       ; E25   ; 7        ; 83           ; 73           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[5]                                                                                                                       ; E26   ; 6        ; 115          ; 59           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[6]                                                                                                                       ; E27   ; 6        ; 115          ; 57           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[7]                                                                                                                       ; F24   ; 6        ; 115          ; 68           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[8]                                                                                                                       ; F25   ; 6        ; 115          ; 68           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA[9]                                                                                                                       ; F26   ; 6        ; 115          ; 59           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[0]                                                                                                                     ; K22   ; 6        ; 115          ; 64           ; 7            ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[10]                                                                                                                    ; L28   ; 6        ; 115          ; 47           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[11]                                                                                                                    ; M25   ; 6        ; 115          ; 47           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[12]                                                                                                                    ; M26   ; 6        ; 115          ; 46           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[13]                                                                                                                    ; M27   ; 6        ; 115          ; 46           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[14]                                                                                                                    ; M28   ; 6        ; 115          ; 45           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[15]                                                                                                                    ; N25   ; 6        ; 115          ; 45           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[1]                                                                                                                     ; K25   ; 6        ; 115          ; 55           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[2]                                                                                                                     ; K26   ; 6        ; 115          ; 55           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[3]                                                                                                                     ; K27   ; 6        ; 115          ; 50           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[4]                                                                                                                     ; K28   ; 6        ; 115          ; 49           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[5]                                                                                                                     ; L21   ; 6        ; 115          ; 62           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[6]                                                                                                                     ; L22   ; 6        ; 115          ; 62           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[7]                                                                                                                     ; L23   ; 6        ; 115          ; 49           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[8]                                                                                                                     ; L24   ; 6        ; 115          ; 48           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; INA_2[9]                                                                                                                     ; L27   ; 6        ; 115          ; 48           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; IO2                                                                                                                          ; AH10  ; 3        ; 31           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; IO4                                                                                                                          ; AE18  ; 4        ; 79           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; IO5                                                                                                                          ; AE21  ; 4        ; 85           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; IO6                                                                                                                          ; AE24  ; 4        ; 100          ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; IO8                                                                                                                          ; AE25  ; 4        ; 89           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY_DASH                                                                                                                     ; AE20  ; 4        ; 85           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY_DOT                                                                                                                      ; AE19  ; 4        ; 83           ; 0            ; 21           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; LTC2208_122MHz                                                                                                               ; J27   ; 6        ; 115          ; 37           ; 0            ; 61196                 ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; LTC2208_122MHz_2                                                                                                             ; Y27   ; 5        ; 115          ; 37           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; MODE2                                                                                                                        ; Y13   ; 3        ; 52           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; OSC_10MHZ                                                                                                                    ; B14   ; 8        ; 56           ; 73           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; OVERFLOW                                                                                                                     ; H24   ; 6        ; 115          ; 65           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; OVERFLOW_2                                                                                                                   ; R26   ; 5        ; 115          ; 33           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_CLK125                                                                                                                   ; Y2    ; 2        ; 0            ; 36           ; 14           ; 10                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_INT_N                                                                                                                    ; D1    ; 1        ; 0            ; 68           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_RESET_N                                                                                                                  ; D2    ; 1        ; 0            ; 68           ; 0            ; 146                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_RX[0]                                                                                                                    ; E1    ; 1        ; 0            ; 61           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_RX[1]                                                                                                                    ; E4    ; 8        ; 1            ; 73           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_RX[2]                                                                                                                    ; E5    ; 8        ; 1            ; 73           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_RX[3]                                                                                                                    ; F1    ; 1        ; 0            ; 59           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PHY_RX_CLOCK                                                                                                                 ; AG15  ; 4        ; 58           ; 0            ; 7            ; 3183                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; PTT                                                                                                                          ; AE22  ; 4        ; 96           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RX_DV                                                                                                                        ; C2    ; 1        ; 0            ; 69           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SO                                                                                                                           ; AH7   ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; _122MHz                                                                                                                      ; B15   ; 7        ; 56           ; 73           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                                                                                                        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADCCLK                                                                                                                      ; AD27  ; 5        ; 115          ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADCMOSI                                                                                                                     ; AB27  ; 5        ; 115          ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK ; P3    ; 1        ; 0            ; 42           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SCE  ; E2    ; 1        ; 0            ; 61           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SDO  ; F4    ; 1        ; 0            ; 65           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; ATTN_CLK                                                                                                                    ; J24   ; 6        ; 115          ; 63           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_CLK_2                                                                                                                  ; U25   ; 5        ; 115          ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_DATA                                                                                                                   ; J25   ; 6        ; 115          ; 51           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_DATA_2                                                                                                                 ; U26   ; 5        ; 115          ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_LE                                                                                                                     ; J23   ; 6        ; 115          ; 63           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ATTN_LE_2                                                                                                                   ; U22   ; 5        ; 115          ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CBCLK                                                                                                                       ; B8    ; 8        ; 16           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CDIN                                                                                                                        ; A7    ; 8        ; 29           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLRCIN                                                                                                                      ; C10   ; 8        ; 35           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CLRCOUT                                                                                                                     ; C13   ; 8        ; 54           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMCLK                                                                                                                       ; C14   ; 8        ; 52           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CMODE                                                                                                                       ; A6    ; 8        ; 27           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CS                                                                                                                          ; AH8   ; 3        ; 20           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; CTRL_TRSW                                                                                                                   ; AE2   ; 2        ; 0            ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[0]                                                                                                                     ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[10]                                                                                                                    ; D19   ; 7        ; 83           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[11]                                                                                                                    ; D13   ; 8        ; 54           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[12]                                                                                                                    ; D11   ; 8        ; 23           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[13]                                                                                                                    ; E14   ; 8        ; 45           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[14]                                                                                                                    ; D12   ; 8        ; 52           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[15]                                                                                                                    ; C12   ; 8        ; 52           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[1]                                                                                                                     ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[2]                                                                                                                     ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[3]                                                                                                                     ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[4]                                                                                                                     ; E15   ; 7        ; 58           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[5]                                                                                                                     ; D25   ; 7        ; 105          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[6]                                                                                                                     ; D24   ; 7        ; 98           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[7]                                                                                                                     ; D22   ; 7        ; 111          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[8]                                                                                                                     ; D21   ; 7        ; 96           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACD[9]                                                                                                                     ; D20   ; 7        ; 85           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_ALC                                                                                                                     ; F14   ; 8        ; 45           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED1                                                                                                                  ; AA3   ; 2        ; 0            ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED10                                                                                                                 ; AD3   ; 2        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED11                                                                                                                 ; AB5   ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED12                                                                                                                 ; AC1   ; 2        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED13                                                                                                                 ; AF2   ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED14                                                                                                                 ; AB1   ; 2        ; 0            ; 27           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED15                                                                                                                 ; Y3    ; 2        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED16                                                                                                                 ; AA7   ; 2        ; 0            ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED17                                                                                                                 ; AA6   ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED18                                                                                                                 ; Y6    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED19                                                                                                                 ; Y4    ; 2        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED2                                                                                                                  ; AA4   ; 2        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED20                                                                                                                 ; Y5    ; 2        ; 0            ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED3                                                                                                                  ; AA5   ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED4                                                                                                                  ; AC2   ; 2        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED5                                                                                                                  ; AC3   ; 2        ; 0            ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED6                                                                                                                  ; AC4   ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED7                                                                                                                  ; AC5   ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED8                                                                                                                  ; AD1   ; 2        ; 0            ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DEBUG_LED9                                                                                                                  ; AD2   ; 2        ; 0            ; 22           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DITH                                                                                                                        ; A26   ; 7        ; 109          ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DITH_2                                                                                                                      ; K21   ; 6        ; 115          ; 64           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRIVER_PA_EN                                                                                                                ; AE28  ; 5        ; 115          ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_PLL                                                                                                                    ; AH26  ; 4        ; 113          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FPGA_PTT                                                                                                                    ; AD28  ; 5        ; 115          ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; IO1                                                                                                                         ; AB28  ; 5        ; 115          ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; J15_5                                                                                                                       ; AG7   ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; J15_6                                                                                                                       ; AG8   ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MICBIAS_ENABLE                                                                                                              ; B4    ; 8        ; 7            ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MICBIAS_SELECT                                                                                                              ; C4    ; 8        ; 3            ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MIC_SIG_SELECT                                                                                                              ; D4    ; 8        ; 1            ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MOSI                                                                                                                        ; A12   ; 8        ; 47           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NCONFIG                                                                                                                     ; Y12   ; 3        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA                                                                                                                         ; H26   ; 6        ; 115          ; 58           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PGA_2                                                                                                                       ; R28   ; 5        ; 115          ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_MDC                                                                                                                     ; G4    ; 1        ; 0            ; 63           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[0]                                                                                                                   ; G3    ; 1        ; 0            ; 63           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[1]                                                                                                                   ; G2    ; 1        ; 0            ; 55           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[2]                                                                                                                   ; G1    ; 1        ; 0            ; 55           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX[3]                                                                                                                   ; F5    ; 1        ; 0            ; 65           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX_CLOCK                                                                                                                ; D5    ; 8        ; 3            ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_TX_EN                                                                                                                   ; F2    ; 1        ; 0            ; 60           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PTT_SELECT                                                                                                                  ; C5    ; 8        ; 3            ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A0                                                                                                                      ; L2    ; 1        ; 0            ; 44           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A12                                                                                                                     ; N3    ; 1        ; 0            ; 46           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAM_A13                                                                                                                     ; M1    ; 1        ; 0            ; 44           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAND                                                                                                                        ; H25   ; 6        ; 115          ; 58           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RAND_2                                                                                                                      ; R27   ; 5        ; 115          ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SCK                                                                                                                         ; AH4   ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHDN                                                                                                                        ; A25   ; 7        ; 109          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHDN_2                                                                                                                      ; J26   ; 6        ; 115          ; 51           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SI                                                                                                                          ; AH6   ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SCK                                                                                                                     ; AG6   ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SDO                                                                                                                     ; AG3   ; 3        ; 3            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SSCK                                                                                                                        ; A3    ; 8        ; 5            ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Status_LED                                                                                                                  ; Y15   ; 3        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT0                                                                                                                    ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT1                                                                                                                    ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT2                                                                                                                    ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT3                                                                                                                    ; Y23   ; 5        ; 115          ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT4                                                                                                                    ; Y24   ; 5        ; 115          ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT5                                                                                                                    ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USEROUT6                                                                                                                    ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; atu_ctrl                                                                                                                    ; AF27  ; 5        ; 115          ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nADCCS                                                                                                                      ; AE27  ; 5        ; 115          ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nCS                                                                                                                         ; A4    ; 8        ; 7            ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------------------------------------------------------------------------------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                  ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------+
; PHY_MDIO ; G5    ; 1        ; 0            ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|mdio_high_z ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                                                                                                    ;
+----------+------------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As       ; User Signal Name                                                                                                             ; Pin Type                  ;
+----------+------------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO                  ; Use as regular IO ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SDO   ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO              ; Use as regular IO ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SCE   ; Dual Purpose Pin          ;
; M6       ; nSTATUS                                  ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; P3       ; DCLK                                     ; Use as regular IO ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK  ; Dual Purpose Pin          ;
; N7       ; DATA0                                    ; Use as regular IO ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 ; Dual Purpose Pin          ;
; P4       ; nCONFIG                                  ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; R8       ; nCE                                      ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                                ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; N22      ; MSEL0                                    ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; P23      ; MSEL1                                    ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; M22      ; MSEL2                                    ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; P22      ; MSEL3                                    ; -                 ; -                                                                                                                            ; Dedicated Programming Pin ;
; F27      ; DIFFIO_R13p                              ; Use as regular IO ; INA[10]                                                                                                                      ; Dual Purpose Pin          ;
; C12      ; DIFFIO_T29n, PADD16                      ; Use as regular IO ; DACD[15]                                                                                                                     ; Dual Purpose Pin          ;
; D12      ; DIFFIO_T29p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO ; DACD[14]                                                                                                                     ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T4p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO ; MICBIAS_ENABLE                                                                                                               ; Dual Purpose Pin          ;
+----------+------------------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 19 / 56 ( 34 % ) ; 3.3V          ; --           ;
; 2        ; 22 / 63 ( 35 % ) ; 3.3V          ; --           ;
; 3        ; 14 / 73 ( 19 % ) ; 3.3V          ; --           ;
; 4        ; 9 / 71 ( 13 % )  ; 3.3V          ; --           ;
; 5        ; 22 / 65 ( 34 % ) ; 3.3V          ; --           ;
; 6        ; 37 / 58 ( 64 % ) ; 3.3V          ; --           ;
; 7        ; 18 / 72 ( 25 % ) ; 3.3V          ; --           ;
; 8        ; 24 / 71 ( 34 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                                           ;
+----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                                                               ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; SSCK                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 532        ; 8        ; nCS                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; CMODE                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 501        ; 8        ; CDIN                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 517        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 487        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 482        ; 8        ; MOSI                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                                                                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                                                                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 442        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 440        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 423        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 412        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; SHDN                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A26      ; 404        ; 7        ; DITH                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A27      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; DEBUG_LED1                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 101        ; 2        ; DEBUG_LED2                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA5      ; 119        ; 2        ; DEBUG_LED3                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 118        ; 2        ; DEBUG_LED17                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 120        ; 2        ; DEBUG_LED16                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ;            ;          ; GNDA1                                                                                                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ;            ;          ; GNDA4                                                                                                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; DEBUG_LED14                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; DEBUG_LED11                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB27     ; 296        ; 5        ; ADCMOSI                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; IO1                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; DEBUG_LED12                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 93         ; 2        ; DEBUG_LED4                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 95         ; 2        ; DEBUG_LED5                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC4      ; 125        ; 2        ; DEBUG_LED6                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC5      ; 124        ; 2        ; DEBUG_LED7                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC6      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC13     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ; 98         ; 2        ; DEBUG_LED8                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD2      ; 97         ; 2        ; DEBUG_LED9                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD3      ; 96         ; 2        ; DEBUG_LED10                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD6      ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD27     ; 286        ; 5        ; ADCCLK                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; FPGA_PTT                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE2      ; 105        ; 2        ; CTRL_TRSW                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 225        ; 4        ; IO4                                                                                                                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; KEY_DOT                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; KEY_DASH                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE21     ; 238        ; 4        ; IO5                                                                                                                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE22     ; 251        ; 4        ; PTT                                                                                                                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 256        ; 4        ; IO6                                                                                                                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE25     ; 243        ; 4        ; IO8                                                                                                                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE26     ; 278        ; 5        ; ADCMISO                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE27     ; 284        ; 5        ; nADCCS                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE28     ; 283        ; 5        ; DRIVER_PA_EN                                                                                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF1      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; DEBUG_LED13                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF27     ; 277        ; 5        ; atu_ctrl                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AF28     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; SPI_SDO                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG5      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; SPI_SCK                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG7      ; 150        ; 3        ; J15_5                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG8      ; 156        ; 3        ; J15_6                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG9      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG13     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; CLK_25MHZ                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 201        ; 4        ; PHY_RX_CLOCK                                                                                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG16     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG24     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AG27     ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH4      ; 142        ; 3        ; SCK                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH5      ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; SI                                                                                                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH7      ; 151        ; 3        ; SO                                                                                                                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH8      ; 157        ; 3        ; CS                                                                                                                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH9      ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; IO2                                                                                                                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH11     ; 176        ; 3        ; ANT_TUNE                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH13     ;            ; 3        ; VCCIO3                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                                                                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                                                                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH24     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AH26     ; 271        ; 4        ; FPGA_PLL                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH27     ;            ; 4        ; VCCIO4                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; CDOUT                                                                                                                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 533        ; 8        ; MICBIAS_ENABLE                                                                                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 502        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 518        ; 8        ; CBCLK                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 488        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; OSC_10MHZ                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 471        ; 7        ; _122MHz                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 443        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 441        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 424        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 413        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B26      ; 401        ; 7        ; INA[0]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B27      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RX_DV                                                                                                                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 543        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ; 539        ; 8        ; MICBIAS_SELECT                                                                                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 538        ; 8        ; PTT_SELECT                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 536        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 521        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 519        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 510        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 495        ; 8        ; CLRCIN                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 508        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 478        ; 8        ; DACD[15]                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 474        ; 8        ; CLRCOUT                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 476        ; 8        ; CMCLK                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 468        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 460        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 438        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 429        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 435        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 431        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C21      ; 422        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 418        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 415        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 416        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C25      ; 411        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C26      ; 400        ; 7        ; INA[1]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C27      ; 382        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C28      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; PHY_INT_N                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 2          ; 1        ; PHY_RESET_N                                                                                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; MIC_SIG_SELECT                                                                                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D5       ; 537        ; 8        ; PHY_TX_CLOCK                                                                                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 524        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 522        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 520        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 511        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 496        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 509        ; 8        ; DACD[12]                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 479        ; 8        ; DACD[14]                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 475        ; 8        ; DACD[11]                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 477        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 469        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 461        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ; 439        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 430        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 436        ; 7        ; DACD[10]                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 432        ; 7        ; DACD[9]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D21      ; 419        ; 7        ; DACD[8]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7        ; DACD[7]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D23      ; 414        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D24      ; 417        ; 7        ; DACD[6]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D25      ; 410        ; 7        ; DACD[5]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D26      ; 383        ; 6        ; INA[2]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D27      ; 381        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D28      ; 380        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 17         ; 1        ; PHY_RX[0]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 16         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SCE   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 541        ; 8        ; PHY_RX[1]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E5       ; 542        ; 8        ; PHY_RX[2]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E6       ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 526        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 499        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 497        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; DACD[13]                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 467        ; 7        ; DACD[4]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; DACD[3]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; DACD[2]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; DACD[1]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; DACD[0]                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; INA[3]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; INA[4]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; INA[5]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E27      ; 375        ; 6        ; INA[6]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E28      ; 374        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 19         ; 1        ; PHY_RX[3]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 18         ; 1        ; PHY_TX_EN                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 10         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SDO   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; PHY_TX[3]                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 527        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 500        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 498        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; DAC_ALC                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 466        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 428        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ; 420        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F22      ; 409        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; INA[7]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F25      ; 395        ; 6        ; INA[8]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F26      ; 379        ; 6        ; INA[9]                                                                                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F27      ; 373        ; 6        ; INA[10]                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F28      ; 372        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 26         ; 1        ; PHY_TX[2]                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 25         ; 1        ; PHY_TX[1]                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ; 13         ; 1        ; PHY_TX[0]                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 12         ; 1        ; PHY_MDC                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 6          ; 1        ; PHY_MDIO                                                                                                                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 5          ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 530        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 528        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 525        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 506        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 503        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 484        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 437        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ; 451        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G20      ; 444        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G21      ; 445        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G22      ; 449        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G23      ; 398        ; 6        ; INA[11]                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G24      ; 397        ; 6        ; INA[12]                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G25      ; 393        ; 6        ; INA[13]                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G26      ; 392        ; 6        ; INA[14]                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G27      ; 367        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G28      ; 366        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ;            ; 1        ; VCCIO1                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 14         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 20         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 11         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 4          ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ;          ; GNDA3                                                                                                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ;            ; 8        ; VCCIO8                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 494        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 480        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 464        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 459        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 454        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                                                                                        ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H22      ; 399        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H23      ; 391        ; 6        ; INA[15]                                                                                                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H24      ; 390        ; 6        ; OVERFLOW                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H25      ; 377        ; 6        ; RAND                                                                                                                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H26      ; 376        ; 6        ; PGA                                                                                                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H27      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                                                                                         ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 22         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 36         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 35         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 37         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ;            ; --       ; VCCA3                                                                                                                        ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                                                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J13      ; 489        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J14      ; 481        ; 8        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 465        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ; 458        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 450        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                                                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                                                                                        ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; ATTN_LE                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J24      ; 386        ; 6        ; ATTN_CLK                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J25      ; 365        ; 6        ; ATTN_DATA                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J26      ; 364        ; 6        ; SHDN_2                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J27      ; 338        ; 6        ; LTC2208_122MHz                                                                                                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J28      ; 337        ; 6        ; GND+                                                                                                                         ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 27         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 30         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 29         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ;            ; 1        ; VCCIO1                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 39         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; DITH_2                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 388        ; 6        ; INA_2[0]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K23      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; INA_2[1]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K26      ; 370        ; 6        ; INA_2[2]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K27      ; 362        ; 6        ; INA_2[3]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K28      ; 361        ; 6        ; INA_2[4]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 49         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 48         ; 1        ; RAM_A0                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 32         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 31         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ; 21         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 42         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 40         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; INA_2[5]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 384        ; 6        ; INA_2[6]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L23      ; 360        ; 6        ; INA_2[7]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L24      ; 359        ; 6        ; INA_2[8]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L25      ; 369        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ; 363        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L27      ; 358        ; 6        ; INA_2[9]                                                                                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L28      ; 357        ; 6        ; INA_2[10]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 51         ; 1        ; RAM_A13                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 50         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 34         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 33         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 41         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                                                                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 46         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                                                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 356        ; 6        ; INA_2[11]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M26      ; 355        ; 6        ; INA_2[12]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M27      ; 354        ; 6        ; INA_2[13]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M28      ; 353        ; 6        ; INA_2[14]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ;            ; 1        ; VCCIO1                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RAM_A12                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 44         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ; 1        ; VCCIO1                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                                                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; INA_2[15]                                                                                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 351        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N27      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 52         ; 1        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 55         ; 1        ; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                                                                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                                                                                         ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                                                                                         ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                                                                                         ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                                                                                         ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ; 343        ; 6        ; ^MSEL3                                                                                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                                                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                                                                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P26      ; 345        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P27      ; 350        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P28      ; 349        ; 6        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 67         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 73         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 74         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 77         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 70         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 69         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 62         ; 1        ; ^nCE                                                                                                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 332        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R23      ; 331        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R24      ; 330        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ; 326        ; 5        ; OVERFLOW_2                                                                                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R27      ; 329        ; 5        ; RAND_2                                                                                                                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R28      ; 328        ; 5        ; PGA_2                                                                                                                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 2        ; VCCIO2                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 75         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ;            ; 2        ; VCCIO2                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 324        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ; 322        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T27      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 79         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 71         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 72         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 90         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 89         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 103        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ; 104        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 313        ; 5        ; ATTN_LE_2                                                                                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U23      ; 305        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; ATTN_CLK_2                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U26      ; 314        ; 5        ; ATTN_DATA_2                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U27      ; 318        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U28      ; 317        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 84         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 83         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 82         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 81         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 108        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 107        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 110        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ; 109        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 309        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 308        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 307        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 306        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V27      ; 304        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V28      ; 303        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 88         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 87         ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 112        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 111        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ; 2        ; VCCIO2                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W8       ; 116        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W9       ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                                                                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 321        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W23      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                                                                                       ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 299        ; 5        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W27      ; 301        ; 5        ; USEROUT0                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; USEROUT1                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                                                                                         ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; PHY_CLK125                                                                                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; DEBUG_LED15                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 91         ; 2        ; DEBUG_LED19                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 114        ; 2        ; DEBUG_LED20                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ; 113        ; 2        ; DEBUG_LED18                                                                                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y8       ;            ; --       ; VCCA1                                                                                                                        ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                                                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; NCONFIG                                                                                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 189        ; 3        ; MODE2                                                                                                                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 198        ; 3        ; Status_LED                                                                                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                                                                                          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT                                                                                                               ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                                                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                                                                                        ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; USEROUT2                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; USEROUT3                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; USEROUT4                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; USEROUT5                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; USEROUT6                                                                                                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; LTC2208_122MHz_2                                                                                                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y28      ; 335        ; 5        ; GND+                                                                                                                         ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------------------------------------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Name                          ; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1 ; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1 ; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll1 ; PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; SDC pin name                  ; PLL_inst|altpll_component|auto_generated|pll1                                 ; PLL_IF_inst|altpll_component|auto_generated|pll1                             ; network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1                                                ; PLL_30MHz_inst|altpll_component|auto_generated|pll1                                   ;
; PLL mode                      ; Normal                                                                        ; Normal                                                                       ; Normal                                                                                                                       ; Normal                                                                                ;
; Compensate clock              ; clock0                                                                        ; clock0                                                                       ; clock0                                                                                                                       ; clock0                                                                                ;
; Compensated input/output pins ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; Switchover type               ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; Input frequency 0             ; 122.88 MHz                                                                    ; 122.88 MHz                                                                   ; 125.0 MHz                                                                                                                    ; 122.88 MHz                                                                            ;
; Input frequency 1             ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; Nominal PFD frequency         ; 5.1 MHz                                                                       ; 122.9 MHz                                                                    ; 125.0 MHz                                                                                                                    ; 122.9 MHz                                                                             ;
; Nominal VCO frequency         ; 640.0 MHz                                                                     ; 614.4 MHz                                                                    ; 1250.0 MHz                                                                                                                   ; 614.4 MHz                                                                             ;
; VCO post scale K counter      ; 2                                                                             ; 2                                                                            ; --                                                                                                                           ; 2                                                                                     ;
; VCO frequency control         ; Auto                                                                          ; Auto                                                                         ; Manual Phase                                                                                                                 ; Auto                                                                                  ;
; VCO phase shift step          ; 195 ps                                                                        ; 203 ps                                                                       ; 100 ps                                                                                                                       ; 203 ps                                                                                ;
; VCO multiply                  ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; VCO divide                    ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; Freq min lock                 ; 120.0 MHz                                                                     ; 60.01 MHz                                                                    ; 60.02 MHz                                                                                                                    ; 60.01 MHz                                                                             ;
; Freq max lock                 ; 124.84 MHz                                                                    ; 130.04 MHz                                                                   ; 130.04 MHz                                                                                                                   ; 130.04 MHz                                                                            ;
; M VCO Tap                     ; 0                                                                             ; 0                                                                            ; 0                                                                                                                            ; 0                                                                                     ;
; M Initial                     ; 1                                                                             ; 1                                                                            ; 1                                                                                                                            ; 1                                                                                     ;
; M value                       ; 125                                                                           ; 5                                                                            ; 10                                                                                                                           ; 5                                                                                     ;
; N value                       ; 24                                                                            ; 1                                                                            ; 1                                                                                                                            ; 1                                                                                     ;
; Charge pump current           ; setting 1                                                                     ; setting 1                                                                    ; setting 1                                                                                                                    ; setting 1                                                                             ;
; Loop filter resistance        ; setting 8                                                                     ; setting 28                                                                   ; setting 28                                                                                                                   ; setting 28                                                                            ;
; Loop filter capacitance       ; setting 0                                                                     ; setting 0                                                                    ; setting 0                                                                                                                    ; setting 0                                                                             ;
; Bandwidth                     ; 300 kHz to 390 kHz                                                            ; 1.19 MHz to 1.7 MHz                                                          ; 1.19 MHz to 1.7 MHz                                                                                                          ; 1.19 MHz to 1.7 MHz                                                                   ;
; Bandwidth type                ; Low                                                                           ; Medium                                                                       ; Medium                                                                                                                       ; Medium                                                                                ;
; Real time reconfigurable      ; Off                                                                           ; Off                                                                          ; On                                                                                                                           ; Off                                                                                   ;
; Scan chain MIF file           ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; Preserve PLL counter order    ; Off                                                                           ; Off                                                                          ; Off                                                                                                                          ; Off                                                                                   ;
; PLL location                  ; PLL_3                                                                         ; PLL_2                                                                        ; PLL_1                                                                                                                        ; PLL_4                                                                                 ;
; Inclk0 signal                 ; _122MHz                                                                       ; LTC2208_122MHz                                                               ; PHY_CLK125                                                                                                                   ; LTC2208_122MHz                                                                        ;
; Inclk1 signal                 ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
; Inclk0 signal type            ; Dedicated Pin                                                                 ; Dedicated Pin                                                                ; Dedicated Pin                                                                                                                ; Dedicated Pin                                                                         ;
; Inclk1 signal type            ; --                                                                            ; --                                                                           ; --                                                                                                                           ; --                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------------------------------------+
; Name                                                                                                                                     ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------------------------------------+
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                ; clock0       ; 125  ; 1536 ; 10.0 MHz         ; 0 (0 ps)        ; 0.70 (195 ps)    ; 50/50      ; C0      ; 64            ; 32/32 Even   ; --            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]                                 ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]                                                 ; clock0       ; 1    ; 1    ; 122.88 MHz       ; 90 (2035 ps)    ; 9.00 (203 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd      ; --            ; 2       ; 2       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]                              ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]                                                 ; clock1       ; 1    ; 10   ; 12.29 MHz        ; 0 (0 ps)        ; 0.90 (203 ps)    ; 50/50      ; C1      ; 50            ; 25/25 Even   ; --            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]                              ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]                                                 ; clock2       ; 1    ; 40   ; 3.07 MHz         ; 180 (162760 ps) ; 0.23 (203 ps)    ; 50/50      ; C2      ; 200           ; 100/100 Even ; --            ; 101     ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]                              ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]                                                 ; clock3       ; 1    ; 2560 ; 0.05 MHz         ; 0 (0 ps)        ; 0.09 (203 ps)    ; 50/50      ; C4      ; 512           ; 256/256 Even ; C3            ; 1       ; 0       ; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]                              ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]~cascade_in                                      ; --           ; --   ; --   ; --               ; --              ; --               ; --         ; C3      ; 25            ; 12/13 Odd    ; --            ; 1       ; 0       ;                                                                                      ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1    ; 125.0 MHz        ; 0 (0 ps)        ; 4.50 (100 ps)    ; 50/50      ; C3      ; 10            ; 5/5 Even     ; --            ; 1       ; 0       ; network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1    ; 125.0 MHz        ; 135 (3000 ps)   ; 4.50 (100 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even     ; --            ; 4       ; 6       ; network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 10   ; 12.5 MHz         ; 0 (0 ps)        ; 0.45 (100 ps)    ; 50/50      ; C2      ; 100           ; 50/50 Even   ; --            ; 1       ; 0       ; network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 50   ; 2.5 MHz          ; 0 (0 ps)        ; 0.09 (100 ps)    ; 50/50      ; C0      ; 500           ; 250/250 Even ; --            ; 1       ; 0       ; network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[3] ;
; PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|wire_pll1_clk[0]                                        ; clock0       ; 1    ; 4    ; 30.72 MHz        ; 0 (0 ps)        ; 2.25 (203 ps)    ; 50/50      ; C0      ; 20            ; 10/10 Even   ; --            ; 1       ; 0       ; PLL_30MHz_inst|altpll_component|auto_generated|pll1|clk[0]                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Pin Name                                                                                                                    ; Reason                      ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; ATTN_DATA                                                                                                                   ; Missing drive strength      ;
; ATTN_DATA_2                                                                                                                 ; Missing drive strength      ;
; ATTN_CLK                                                                                                                    ; Missing drive strength      ;
; ATTN_CLK_2                                                                                                                  ; Missing drive strength      ;
; ATTN_LE                                                                                                                     ; Missing drive strength      ;
; ATTN_LE_2                                                                                                                   ; Missing drive strength      ;
; RAND                                                                                                                        ; Missing drive strength      ;
; RAND_2                                                                                                                      ; Missing drive strength      ;
; PGA                                                                                                                         ; Missing drive strength      ;
; PGA_2                                                                                                                       ; Missing drive strength      ;
; DITH                                                                                                                        ; Missing drive strength      ;
; DITH_2                                                                                                                      ; Missing drive strength      ;
; SHDN                                                                                                                        ; Missing drive strength      ;
; SHDN_2                                                                                                                      ; Missing drive strength      ;
; CBCLK                                                                                                                       ; Missing drive strength      ;
; CLRCIN                                                                                                                      ; Missing drive strength      ;
; CLRCOUT                                                                                                                     ; Missing drive strength      ;
; CDIN                                                                                                                        ; Missing drive strength      ;
; CMCLK                                                                                                                       ; Missing drive strength      ;
; CMODE                                                                                                                       ; Missing drive strength      ;
; nCS                                                                                                                         ; Missing drive strength      ;
; MOSI                                                                                                                        ; Missing drive strength      ;
; SSCK                                                                                                                        ; Missing drive strength      ;
; PHY_TX[0]                                                                                                                   ; Missing drive strength      ;
; PHY_TX[1]                                                                                                                   ; Missing drive strength      ;
; PHY_TX[2]                                                                                                                   ; Missing drive strength      ;
; PHY_TX[3]                                                                                                                   ; Missing drive strength      ;
; PHY_TX_EN                                                                                                                   ; Missing drive strength      ;
; PHY_TX_CLOCK                                                                                                                ; Missing drive strength      ;
; PHY_MDC                                                                                                                     ; Missing drive strength      ;
; SCK                                                                                                                         ; Missing drive strength      ;
; SI                                                                                                                          ; Missing drive strength      ;
; CS                                                                                                                          ; Missing drive strength      ;
; NCONFIG                                                                                                                     ; Missing drive strength      ;
; ADCMOSI                                                                                                                     ; Missing drive strength      ;
; ADCCLK                                                                                                                      ; Missing drive strength      ;
; nADCCS                                                                                                                      ; Missing drive strength      ;
; SPI_SDO                                                                                                                     ; Missing drive strength      ;
; SPI_SCK                                                                                                                     ; Missing drive strength      ;
; J15_5                                                                                                                       ; Missing drive strength      ;
; J15_6                                                                                                                       ; Missing drive strength      ;
; FPGA_PTT                                                                                                                    ; Missing drive strength      ;
; IO1                                                                                                                         ; Missing drive strength      ;
; DRIVER_PA_EN                                                                                                                ; Missing drive strength      ;
; CTRL_TRSW                                                                                                                   ; Missing drive strength      ;
; atu_ctrl                                                                                                                    ; Missing drive strength      ;
; USEROUT0                                                                                                                    ; Missing drive strength      ;
; USEROUT1                                                                                                                    ; Missing drive strength      ;
; USEROUT2                                                                                                                    ; Missing drive strength      ;
; USEROUT3                                                                                                                    ; Missing drive strength      ;
; USEROUT4                                                                                                                    ; Missing drive strength      ;
; USEROUT5                                                                                                                    ; Missing drive strength      ;
; USEROUT6                                                                                                                    ; Missing drive strength      ;
; Status_LED                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED1                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED2                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED3                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED4                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED5                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED6                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED7                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED8                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED9                                                                                                                  ; Missing drive strength      ;
; DEBUG_LED10                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED11                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED12                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED13                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED14                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED15                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED16                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED17                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED18                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED19                                                                                                                 ; Missing drive strength      ;
; DEBUG_LED20                                                                                                                 ; Missing drive strength      ;
; RAM_A0                                                                                                                      ; Missing drive strength      ;
; RAM_A12                                                                                                                     ; Missing drive strength      ;
; RAM_A13                                                                                                                     ; Missing drive strength      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK ; Missing drive strength      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SCE  ; Missing drive strength      ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SDO  ; Missing drive strength      ;
; PHY_MDIO                                                                                                                    ; Missing drive strength      ;
; RAM_A0                                                                                                                      ; Missing location assignment ;
; RAM_A12                                                                                                                     ; Missing location assignment ;
; RAM_A13                                                                                                                     ; Missing location assignment ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                          ; Entity Name                  ; Library Name ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |Orion                                                                     ; 86348 (707) ; 68375 (396)               ; 10 (10)       ; 1037984     ; 180  ; 266          ; 0       ; 133       ; 165  ; 0            ; 17973 (291)  ; 18111 (43)        ; 50264 (429)      ; |Orion                                                                                                                                                                                                                       ; Orion                        ; work         ;
;    |ASMI_interface:ASMI_int_inst|                                          ; 408 (199)   ; 223 (92)                  ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 177 (99)     ; 12 (0)            ; 219 (100)        ; |Orion|ASMI_interface:ASMI_int_inst                                                                                                                                                                                          ; ASMI_interface               ; work         ;
;       |ASMI:ASMI_inst|                                                     ; 209 (0)     ; 131 (0)                   ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 78 (0)       ; 12 (0)            ; 119 (0)          ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst                                                                                                                                                                           ; ASMI                         ; work         ;
;          |ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component| ; 209 (126)   ; 131 (71)                  ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 4    ; 0            ; 78 (55)      ; 12 (12)           ; 119 (57)         ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component                                                                                                           ; ASMI_altasmi_parallel_smm2   ; work         ;
;             |a_graycounter:addbyte_cntr|                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr                                                                                ; a_graycounter                ; work         ;
;                |a_graycounter_9vg:auto_generated|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:addbyte_cntr|a_graycounter_9vg:auto_generated                                               ; a_graycounter_9vg            ; work         ;
;             |a_graycounter:gen_cntr|                                       ; 4 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:gen_cntr                                                                                    ; a_graycounter                ; work         ;
;                |a_graycounter_9vg:auto_generated|                          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:gen_cntr|a_graycounter_9vg:auto_generated                                                   ; a_graycounter_9vg            ; work         ;
;             |a_graycounter:stage_cntr|                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:stage_cntr                                                                                  ; a_graycounter                ; work         ;
;                |a_graycounter_8vg:auto_generated|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:stage_cntr|a_graycounter_8vg:auto_generated                                                 ; a_graycounter_8vg            ; work         ;
;             |a_graycounter:wrstage_cntr|                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr                                                                                ; a_graycounter                ; work         ;
;                |a_graycounter_8vg:auto_generated|                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|a_graycounter:wrstage_cntr|a_graycounter_8vg:auto_generated                                               ; a_graycounter_8vg            ; work         ;
;             |lpm_compare:cmpr4|                                            ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4                                                                                         ; lpm_compare                  ; work         ;
;                |cmpr_7pd:auto_generated|                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr4|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                     ; work         ;
;             |lpm_compare:cmpr5|                                            ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr5                                                                                         ; lpm_compare                  ; work         ;
;                |cmpr_7pd:auto_generated|                                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_compare:cmpr5|cmpr_7pd:auto_generated                                                                 ; cmpr_7pd                     ; work         ;
;             |lpm_counter:pgwr_data_cntr|                                   ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr                                                                                ; lpm_counter                  ; work         ;
;                |cntr_haj:auto_generated|                                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_data_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                     ; work         ;
;             |lpm_counter:pgwr_read_cntr|                                   ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr                                                                                ; lpm_counter                  ; work         ;
;                |cntr_haj:auto_generated|                                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|lpm_counter:pgwr_read_cntr|cntr_haj:auto_generated                                                        ; cntr_haj                     ; work         ;
;             |scfifo:scfifo3|                                               ; 47 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 29 (0)           ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3                                                                                            ; scfifo                       ; work         ;
;                |scfifo_3em:auto_generated|                                 ; 47 (0)      ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 29 (0)           ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated                                                                  ; scfifo_3em                   ; work         ;
;                   |a_dpfifo_abs:dpfifo|                                    ; 47 (11)     ; 29 (0)                    ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (11)      ; 0 (0)             ; 29 (0)           ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo                                              ; a_dpfifo_abs                 ; work         ;
;                      |a_fefifo_48e:fifo_state|                             ; 17 (7)      ; 11 (2)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 11 (2)           ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state                      ; a_fefifo_48e                 ; work         ;
;                         |cntr_as7:count_usedw|                             ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw ; cntr_as7                     ; work         ;
;                      |altsyncram_2lm1:FIFOram|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2064        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram                      ; altsyncram_2lm1              ; work         ;
;                      |cntr_4ob:rd_ptr_count|                               ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:rd_ptr_count                        ; cntr_4ob                     ; work         ;
;                      |cntr_4ob:wr_ptr|                                     ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |Orion|ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr                              ; cntr_4ob                     ; work         ;
;    |Attenuator:Attenuator_ADC0|                                            ; 24 (24)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 13 (13)          ; |Orion|Attenuator:Attenuator_ADC0                                                                                                                                                                                            ; Attenuator                   ; work         ;
;    |Attenuator:Attenuator_ADC1|                                            ; 25 (25)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 14 (14)          ; |Orion|Attenuator:Attenuator_ADC1                                                                                                                                                                                            ; Attenuator                   ; work         ;
;    |C122_PLL:PLL_inst|                                                     ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |Orion|C122_PLL:PLL_inst                                                                                                                                                                                                     ; C122_PLL                     ; work         ;
;       |altpll:altpll_component|                                            ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |Orion|C122_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                             ; altpll                       ; work         ;
;          |C122_PLL_altpll:auto_generated|                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated                                                                                                                                              ; C122_PLL_altpll              ; work         ;
;    |CC_encoder:CC_encoder_inst|                                            ; 336 (336)   ; 318 (318)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 154 (154)         ; 164 (164)        ; |Orion|CC_encoder:CC_encoder_inst                                                                                                                                                                                            ; CC_encoder                   ; work         ;
;    |CicInterpM5:in2|                                                       ; 1262 (1262) ; 1209 (1209)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 298 (298)         ; 911 (911)        ; |Orion|CicInterpM5:in2                                                                                                                                                                                                       ; CicInterpM5                  ; work         ;
;    |EPCS_fifo:EPCS_fifo_inst|                                              ; 154 (0)     ; 128 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 58 (0)            ; 70 (0)           ; |Orion|EPCS_fifo:EPCS_fifo_inst                                                                                                                                                                                              ; EPCS_fifo                    ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 154 (0)     ; 128 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 58 (0)            ; 70 (0)           ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                      ; dcfifo                       ; work         ;
;          |dcfifo_jmo1:auto_generated|                                      ; 154 (46)    ; 128 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (8)       ; 58 (27)           ; 70 (7)           ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated                                                                                                                                           ; dcfifo_jmo1                  ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                           ; a_gray2bin_7ib               ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                           ; a_gray2bin_7ib               ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                                  ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                               ; a_graycounter_2lc            ; work         ;
;             |a_graycounter_677:rdptr_g1p|                                  ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 15 (15)          ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                               ; a_graycounter_677            ; work         ;
;             |alt_synch_pipe_3ql:rs_dgwp|                                   ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 5 (0)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp                                                                                                                ; alt_synch_pipe_3ql           ; work         ;
;                |dffpipe_nf9:dffpipe6|                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 5 (5)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_3ql:rs_dgwp|dffpipe_nf9:dffpipe6                                                                                           ; dffpipe_nf9                  ; work         ;
;             |alt_synch_pipe_4ql:ws_dgrp|                                   ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp                                                                                                                ; alt_synch_pipe_4ql           ; work         ;
;                |dffpipe_of9:dffpipe9|                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|alt_synch_pipe_4ql:ws_dgrp|dffpipe_of9:dffpipe9                                                                                           ; dffpipe_of9                  ; work         ;
;             |altsyncram_av61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram                                                                                                                  ; altsyncram_av61              ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                  ; cmpr_o76                     ; work         ;
;             |cmpr_o76:rdfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                                   ; cmpr_o76                     ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                   ; cmpr_o76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                    ; dffpipe_8d9                  ; work         ;
;             |dffpipe_pe9:rs_brp|                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                        ; dffpipe_pe9                  ; work         ;
;             |dffpipe_pe9:rs_bwp|                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Orion|EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                        ; dffpipe_pe9                  ; work         ;
;    |General_CC:General_CC_inst|                                            ; 75 (75)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 10 (10)           ; 24 (24)          ; |Orion|General_CC:General_CC_inst                                                                                                                                                                                            ; General_CC                   ; work         ;
;    |High_Priority_CC:High_Priority_CC_inst|                                ; 892 (892)   ; 782 (782)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 609 (609)         ; 179 (179)        ; |Orion|High_Priority_CC:High_Priority_CC_inst                                                                                                                                                                                ; High_Priority_CC             ; work         ;
;    |Mic_fifo:Mic_fifo_inst|                                                ; 155 (0)     ; 131 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 56 (0)            ; 75 (0)           ; |Orion|Mic_fifo:Mic_fifo_inst                                                                                                                                                                                                ; Mic_fifo                     ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 155 (0)     ; 131 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 56 (0)            ; 75 (0)           ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                              ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_hdm1:auto_generated|                                      ; 155 (43)    ; 131 (34)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (6)       ; 56 (23)           ; 75 (11)          ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated                                                                                                                   ; dcfifo_hdm1                  ; work         ;
;             |a_gray2bin_7ib:rdptr_g_gray2bin|                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                   ; a_gray2bin_7ib               ; work         ;
;             |a_gray2bin_7ib:rs_dgwp_gray2bin|                              ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                   ; a_gray2bin_7ib               ; work         ;
;             |a_graycounter_2lc:wrptr_g1p|                                  ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 14 (14)          ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                       ; a_graycounter_2lc            ; work         ;
;             |a_graycounter_577:rdptr_g1p|                                  ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                       ; a_graycounter_577            ; work         ;
;             |alt_synch_pipe_rpl:rs_dgwp|                                   ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                                                                                        ; alt_synch_pipe_rpl           ; work         ;
;                |dffpipe_ff9:dffpipe9|                                      ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ff9:dffpipe9                                                                   ; dffpipe_ff9                  ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|                                   ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp                                                                                        ; alt_synch_pipe_spl           ; work         ;
;                |dffpipe_gf9:dffpipe12|                                     ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_gf9:dffpipe12                                                                  ; dffpipe_gf9                  ; work         ;
;             |altsyncram_0l31:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram                                                                                          ; altsyncram_0l31              ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                          ; cmpr_o76                     ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                           ; cmpr_o76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                           ; cmpr_p76                     ; work         ;
;             |cntr_54e:cntr_b|                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|cntr_54e:cntr_b                                                                                                   ; cntr_54e                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                            ; dffpipe_8d9                  ; work         ;
;             |dffpipe_pe9:rs_bwp|                                           ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                ; dffpipe_pe9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|dffpipe_se9:rs_brp                                                                                                ; dffpipe_se9                  ; work         ;
;    |Mux_clear:Mux_clear_inst|                                              ; 67 (67)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 8 (8)             ; 31 (31)          ; |Orion|Mux_clear:Mux_clear_inst                                                                                                                                                                                              ; Mux_clear                    ; work         ;
;    |Orion_ADC:ADC_SPI|                                                     ; 220 (220)   ; 186 (186)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 73 (73)           ; 113 (113)        ; |Orion|Orion_ADC:ADC_SPI                                                                                                                                                                                                     ; Orion_ADC                    ; work         ;
;    |PLL_30MHz:PLL_30MHz_inst|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|PLL_30MHz:PLL_30MHz_inst                                                                                                                                                                                              ; PLL_30MHz                    ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component                                                                                                                                                                      ; altpll                       ; work         ;
;          |PLL_30MHz_altpll:auto_generated|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated                                                                                                                                      ; PLL_30MHz_altpll             ; work         ;
;    |PLL_IF:PLL_IF_inst|                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|PLL_IF:PLL_IF_inst                                                                                                                                                                                                    ; PLL_IF                       ; work         ;
;       |altpll:altpll_component|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|PLL_IF:PLL_IF_inst|altpll:altpll_component                                                                                                                                                                            ; altpll                       ; work         ;
;          |PLL_IF_altpll:auto_generated|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated                                                                                                                                               ; PLL_IF_altpll                ; work         ;
;    |Rx_Audio_fifo:Rx_Audio_fifo_inst|                                      ; 175 (0)     ; 152 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 63 (0)            ; 89 (0)           ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst                                                                                                                                                                                      ; Rx_Audio_fifo                ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 175 (0)     ; 152 (0)                   ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 63 (0)            ; 89 (0)           ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                              ; dcfifo                       ; work         ;
;          |dcfifo_ptn1:auto_generated|                                      ; 175 (53)    ; 152 (39)                  ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (11)      ; 63 (25)           ; 89 (9)           ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated                                                                                                                                   ; dcfifo_ptn1                  ; work         ;
;             |a_gray2bin_9ib:rdptr_g_gray2bin|                              ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_gray2bin_9ib:rdptr_g_gray2bin                                                                                                   ; a_gray2bin_9ib               ; work         ;
;             |a_gray2bin_9ib:rs_dgwp_gray2bin|                              ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_gray2bin_9ib:rs_dgwp_gray2bin                                                                                                   ; a_gray2bin_9ib               ; work         ;
;             |a_graycounter_4lc:wrptr_g1p|                                  ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 22 (22)          ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                       ; a_graycounter_4lc            ; work         ;
;             |a_graycounter_877:rdptr_g1p|                                  ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 22 (22)          ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                       ; a_graycounter_877            ; work         ;
;             |alt_synch_pipe_5ql:rs_dgwp|                                   ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 9 (0)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp                                                                                                        ; alt_synch_pipe_5ql           ; work         ;
;                |dffpipe_pf9:dffpipe5|                                      ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 9 (9)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_5ql:rs_dgwp|dffpipe_pf9:dffpipe5                                                                                   ; dffpipe_pf9                  ; work         ;
;             |alt_synch_pipe_6ql:ws_dgrp|                                   ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 8 (0)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp                                                                                                        ; alt_synch_pipe_6ql           ; work         ;
;                |dffpipe_qf9:dffpipe8|                                      ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 8 (8)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|alt_synch_pipe_6ql:ws_dgrp|dffpipe_qf9:dffpipe8                                                                                   ; dffpipe_qf9                  ; work         ;
;             |altsyncram_8271:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram                                                                                                          ; altsyncram_8271              ; work         ;
;             |cmpr_q76:rdempty_eq_comp|                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                          ; cmpr_q76                     ; work         ;
;             |cmpr_q76:rdfull_eq_comp|                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:rdfull_eq_comp                                                                                                           ; cmpr_q76                     ; work         ;
;             |cmpr_q76:wrfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                           ; cmpr_q76                     ; work         ;
;             |dffpipe_4f9:rs_brp|                                           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_brp                                                                                                                ; dffpipe_4f9                  ; work         ;
;             |dffpipe_4f9:rs_bwp|                                           ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_4f9:rs_bwp                                                                                                                ; dffpipe_4f9                  ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                            ; dffpipe_8d9                  ; work         ;
;    |Rx_fifo:Rx0_fifo_inst|                                                 ; 165 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 63 (0)            ; 76 (0)           ; |Orion|Rx_fifo:Rx0_fifo_inst                                                                                                                                                                                                 ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 165 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 63 (0)            ; 76 (0)           ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                               ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 165 (44)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (6)       ; 63 (24)           ; 76 (10)          ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                    ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 19 (19)          ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                        ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                        ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 4 (0)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                         ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 4 (4)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                                   ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                         ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                                   ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                           ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                           ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                             ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                                 ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                                 ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:Rx1_fifo_inst|                                                 ; 163 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 61 (0)            ; 78 (0)           ; |Orion|Rx_fifo:Rx1_fifo_inst                                                                                                                                                                                                 ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 163 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 61 (0)            ; 78 (0)           ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                               ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 163 (48)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (10)      ; 61 (26)           ; 78 (6)           ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                    ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                    ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                        ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                        ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                         ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                                   ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                         ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                                   ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                           ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                           ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                            ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                             ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                                 ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |Orion|Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                                 ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[2].Rx_fifo_inst|                                             ; 166 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 64 (0)            ; 75 (0)           ; |Orion|Rx_fifo:p[2].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 166 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 64 (0)            ; 75 (0)           ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 166 (48)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (10)      ; 64 (28)           ; 75 (6)           ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 9 (0)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 9 (9)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 9 (9)            ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[3].Rx_fifo_inst|                                             ; 161 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 58 (0)            ; 81 (0)           ; |Orion|Rx_fifo:p[3].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 161 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 58 (0)            ; 81 (0)           ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 161 (49)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (10)      ; 58 (26)           ; 81 (7)           ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 9 (0)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 9 (9)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[4].Rx_fifo_inst|                                             ; 163 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 62 (0)            ; 77 (0)           ; |Orion|Rx_fifo:p[4].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 163 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 62 (0)            ; 77 (0)           ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 163 (49)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (10)      ; 62 (28)           ; 77 (6)           ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[5].Rx_fifo_inst|                                             ; 160 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 58 (0)            ; 81 (0)           ; |Orion|Rx_fifo:p[5].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 160 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 58 (0)            ; 81 (0)           ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 160 (48)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (9)       ; 58 (25)           ; 81 (7)           ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 19 (19)          ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 10 (10)          ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[6].Rx_fifo_inst|                                             ; 165 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 62 (0)            ; 77 (0)           ; |Orion|Rx_fifo:p[6].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 165 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 62 (0)            ; 77 (0)           ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 165 (48)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (9)       ; 62 (28)           ; 77 (8)           ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 18 (18)          ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 8 (0)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 8 (8)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 6 (0)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 6 (6)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo:p[7].Rx_fifo_inst|                                             ; 165 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 63 (0)            ; 76 (0)           ; |Orion|Rx_fifo:p[7].Rx_fifo_inst                                                                                                                                                                                             ; Rx_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 165 (0)     ; 139 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 63 (0)            ; 76 (0)           ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                           ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_ocp1:auto_generated|                                      ; 165 (49)    ; 139 (36)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (9)       ; 63 (31)           ; 76 (7)           ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated                                                                                                                ; dcfifo_ocp1                  ; work         ;
;             |a_gray2bin_8ib:rdptr_g_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_gray2bin_8ib:rs_dgwp_gray2bin|                              ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                                                                                ; a_gray2bin_8ib               ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|                                  ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_3lc:wrptr_g1p                                                                                    ; a_graycounter_3lc            ; work         ;
;             |a_graycounter_777:rdptr_g1p|                                  ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 17 (17)          ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|a_graycounter_777:rdptr_g1p                                                                                    ; a_graycounter_777            ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 9 (0)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                                                                     ; alt_synch_pipe_ppl           ; work         ;
;                |dffpipe_df9:dffpipe12|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 9 (9)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_df9:dffpipe12                                                               ; dffpipe_df9                  ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|                                   ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 7 (0)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                                                                     ; alt_synch_pipe_qpl           ; work         ;
;                |dffpipe_ef9:dffpipe15|                                     ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 7 (7)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_ef9:dffpipe15                                                               ; dffpipe_ef9                  ; work         ;
;             |altsyncram_cv61:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram                                                                                       ; altsyncram_cv61              ; work         ;
;             |cmpr_p76:rdempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdempty_eq_comp                                                                                       ; cmpr_p76                     ; work         ;
;             |cmpr_p76:rdfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:rdfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |cmpr_p76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|cmpr_p76:wrfull_eq_comp                                                                                        ; cmpr_p76                     ; work         ;
;             |dffpipe_8d9:rdfull_reg|                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                         ; dffpipe_8d9                  ; work         ;
;             |dffpipe_se9:rs_brp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_brp                                                                                             ; dffpipe_se9                  ; work         ;
;             |dffpipe_se9:rs_bwp|                                           ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Orion|Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|dffpipe_se9:rs_bwp                                                                                             ; dffpipe_se9                  ; work         ;
;    |Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|                                      ; 96 (96)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 0 (0)             ; 25 (25)          ; |Orion|Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst                                                                                                                                                                                      ; Rx_fifo_ctrl0                ; work         ;
;    |Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|                                       ; 62 (62)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 8 (8)             ; 12 (12)          ; |Orion|Rx_fifo_ctrl:Rx1_fifo_ctrl_inst                                                                                                                                                                                       ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|                                  ; 75 (75)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 6 (6)             ; 30 (30)          ; |Orion|Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|                                  ; 76 (76)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 8 (8)             ; 28 (28)          ; |Orion|Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|                                  ; 76 (76)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 8 (8)             ; 28 (28)          ; |Orion|Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|                                  ; 75 (75)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 6 (6)             ; 30 (30)          ; |Orion|Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|                                  ; 76 (76)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 7 (7)             ; 30 (30)          ; |Orion|Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|                                  ; 77 (77)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 9 (9)             ; 27 (27)          ; |Orion|Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst                                                                                                                                                                                  ; Rx_fifo_ctrl                 ; work         ;
;    |Rx_specific_CC:Rx_specific_CC_inst|                                    ; 537 (537)   ; 449 (449)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 86 (86)      ; 305 (305)         ; 146 (146)        ; |Orion|Rx_specific_CC:Rx_specific_CC_inst                                                                                                                                                                                    ; Rx_specific_CC               ; work         ;
;    |SPI:Alex_SPI_Tx|                                                       ; 133 (133)   ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 3 (3)             ; 62 (62)          ; |Orion|SPI:Alex_SPI_Tx                                                                                                                                                                                                       ; SPI                          ; work         ;
;    |SP_fifo:SPF|                                                           ; 183 (0)     ; 152 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 82 (0)            ; 70 (0)           ; |Orion|SP_fifo:SPF                                                                                                                                                                                                           ; SP_fifo                      ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 183 (0)     ; 152 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 82 (0)            ; 70 (0)           ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                         ; dcfifo_mixed_widths          ; work         ;
;          |dcfifo_83o1:auto_generated|                                      ; 183 (47)    ; 152 (45)                  ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (1)       ; 82 (39)           ; 70 (4)           ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated                                                                                                                              ; dcfifo_83o1                  ; work         ;
;             |a_graycounter_6lc:wrptr_g1p|                                  ; 28 (28)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 21 (21)          ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_6lc:wrptr_g1p                                                                                                  ; a_graycounter_6lc            ; work         ;
;             |a_graycounter_977:rdptr_g1p|                                  ; 28 (28)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 20 (20)          ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|a_graycounter_977:rdptr_g1p                                                                                                  ; a_graycounter_977            ; work         ;
;             |alt_synch_pipe_tpl:rs_dgwp|                                   ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 9 (0)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp                                                                                                   ; alt_synch_pipe_tpl           ; work         ;
;                |dffpipe_hf9:dffpipe14|                                     ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (21)           ; 9 (9)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_hf9:dffpipe14                                                                             ; dffpipe_hf9                  ; work         ;
;             |alt_synch_pipe_upl:ws_dgrp|                                   ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 10 (0)           ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp                                                                                                   ; alt_synch_pipe_upl           ; work         ;
;                |dffpipe_if9:dffpipe17|                                     ; 30 (30)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 10 (10)          ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_if9:dffpipe17                                                                             ; dffpipe_if9                  ; work         ;
;             |altsyncram_8l31:fifo_ram|                                     ; 19 (6)      ; 6 (6)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 2 (2)             ; 8 (4)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram                                                                                                     ; altsyncram_8l31              ; work         ;
;                |decode_d87:decode12|                                       ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12                                                                                 ; decode_d87                   ; work         ;
;                |mux_t28:mux13|                                             ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|mux_t28:mux13                                                                                       ; mux_t28                      ; work         ;
;             |cmpr_s76:rdempty_eq_comp|                                     ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:rdempty_eq_comp                                                                                                     ; cmpr_s76                     ; work         ;
;             |cmpr_s76:wrempty_eq_comp|                                     ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:wrempty_eq_comp                                                                                                     ; cmpr_s76                     ; work         ;
;             |cmpr_s76:wrfull_eq_comp|                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cmpr_s76:wrfull_eq_comp                                                                                                      ; cmpr_s76                     ; work         ;
;             |cntr_54e:cntr_b|                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Orion|SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|cntr_54e:cntr_b                                                                                                              ; cntr_54e                     ; work         ;
;    |TLV320_SPI:TLV|                                                        ; 84 (84)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 6 (6)             ; 50 (50)          ; |Orion|TLV320_SPI:TLV                                                                                                                                                                                                        ; TLV320_SPI                   ; work         ;
;    |Tx1_IQ_fifo:Tx1_IQ_fifo_inst|                                          ; 142 (0)     ; 127 (0)                   ; 0 (0)         ; 196608      ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 71 (0)            ; 56 (0)           ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst                                                                                                                                                                                          ; Tx1_IQ_fifo                  ; work         ;
;       |dcfifo:dcfifo_component|                                            ; 142 (0)     ; 127 (0)                   ; 0 (0)         ; 196608      ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 71 (0)            ; 56 (0)           ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                  ; dcfifo                       ; work         ;
;          |dcfifo_fnm1:auto_generated|                                      ; 142 (41)    ; 127 (39)                  ; 0 (0)         ; 196608      ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 71 (34)           ; 56 (6)           ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated                                                                                                                                       ; dcfifo_fnm1                  ; work         ;
;             |a_graycounter_4lc:wrptr_g1p|                                  ; 25 (25)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 18 (18)          ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_4lc:wrptr_g1p                                                                                                           ; a_graycounter_4lc            ; work         ;
;             |a_graycounter_877:rdptr_g1p|                                  ; 26 (26)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 18 (18)          ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|a_graycounter_877:rdptr_g1p                                                                                                           ; a_graycounter_877            ; work         ;
;             |alt_synch_pipe_1ql:rs_dgwp|                                   ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 8 (0)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp                                                                                                            ; alt_synch_pipe_1ql           ; work         ;
;                |dffpipe_lf9:dffpipe6|                                      ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 8 (8)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_1ql:rs_dgwp|dffpipe_lf9:dffpipe6                                                                                       ; dffpipe_lf9                  ; work         ;
;             |alt_synch_pipe_2ql:ws_dgrp|                                   ; 26 (0)      ; 26 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 9 (0)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp                                                                                                            ; alt_synch_pipe_2ql           ; work         ;
;                |dffpipe_mf9:dffpipe9|                                      ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 9 (9)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|alt_synch_pipe_2ql:ws_dgrp|dffpipe_mf9:dffpipe9                                                                                       ; dffpipe_mf9                  ; work         ;
;             |altsyncram_m271:fifo_ram|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 196608      ; 24   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram                                                                                                              ; altsyncram_m271              ; work         ;
;             |cmpr_q76:rdempty_eq_comp|                                     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|cmpr_q76:rdempty_eq_comp                                                                                                              ; cmpr_q76                     ; work         ;
;             |cmpr_q76:wrfull_eq_comp|                                      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |Orion|Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|cmpr_q76:wrfull_eq_comp                                                                                                               ; cmpr_q76                     ; work         ;
;    |Tx_specific_CC:Tx_specific_CC_inst|                                    ; 104 (104)   ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 37 (37)           ; 38 (38)          ; |Orion|Tx_specific_CC:Tx_specific_CC_inst                                                                                                                                                                                    ; Tx_specific_CC               ; work         ;
;    |audio_I2S:audio_I2S_inst|                                              ; 190 (190)   ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (118)    ; 0 (0)             ; 72 (72)          ; |Orion|audio_I2S:audio_I2S_inst                                                                                                                                                                                              ; audio_I2S                    ; work         ;
;    |byte_to_32bits:Audio_byte_to_32bits_inst|                              ; 173 (173)   ; 148 (148)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 49 (49)           ; 99 (99)          ; |Orion|byte_to_32bits:Audio_byte_to_32bits_inst                                                                                                                                                                              ; byte_to_32bits               ; work         ;
;    |byte_to_48bits:IQ_byte_to_48bits_inst|                                 ; 191 (191)   ; 166 (166)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 65 (65)           ; 101 (101)        ; |Orion|byte_to_48bits:IQ_byte_to_48bits_inst                                                                                                                                                                                 ; byte_to_48bits               ; work         ;
;    |cdc_mcp:MDC[0].ADC_select|                                             ; 14 (10)     ; 14 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (10)          ; |Orion|cdc_mcp:MDC[0].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;       |cdc_sync:ack|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_mcp:MDC[0].ADC_select|cdc_sync:ack                                                                                                                                                                                ; cdc_sync                     ; work         ;
;       |cdc_sync:rdy|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_mcp:MDC[0].ADC_select|cdc_sync:rdy                                                                                                                                                                                ; cdc_sync                     ; work         ;
;    |cdc_mcp:MDC[0].S_rate|                                                 ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 16 (16)          ; |Orion|cdc_mcp:MDC[0].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[1].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[1].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[1].S_rate|                                                 ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |Orion|cdc_mcp:MDC[1].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[2].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[2].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[2].S_rate|                                                 ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 18 (18)          ; |Orion|cdc_mcp:MDC[2].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[3].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[3].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[3].S_rate|                                                 ; 24 (24)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 20 (20)          ; |Orion|cdc_mcp:MDC[3].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[4].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[4].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[4].S_rate|                                                 ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |Orion|cdc_mcp:MDC[4].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[5].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[5].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[5].S_rate|                                                 ; 23 (23)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 18 (18)          ; |Orion|cdc_mcp:MDC[5].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[6].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[6].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[6].S_rate|                                                 ; 22 (22)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 17 (17)          ; |Orion|cdc_mcp:MDC[6].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[7].ADC_select|                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:MDC[7].ADC_select                                                                                                                                                                                             ; cdc_mcp                      ; work         ;
;    |cdc_mcp:MDC[7].S_rate|                                                 ; 26 (26)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 16 (16)          ; |Orion|cdc_mcp:MDC[7].S_rate                                                                                                                                                                                                 ; cdc_mcp                      ; work         ;
;    |cdc_mcp:SyncRx_inst|                                                   ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Orion|cdc_mcp:SyncRx_inst                                                                                                                                                                                                   ; cdc_mcp                      ; work         ;
;    |cdc_mcp:Tx1_freq|                                                      ; 39 (35)     ; 38 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 38 (34)          ; |Orion|cdc_mcp:Tx1_freq                                                                                                                                                                                                      ; cdc_mcp                      ; work         ;
;       |cdc_sync:ack|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_mcp:Tx1_freq|cdc_sync:ack                                                                                                                                                                                         ; cdc_sync                     ; work         ;
;       |cdc_sync:rdy|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_mcp:Tx1_freq|cdc_sync:rdy                                                                                                                                                                                         ; cdc_sync                     ; work         ;
;    |cdc_sync:C122_EnableRx0_7_sync|                                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |Orion|cdc_sync:C122_EnableRx0_7_sync                                                                                                                                                                                        ; cdc_sync                     ; work         ;
;    |cdc_sync:C122_run_sync|                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_sync:C122_run_sync                                                                                                                                                                                                ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[0].Rx_freqX|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Orion|cdc_sync:MDC[0].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[1].Rx_freqX|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Orion|cdc_sync:MDC[1].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[2].Rx_freqX|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Orion|cdc_sync:MDC[2].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[3].Rx_freqX|                                              ; 65 (65)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 64 (64)          ; |Orion|cdc_sync:MDC[3].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[4].Rx_freqX|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Orion|cdc_sync:MDC[4].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[5].Rx_freqX|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Orion|cdc_sync:MDC[5].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[6].Rx_freqX|                                              ; 65 (65)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 64 (64)          ; |Orion|cdc_sync:MDC[6].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:MDC[7].Rx_freqX|                                              ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |Orion|cdc_sync:MDC[7].Rx_freqX                                                                                                                                                                                              ; cdc_sync                     ; work         ;
;    |cdc_sync:SPI_Alex|                                                     ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 95 (95)          ; |Orion|cdc_sync:SPI_Alex                                                                                                                                                                                                     ; cdc_sync                     ; work         ;
;    |cdc_sync:cdc_Rx_fifo_empty|                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_sync:cdc_Rx_fifo_empty                                                                                                                                                                                            ; cdc_sync                     ; work         ;
;    |cdc_sync:cdc_phyready|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|cdc_sync:cdc_phyready                                                                                                                                                                                                 ; cdc_sync                     ; work         ;
;    |cdc_sync:cdc_sync_ALL|                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |Orion|cdc_sync:cdc_sync_ALL                                                                                                                                                                                                 ; cdc_sync                     ; work         ;
;    |cdc_sync:reset_C122|                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|cdc_sync:reset_C122                                                                                                                                                                                                   ; cdc_sync                     ; work         ;
;    |cpl_cordic:cordic_inst|                                                ; 1957 (1957) ; 1143 (1143)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 808 (808)    ; 35 (35)           ; 1114 (1114)      ; |Orion|cpl_cordic:cordic_inst                                                                                                                                                                                                ; cpl_cordic                   ; work         ;
;    |debounce:de_DASH|                                                      ; 43 (43)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 3 (3)             ; 21 (21)          ; |Orion|debounce:de_DASH                                                                                                                                                                                                      ; debounce                     ; work         ;
;    |debounce:de_DOT|                                                       ; 43 (43)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 3 (3)             ; 20 (20)          ; |Orion|debounce:de_DOT                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |debounce:de_IO5|                                                       ; 44 (44)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 5 (5)             ; 18 (18)          ; |Orion|debounce:de_IO5                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |debounce:de_IO8|                                                       ; 43 (43)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 3 (3)             ; 20 (20)          ; |Orion|debounce:de_IO8                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |debounce:de_PTT|                                                       ; 43 (43)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 3 (3)             ; 20 (20)          ; |Orion|debounce:de_PTT                                                                                                                                                                                                       ; debounce                     ; work         ;
;    |iambic:iambic_inst|                                                    ; 729 (152)   ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 692 (121)    ; 0 (0)             ; 37 (31)          ; |Orion|iambic:iambic_inst                                                                                                                                                                                                    ; iambic                       ; work         ;
;       |lpm_divide:Div0|                                                    ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 5 (0)            ; |Orion|iambic:iambic_inst|lpm_divide:Div0                                                                                                                                                                                    ; lpm_divide                   ; work         ;
;          |lpm_divide_4jm:auto_generated|                                   ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 5 (0)            ; |Orion|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                                                                                                                      ; lpm_divide_4jm               ; work         ;
;             |sign_div_unsign_slh:divider|                                  ; 191 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (0)      ; 0 (0)             ; 5 (0)            ; |Orion|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider                                                                                                                          ; sign_div_unsign_slh          ; work         ;
;                |alt_u_div_6bf:divider|                                     ; 191 (191)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 0 (0)             ; 5 (5)            ; |Orion|iambic:iambic_inst|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_6bf:divider                                                                                                    ; alt_u_div_6bf                ; work         ;
;       |lpm_divide:Div1|                                                    ; 386 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 385 (0)      ; 0 (0)             ; 1 (0)            ; |Orion|iambic:iambic_inst|lpm_divide:Div1                                                                                                                                                                                    ; lpm_divide                   ; work         ;
;          |lpm_divide_5jm:auto_generated|                                   ; 386 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 385 (0)      ; 0 (0)             ; 1 (0)            ; |Orion|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated                                                                                                                                                      ; lpm_divide_5jm               ; work         ;
;             |sign_div_unsign_tlh:divider|                                  ; 386 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 385 (0)      ; 0 (0)             ; 1 (0)            ; |Orion|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider                                                                                                                          ; sign_div_unsign_tlh          ; work         ;
;                |alt_u_div_8bf:divider|                                     ; 386 (386)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 385 (385)    ; 0 (0)             ; 1 (1)            ; |Orion|iambic:iambic_inst|lpm_divide:Div1|lpm_divide_5jm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_8bf:divider                                                                                                    ; alt_u_div_8bf                ; work         ;
;       |lpm_mult:Mult0|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|iambic:iambic_inst|lpm_mult:Mult0                                                                                                                                                                                     ; lpm_mult                     ; work         ;
;          |mult_sbt:auto_generated|                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated                                                                                                                                                             ; mult_sbt                     ; work         ;
;    |lpm_mult:Mult0|                                                        ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 19 (0)           ; |Orion|lpm_mult:Mult0                                                                                                                                                                                                        ; lpm_mult                     ; work         ;
;       |multcore:mult_core|                                                 ; 43 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (22)      ; 0 (0)             ; 19 (3)           ; |Orion|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                     ; multcore                     ; work         ;
;          |mpar_add:padder|                                                 ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 16 (0)           ; |Orion|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                     ; mpar_add                     ; work         ;
;             |lpm_add_sub:adder[0]|                                         ; 18 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 16 (0)           ; |Orion|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                ; lpm_add_sub                  ; work         ;
;                |add_sub_lgh:auto_generated|                                ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |Orion|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                     ; add_sub_lgh                  ; work         ;
;    |lpm_mult:Mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|lpm_mult:Mult1                                                                                                                                                                                                        ; lpm_mult                     ; work         ;
;       |mult_2dt:auto_generated|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|lpm_mult:Mult1|mult_2dt:auto_generated                                                                                                                                                                                ; mult_2dt                     ; work         ;
;    |lpm_mult:Mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|lpm_mult:Mult2                                                                                                                                                                                                        ; lpm_mult                     ; work         ;
;       |mult_2dt:auto_generated|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|lpm_mult:Mult2|mult_2dt:auto_generated                                                                                                                                                                                ; mult_2dt                     ; work         ;
;    |mic_I2S:mic_I2S_inst|                                                  ; 51 (51)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 32 (32)           ; 6 (6)            ; |Orion|mic_I2S:mic_I2S_inst                                                                                                                                                                                                  ; mic_I2S                      ; work         ;
;    |network:network_inst|                                                  ; 3453 (255)  ; 1969 (89)                 ; 0 (0)         ; 8576        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1456 (145)   ; 656 (0)           ; 1341 (152)       ; |Orion|network:network_inst                                                                                                                                                                                                  ; network                      ; work         ;
;       |arp:arp_inst|                                                       ; 140 (136)   ; 100 (96)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 33 (29)           ; 67 (67)          ; |Orion|network:network_inst|arp:arp_inst                                                                                                                                                                                     ; arp                          ; work         ;
;          |sync:sync_inst1|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Orion|network:network_inst|arp:arp_inst|sync:sync_inst1                                                                                                                                                                     ; sync                         ; work         ;
;          |sync:sync_inst2|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Orion|network:network_inst|arp:arp_inst|sync:sync_inst2                                                                                                                                                                     ; sync                         ; work         ;
;       |cdc_sync:cdc_sync_inst1|                                            ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 95 (95)           ; 1 (1)            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst1                                                                                                                                                                          ; cdc_sync                     ; work         ;
;       |cdc_sync:cdc_sync_inst2|                                            ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 52 (52)           ; 12 (12)          ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst2                                                                                                                                                                          ; cdc_sync                     ; work         ;
;       |cdc_sync:cdc_sync_inst8|                                            ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 384         ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 4 (0)            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8                                                                                                                                                                          ; cdc_sync                     ; work         ;
;          |altshift_taps:q1_rtl_0|                                          ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 384         ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (0)             ; 4 (0)            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0                                                                                                                                                   ; altshift_taps                ; work         ;
;             |shift_taps_08m:auto_generated|                                ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 384         ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 1 (1)             ; 4 (2)            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated                                                                                                                     ; shift_taps_08m               ; work         ;
;                |altsyncram_bo31:altsyncram4|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|altsyncram_bo31:altsyncram4                                                                                         ; altsyncram_bo31              ; work         ;
;                |cntr_6pf:cntr1|                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |Orion|network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|cntr_6pf:cntr1                                                                                                      ; cntr_6pf                     ; work         ;
;       |dhcp:dhcp_inst|                                                     ; 749 (747)   ; 315 (313)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 388 (388)    ; 78 (76)           ; 283 (283)        ; |Orion|network:network_inst|dhcp:dhcp_inst                                                                                                                                                                                   ; dhcp                         ; work         ;
;          |sync:sync_inst1|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Orion|network:network_inst|dhcp:dhcp_inst|sync:sync_inst1                                                                                                                                                                   ; sync                         ; work         ;
;       |eeprom:eeprom_inst|                                                 ; 125 (125)   ; 92 (92)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 28 (28)           ; 78 (78)          ; |Orion|network:network_inst|eeprom:eeprom_inst                                                                                                                                                                               ; eeprom                       ; work         ;
;       |icmp:icmp_inst|                                                     ; 388 (266)   ; 258 (147)                 ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (114)    ; 95 (39)           ; 165 (114)        ; |Orion|network:network_inst|icmp:icmp_inst                                                                                                                                                                                   ; icmp                         ; work         ;
;          |icmp_fifo:icmp_fifo_inst|                                        ; 121 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 53 (0)            ; 54 (0)           ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst                                                                                                                                                          ; icmp_fifo                    ; work         ;
;             |dcfifo:dcfifo_component|                                      ; 121 (0)     ; 107 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 53 (0)            ; 54 (0)           ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component                                                                                                                                  ; dcfifo                       ; work         ;
;                |dcfifo_eqo1:auto_generated|                                ; 121 (36)    ; 107 (33)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (2)       ; 53 (25)           ; 54 (6)           ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated                                                                                                       ; dcfifo_eqo1                  ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|                            ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 17 (17)          ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                           ; a_graycounter_2lc            ; work         ;
;                   |a_graycounter_677:rdptr_g1p|                            ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|a_graycounter_677:rdptr_g1p                                                                           ; a_graycounter_677            ; work         ;
;                   |alt_synch_pipe_7ql:rs_dgwp|                             ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 9 (0)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp                                                                            ; alt_synch_pipe_7ql           ; work         ;
;                      |dffpipe_rf9:dffpipe5|                                ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 9 (9)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_7ql:rs_dgwp|dffpipe_rf9:dffpipe5                                                       ; dffpipe_rf9                  ; work         ;
;                   |alt_synch_pipe_8ql:ws_dgrp|                             ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp                                                                            ; alt_synch_pipe_8ql           ; work         ;
;                      |dffpipe_sf9:dffpipe8|                                ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|alt_synch_pipe_8ql:ws_dgrp|dffpipe_sf9:dffpipe8                                                       ; dffpipe_sf9                  ; work         ;
;                   |altsyncram_uj61:fifo_ram|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram                                                                              ; altsyncram_uj61              ; work         ;
;                   |cmpr_o76:rdempty_eq_comp|                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                              ; cmpr_o76                     ; work         ;
;                   |cmpr_o76:wrfull_eq_comp|                                ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |Orion|network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                               ; cmpr_o76                     ; work         ;
;          |sync:sync_inst1|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|network:network_inst|icmp:icmp_inst|sync:sync_inst1                                                                                                                                                                   ; sync                         ; work         ;
;          |sync:sync_inst2|                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Orion|network:network_inst|icmp:icmp_inst|sync:sync_inst2                                                                                                                                                                   ; sync                         ; work         ;
;       |ip_recv:ip_recv_inst|                                               ; 181 (181)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 51 (51)           ; 51 (51)          ; |Orion|network:network_inst|ip_recv:ip_recv_inst                                                                                                                                                                             ; ip_recv                      ; work         ;
;       |ip_send:ip_send_inst|                                               ; 353 (353)   ; 182 (182)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 168 (168)    ; 3 (3)             ; 182 (182)        ; |Orion|network:network_inst|ip_send:ip_send_inst                                                                                                                                                                             ; ip_send                      ; work         ;
;       |mac_recv:mac_recv_inst|                                             ; 115 (115)   ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 48 (48)           ; 13 (13)          ; |Orion|network:network_inst|mac_recv:mac_recv_inst                                                                                                                                                                           ; mac_recv                     ; work         ;
;       |mac_send:mac_send_inst|                                             ; 433 (357)   ; 139 (107)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (150)    ; 0 (0)             ; 241 (207)        ; |Orion|network:network_inst|mac_send:mac_send_inst                                                                                                                                                                           ; mac_send                     ; work         ;
;          |crc32:crc32_inst|                                                ; 76 (76)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 34 (34)          ; |Orion|network:network_inst|mac_send:mac_send_inst|crc32:crc32_inst                                                                                                                                                          ; crc32                        ; work         ;
;       |phy_cfg:phy_cfg_inst|                                               ; 282 (234)   ; 128 (108)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (124)    ; 37 (31)           ; 91 (81)          ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst                                                                                                                                                                             ; phy_cfg                      ; work         ;
;          |mdio:mdio_inst|                                                  ; 50 (50)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 6 (6)             ; 14 (14)          ; |Orion|network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst                                                                                                                                                              ; mdio                         ; work         ;
;       |rgmii_recv:rgmii_recv_inst|                                         ; 36 (22)     ; 27 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 16 (2)            ; 12 (12)          ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst                                                                                                                                                                       ; rgmii_recv                   ; work         ;
;          |ddio_in:ddio_in_inst|                                            ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 0 (0)            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst                                                                                                                                                  ; ddio_in                      ; work         ;
;             |altddio_in:ALTDDIO_IN_component|                              ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 0 (0)            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component                                                                                                                  ; altddio_in                   ; work         ;
;                |ddio_in_eef:auto_generated|                                ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 0 (0)            ; |Orion|network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated                                                                                       ; ddio_in_eef                  ; work         ;
;       |rgmii_send:rgmii_send_inst|                                         ; 97 (81)     ; 79 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 1 (0)             ; 78 (71)          ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst                                                                                                                                                                       ; rgmii_send                   ; work         ;
;          |ddio_out:ddio_out_inst|                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst                                                                                                                                                ; ddio_out                     ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component                                                                                                              ; altddio_out                  ; work         ;
;                |ddio_out_t9j:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|ddio_out:ddio_out_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_t9j:auto_generated                                                                                  ; ddio_out_t9j                 ; work         ;
;          |tx_pll:tx_pll_inst|                                              ; 16 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 7 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst                                                                                                                                                    ; tx_pll                       ; work         ;
;             |altpll:altpll_component|                                      ; 16 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 1 (0)             ; 7 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component                                                                                                                            ; altpll                       ; work         ;
;                |tx_pll_altpll:auto_generated|                              ; 16 (8)      ; 8 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (5)        ; 1 (1)             ; 7 (3)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated                                                                                               ; tx_pll_altpll                ; work         ;
;                   |tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5|      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5                                             ; tx_pll_altpll_dyn_phase_le12 ; work         ;
;                   |tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4                                              ; tx_pll_altpll_dyn_phase_le1  ; work         ;
;                   |tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2|        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_altpll_dyn_phase_le:altpll_dyn_phase_le2                                               ; tx_pll_altpll_dyn_phase_le   ; work         ;
;                   |tx_pll_cntr1:pll_internal_phasestep|                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr1:pll_internal_phasestep                                                           ; tx_pll_cntr1                 ; work         ;
;                   |tx_pll_cntr:phasestep_counter|                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|tx_pll_cntr:phasestep_counter                                                                 ; tx_pll_cntr                  ; work         ;
;       |sync:sync_inst1|                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|network:network_inst|sync:sync_inst1                                                                                                                                                                                  ; sync                         ; work         ;
;       |sync:sync_inst2|                                                    ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|network:network_inst|sync:sync_inst2                                                                                                                                                                                  ; sync                         ; work         ;
;       |udp_recv:udp_recv_inst|                                             ; 208 (208)   ; 156 (156)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 116 (116)         ; 57 (57)          ; |Orion|network:network_inst|udp_recv:udp_recv_inst                                                                                                                                                                           ; udp_recv                     ; work         ;
;       |udp_send:udp_send_inst|                                             ; 106 (106)   ; 81 (81)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 81 (81)          ; |Orion|network:network_inst|udp_send:udp_send_inst                                                                                                                                                                           ; udp_send                     ; work         ;
;    |profile:profile_CW|                                                    ; 135 (135)   ; 49 (49)                   ; 0 (0)         ; 3840        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (67)      ; 1 (1)             ; 67 (67)          ; |Orion|profile:profile_CW                                                                                                                                                                                                    ; profile                      ; work         ;
;       |profile_ROM:profile_ROM_inst|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3840        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst                                                                                                                                                                       ; profile_ROM                  ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3840        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                                                                                                       ; altsyncram                   ; work         ;
;             |altsyncram_pc91:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3840        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated                                                                                                        ; altsyncram_pc91              ; work         ;
;    |profile:profile_sidetone|                                              ; 36 (36)     ; 11 (11)                   ; 0 (0)         ; 3600        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 11 (11)          ; |Orion|profile:profile_sidetone                                                                                                                                                                                              ; profile                      ; work         ;
;       |profile_ROM:profile_ROM_inst|                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3600        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst                                                                                                                                                                 ; profile_ROM                  ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3600        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram                   ; work         ;
;             |altsyncram_pc91:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3600        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated                                                                                                  ; altsyncram_pc91              ; work         ;
;    |pulsegen:reset_Alex|                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |Orion|pulsegen:reset_Alex                                                                                                                                                                                                   ; pulsegen                     ; work         ;
;    |receiver2:MDC[2].receiver_instX|                                       ; 8585 (20)   ; 7077 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1501 (14)    ; 1821 (0)          ; 5263 (6)         ; |Orion|receiver2:MDC[2].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 555 (555)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (188)    ; 121 (121)         ; 246 (246)        ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 518 (518)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (158)    ; 120 (120)         ; 240 (240)        ; |Orion|receiver2:MDC[2].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2566 (2566) ; 2401 (2401)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 784 (784)         ; 1622 (1622)      ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2540 (2540) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (145)    ; 772 (772)         ; 1623 (1623)      ; |Orion|receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 616 (616)    ; 0 (0)             ; 1052 (1052)      ; |Orion|receiver2:MDC[2].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 723 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 220 (154)    ; 24 (0)            ; 479 (67)         ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 139 (129)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (9)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 112 (102)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 14 (4)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 137 (127)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 114 (104)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[3].receiver_instX|                                       ; 8598 (21)   ; 7077 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1513 (14)    ; 1832 (0)          ; 5253 (7)         ; |Orion|receiver2:MDC[3].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 553 (553)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 121 (121)         ; 247 (247)        ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 521 (521)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (161)    ; 119 (119)         ; 241 (241)        ; |Orion|receiver2:MDC[3].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2567 (2567) ; 2401 (2401)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 166 (166)    ; 787 (787)         ; 1614 (1614)      ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2545 (2545) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (151)    ; 781 (781)         ; 1613 (1613)      ; |Orion|receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 616 (616)    ; 0 (0)             ; 1052 (1052)      ; |Orion|receiver2:MDC[3].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 723 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 220 (154)    ; 24 (0)            ; 479 (67)         ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 136 (126)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 115 (105)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 139 (129)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (9)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 112 (102)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 14 (4)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[4].receiver_instX|                                       ; 8579 (22)   ; 7077 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1496 (16)    ; 1811 (0)          ; 5272 (6)         ; |Orion|receiver2:MDC[4].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 547 (547)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (179)    ; 118 (118)         ; 250 (250)        ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 525 (525)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 162 (162)    ; 120 (120)         ; 243 (243)        ; |Orion|receiver2:MDC[4].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2555 (2555) ; 2401 (2401)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (154)    ; 770 (770)         ; 1631 (1631)      ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2544 (2544) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (149)    ; 780 (780)         ; 1615 (1615)      ; |Orion|receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 616 (616)    ; 0 (0)             ; 1052 (1052)      ; |Orion|receiver2:MDC[4].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 723 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 220 (154)    ; 23 (0)            ; 480 (67)         ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 138 (128)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 18 (8)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 113 (103)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 15 (5)       ; 5 (5)             ; 93 (49)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 139 (129)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (9)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 112 (102)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 14 (4)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[5].receiver_instX|                                       ; 8582 (21)   ; 7077 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1497 (14)    ; 1817 (0)          ; 5268 (7)         ; |Orion|receiver2:MDC[5].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 552 (552)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 185 (185)    ; 114 (114)         ; 253 (253)        ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 520 (520)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 155 (155)    ; 120 (120)         ; 245 (245)        ; |Orion|receiver2:MDC[5].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2559 (2559) ; 2401 (2401)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (157)    ; 779 (779)         ; 1623 (1623)      ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2545 (2545) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (151)    ; 781 (781)         ; 1613 (1613)      ; |Orion|receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 616 (616)    ; 0 (0)             ; 1052 (1052)      ; |Orion|receiver2:MDC[5].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 722 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 219 (153)    ; 23 (0)            ; 480 (68)         ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 138 (128)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 18 (8)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 113 (103)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 15 (5)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 139 (129)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (9)       ; 5 (5)             ; 115 (71)         ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 112 (102)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 14 (4)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[6].receiver_instX|                                       ; 8592 (18)   ; 7076 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1484 (12)    ; 1836 (0)          ; 5272 (6)         ; |Orion|receiver2:MDC[6].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 546 (546)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (179)    ; 120 (120)         ; 247 (247)        ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 532 (532)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 120 (120)         ; 240 (240)        ; |Orion|receiver2:MDC[6].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2562 (2562) ; 2400 (2400)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 161 (161)    ; 786 (786)         ; 1615 (1615)      ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2543 (2543) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 149 (149)    ; 785 (785)         ; 1609 (1609)      ; |Orion|receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1669 (1669) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 591 (591)    ; 1 (1)             ; 1077 (1077)      ; |Orion|receiver2:MDC[6].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 723 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 220 (154)    ; 24 (0)            ; 479 (67)         ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 139 (129)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (9)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 112 (102)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 14 (4)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 139 (129)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 19 (9)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 112 (102)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 14 (4)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:MDC[7].receiver_instX|                                       ; 8584 (19)   ; 7076 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1490 (13)    ; 1832 (0)          ; 5262 (6)         ; |Orion|receiver2:MDC[7].receiver_instX                                                                                                                                                                                       ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 543 (543)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (175)    ; 118 (118)         ; 250 (250)        ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_I2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 530 (530)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (165)    ; 120 (120)         ; 245 (245)        ; |Orion|receiver2:MDC[7].receiver_instX|cic:cic_inst_Q2                                                                                                                                                                       ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2563 (2563) ; 2400 (2400)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 163 (163)    ; 786 (786)         ; 1614 (1614)      ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1                                                                                                                                                                    ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2540 (2540) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (146)    ; 784 (784)         ; 1610 (1610)      ; |Orion|receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1                                                                                                                                                                    ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 608 (608)    ; 0 (0)             ; 1060 (1060)      ; |Orion|receiver2:MDC[7].receiver_instX|cordic:cordic_inst                                                                                                                                                                    ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 723 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 220 (154)    ; 24 (0)            ; 479 (67)         ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3                                                                                                                                                                          ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 137 (127)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A                                                                                                                                                                ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                  ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                   ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 114 (104)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B                                                                                                                                                                ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                  ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                   ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 136 (126)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C                                                                                                                                                                ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                  ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                   ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 115 (105)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D                                                                                                                                                                ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                  ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                   ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                  ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                  ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                   ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                 ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                         ; mult_56t                     ; work         ;
;    |receiver2:receiver_inst0|                                              ; 8580 (21)   ; 7077 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1493 (16)    ; 1809 (0)          ; 5278 (5)         ; |Orion|receiver2:receiver_inst0                                                                                                                                                                                              ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 543 (543)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (171)    ; 118 (118)         ; 254 (254)        ; |Orion|receiver2:receiver_inst0|cic:cic_inst_I2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 530 (530)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 170 (170)    ; 110 (110)         ; 250 (250)        ; |Orion|receiver2:receiver_inst0|cic:cic_inst_Q2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2563 (2563) ; 2401 (2401)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 778 (778)         ; 1635 (1635)      ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_I1                                                                                                                                                                           ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2545 (2545) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (151)    ; 779 (779)         ; 1615 (1615)      ; |Orion|receiver2:receiver_inst0|cic:varcic_inst_Q1                                                                                                                                                                           ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 615 (615)    ; 0 (0)             ; 1053 (1053)      ; |Orion|receiver2:receiver_inst0|cordic:cordic_inst                                                                                                                                                                           ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 723 (221)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 220 (154)    ; 24 (0)            ; 479 (67)         ; |Orion|receiver2:receiver_inst0|firX2R2:fir3                                                                                                                                                                                 ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 138 (128)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 18 (8)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A                                                                                                                                                                       ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                         ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                          ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 113 (103)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 15 (5)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B                                                                                                                                                                       ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                         ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                          ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 137 (127)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C                                                                                                                                                                       ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                         ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                          ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 114 (104)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D                                                                                                                                                                       ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                         ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                          ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;    |receiver2:receiver_inst1|                                              ; 8591 (21)   ; 7077 (0)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 1508 (18)    ; 1824 (0)          ; 5259 (3)         ; |Orion|receiver2:receiver_inst1                                                                                                                                                                                              ; receiver2                    ; work         ;
;       |cic:cic_inst_I2|                                                    ; 543 (543)   ; 367 (367)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (176)    ; 120 (120)         ; 247 (247)        ; |Orion|receiver2:receiver_inst1|cic:cic_inst_I2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:cic_inst_Q2|                                                    ; 532 (532)   ; 360 (360)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 172 (172)    ; 120 (120)         ; 240 (240)        ; |Orion|receiver2:receiver_inst1|cic:cic_inst_Q2                                                                                                                                                                              ; cic                          ; work         ;
;       |cic:varcic_inst_I1|                                                 ; 2564 (2564) ; 2401 (2401)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (158)    ; 782 (782)         ; 1624 (1624)      ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_I1                                                                                                                                                                           ; cic                          ; work         ;
;       |cic:varcic_inst_Q1|                                                 ; 2544 (2544) ; 2394 (2394)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 150 (150)    ; 777 (777)         ; 1617 (1617)      ; |Orion|receiver2:receiver_inst1|cic:varcic_inst_Q1                                                                                                                                                                           ; cic                          ; work         ;
;       |cordic:cordic_inst|                                                 ; 1668 (1668) ; 1052 (1052)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 613 (613)    ; 0 (0)             ; 1055 (1055)      ; |Orion|receiver2:receiver_inst1|cordic:cordic_inst                                                                                                                                                                           ; cordic                       ; work         ;
;       |firX2R2:fir3|                                                       ; 724 (222)   ; 503 (67)                  ; 0 (0)         ; 33792       ; 10   ; 32           ; 0       ; 16        ; 0    ; 0            ; 221 (155)    ; 25 (1)            ; 478 (66)         ; |Orion|receiver2:receiver_inst1|firX2R2:fir3                                                                                                                                                                                 ; firX2R2                      ; work         ;
;          |fir256a:A|                                                       ; 136 (126)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A                                                                                                                                                                       ; fir256a                      ; work         ;
;             |firram48:rama|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHa:roma|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma                                                                                                                                                         ; firromHa                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_ioa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated                                                                                          ; altsyncram_ioa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256b:B|                                                       ; 115 (105)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B                                                                                                                                                                       ; fir256b                      ; work         ;
;             |firram48:ramb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHb:romb|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb                                                                                                                                                         ; firromHb                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_joa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated                                                                                          ; altsyncram_joa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256c:C|                                                       ; 136 (126)   ; 120 (120)                 ; 0 (0)         ; 8448        ; 3    ; 8            ; 0       ; 4         ; 0    ; 0            ; 16 (6)       ; 6 (6)             ; 114 (70)         ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C                                                                                                                                                                       ; fir256c                      ; work         ;
;             |firram48:ramc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHc:romc|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc                                                                                                                                                         ; firromHc                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_koa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated                                                                                          ; altsyncram_koa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;          |fir256d:D|                                                       ; 115 (105)   ; 98 (98)                   ; 0 (0)         ; 8448        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 17 (7)       ; 6 (6)             ; 92 (48)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D                                                                                                                                                                       ; fir256d                      ; work         ;
;             |firram48:ramd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd                                                                                                                                                         ; firram48                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_0jn1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated                                                                                          ; altsyncram_0jn1              ; work         ;
;             |firromHd:romd|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd                                                                                                                                                         ; firromHd                     ; work         ;
;                |altsyncram:altsyncram_component|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component                                                                                                                         ; altsyncram                   ; work         ;
;                   |altsyncram_loa1:auto_generated|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2304        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated                                                                                          ; altsyncram_loa1              ; work         ;
;             |lpm_mult:Mult0|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;             |lpm_mult:Mult1|                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 22 (0)           ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1                                                                                                                                                        ; lpm_mult                     ; work         ;
;                |mult_56t:auto_generated|                                   ; 27 (27)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 22 (22)          ; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                ; mult_56t                     ; work         ;
;    |sdr_receive:sdr_receive_inst|                                          ; 667 (584)   ; 341 (341)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 315 (239)    ; 86 (86)           ; 266 (253)        ; |Orion|sdr_receive:sdr_receive_inst                                                                                                                                                                                          ; sdr_receive                  ; work         ;
;       |lpm_mult:Mult0|                                                     ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (0)       ; 0 (0)             ; 13 (0)           ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0                                                                                                                                                                           ; lpm_mult                     ; work         ;
;          |multcore:mult_core|                                              ; 89 (45)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (35)      ; 0 (0)             ; 13 (10)          ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                        ; multcore                     ; work         ;
;             |mpar_add:padder|                                              ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 0 (0)             ; 3 (0)            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                        ; mpar_add                     ; work         ;
;                |lpm_add_sub:adder[0]|                                      ; 44 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 0 (0)             ; 3 (0)            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                   ; lpm_add_sub                  ; work         ;
;                   |add_sub_mgh:auto_generated|                             ; 44 (44)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 3 (3)            ; |Orion|sdr_receive:sdr_receive_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated                                                                                        ; add_sub_mgh                  ; work         ;
;    |sdr_send:sdr_send_inst|                                                ; 1453 (1453) ; 814 (814)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 544 (544)    ; 145 (145)         ; 764 (764)        ; |Orion|sdr_send:sdr_send_inst                                                                                                                                                                                                ; sdr_send                     ; work         ;
;    |sidetone:sidetone_inst|                                                ; 112 (55)    ; 23 (23)                   ; 0 (0)         ; 4096        ; 1    ; 4            ; 0       ; 2         ; 0    ; 0            ; 86 (29)      ; 0 (0)             ; 26 (26)          ; |Orion|sidetone:sidetone_inst                                                                                                                                                                                                ; sidetone                     ; work         ;
;       |Multiply2:Multiply16x16|                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16                                                                                                                                                                        ; Multiply2                    ; work         ;
;          |lpm_mult:lpm_mult_component|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component                                                                                                                                            ; lpm_mult                     ; work         ;
;             |mult_n8n:auto_generated|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_n8n:auto_generated                                                                                                                    ; mult_n8n                     ; work         ;
;       |Multiply2:Multiply16x8|                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8                                                                                                                                                                         ; Multiply2                    ; work         ;
;          |lpm_mult:lpm_mult_component|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component                                                                                                                                             ; lpm_mult                     ; work         ;
;             |mult_n8n:auto_generated|                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated                                                                                                                     ; mult_n8n                     ; work         ;
;       |lpm_mult:Mult0|                                                     ; 57 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0                                                                                                                                                                                 ; lpm_mult                     ; work         ;
;          |multcore:mult_core|                                              ; 57 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (33)      ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                              ; multcore                     ; work         ;
;             |mpar_add:padder|                                              ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                              ; mpar_add                     ; work         ;
;                |lpm_add_sub:adder[0]|                                      ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                         ; lpm_add_sub                  ; work         ;
;                   |add_sub_ngh:auto_generated|                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                              ; add_sub_ngh                  ; work         ;
;                |mpar_add:sub_par_add|                                      ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                         ; mpar_add                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                   ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                    ; lpm_add_sub                  ; work         ;
;                      |add_sub_qgh:auto_generated|                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_qgh:auto_generated                                                                         ; add_sub_qgh                  ; work         ;
;       |sine_table_256:sine_table_inst|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst                                                                                                                                                                 ; sine_table_256               ; work         ;
;          |altsyncram:altsyncram_component|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component                                                                                                                                 ; altsyncram                   ; work         ;
;             |altsyncram_qa91:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated                                                                                                  ; altsyncram_qa91              ; work         ;
;    |sp_rcv_ctrl:SPC|                                                       ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |Orion|sp_rcv_ctrl:SPC                                                                                                                                                                                                       ; sp_rcv_ctrl                  ; work         ;
;    |sync:sync_inst1|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|sync:sync_inst1                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst2|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|sync:sync_inst2                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst5|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|sync:sync_inst5                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst6|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |Orion|sync:sync_inst6                                                                                                                                                                                                       ; sync                         ; work         ;
;    |sync:sync_inst7|                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |Orion|sync:sync_inst7                                                                                                                                                                                                       ; sync                         ; work         ;
+----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name                                                                                                                         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+------+
; FPGA_PLL                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ATTN_DATA                                                                                                                    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ATTN_DATA_2                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ATTN_CLK                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ATTN_CLK_2                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ATTN_LE                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ATTN_LE_2                                                                                                                    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LTC2208_122MHz_2                                                                                                             ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; RAND                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; RAND_2                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; PGA                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; PGA_2                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DITH                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DITH_2                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SHDN                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SHDN_2                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_ALC                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[0]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[1]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[2]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[3]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[4]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[5]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[6]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[7]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[8]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[9]                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[10]                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[11]                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[12]                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[13]                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[14]                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DACD[15]                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CBCLK                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CLRCIN                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CLRCOUT                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CDIN                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CMCLK                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CMODE                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; nCS                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; MOSI                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SSCK                                                                                                                         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; PHY_TX[0]                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; PHY_TX[1]                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; PHY_TX[2]                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; PHY_TX[3]                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; PHY_TX_EN                                                                                                                    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; PHY_TX_CLOCK                                                                                                                 ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; PHY_INT_N                                                                                                                    ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; PHY_MDC                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SCK                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SI                                                                                                                           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CS                                                                                                                           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; NCONFIG                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ADCMOSI                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ADCCLK                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; nADCCS                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SPI_SDO                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SPI_SCK                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; J15_5                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; J15_6                                                                                                                        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; MICBIAS_ENABLE                                                                                                               ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; PTT_SELECT                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; MIC_SIG_SELECT                                                                                                               ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; MICBIAS_SELECT                                                                                                               ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; FPGA_PTT                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ANT_TUNE                                                                                                                     ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; IO1                                                                                                                          ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DRIVER_PA_EN                                                                                                                 ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; CTRL_TRSW                                                                                                                    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; atu_ctrl                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT0                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT1                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT2                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT3                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT4                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT5                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; USEROUT6                                                                                                                     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Status_LED                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED1                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED2                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED3                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED4                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED5                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED6                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED7                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED8                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED9                                                                                                                   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED10                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED11                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED12                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED13                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED14                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED15                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED16                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED17                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED18                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED19                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DEBUG_LED20                                                                                                                  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; RAM_A0                                                                                                                       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; RAM_A12                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; RAM_A13                                                                                                                      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SCE   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SDO   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; PHY_MDIO                                                                                                                     ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; OSC_10MHZ                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; _122MHz                                                                                                                      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; PHY_RX_CLOCK                                                                                                                 ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; LTC2208_122MHz                                                                                                               ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; PHY_CLK125                                                                                                                   ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; CLK_25MHZ                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; SO                                                                                                                           ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --   ;
; PHY_RESET_N                                                                                                                  ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --   ;
; KEY_DASH                                                                                                                     ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --   ;
; KEY_DOT                                                                                                                      ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; PHY_RX[0]                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; PHY_RX[1]                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; PHY_RX[3]                                                                                                                    ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; PHY_RX[2]                                                                                                                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; MODE2                                                                                                                        ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 ; Input    ; --            ; (6) 1209 ps   ; --                    ; --       ; --   ;
; RX_DV                                                                                                                        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; IO5                                                                                                                          ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --   ;
; IO8                                                                                                                          ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; IO4                                                                                                                          ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; IO6                                                                                                                          ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; IO2                                                                                                                          ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --   ;
; PTT                                                                                                                          ; Input    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; INA[12]                                                                                                                      ; Input    ; --            ; (5) 1031 ps   ; --                    ; --       ; --   ;
; INA[0]                                                                                                                       ; Input    ; (3) 691 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[12]                                                                                                                    ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA_2[0]                                                                                                                     ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA[4]                                                                                                                       ; Input    ; --            ; (5) 1040 ps   ; --                    ; --       ; --   ;
; INA_2[4]                                                                                                                     ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA[8]                                                                                                                       ; Input    ; --            ; (2) 515 ps    ; --                    ; --       ; --   ;
; INA_2[8]                                                                                                                     ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA[13]                                                                                                                      ; Input    ; --            ; (1) 358 ps    ; --                    ; --       ; --   ;
; INA_2[13]                                                                                                                    ; Input    ; --            ; (5) 1031 ps   ; --                    ; --       ; --   ;
; INA[5]                                                                                                                       ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[5]                                                                                                                     ; Input    ; --            ; (4) 865 ps    ; --                    ; --       ; --   ;
; INA[9]                                                                                                                       ; Input    ; (3) 686 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[9]                                                                                                                     ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA[1]                                                                                                                       ; Input    ; --            ; (6) 1211 ps   ; --                    ; --       ; --   ;
; INA_2[1]                                                                                                                     ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA[14]                                                                                                                      ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[14]                                                                                                                    ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA[6]                                                                                                                       ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[6]                                                                                                                     ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA[10]                                                                                                                      ; Input    ; (3) 686 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[10]                                                                                                                    ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA[2]                                                                                                                       ; Input    ; --            ; (6) 1209 ps   ; --                    ; --       ; --   ;
; INA_2[2]                                                                                                                     ; Input    ; --            ; (5) 1031 ps   ; --                    ; --       ; --   ;
; INA[15]                                                                                                                      ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --   ;
; INA_2[15]                                                                                                                    ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA[7]                                                                                                                       ; Input    ; --            ; (6) 1209 ps   ; --                    ; --       ; --   ;
; INA_2[7]                                                                                                                     ; Input    ; (5) 1031 ps   ; --            ; --                    ; --       ; --   ;
; INA[11]                                                                                                                      ; Input    ; (3) 686 ps    ; --            ; --                    ; --       ; --   ;
; INA_2[11]                                                                                                                    ; Input    ; (4) 865 ps    ; --            ; --                    ; --       ; --   ;
; INA[3]                                                                                                                       ; Input    ; --            ; (5) 1040 ps   ; --                    ; --       ; --   ;
; INA_2[3]                                                                                                                     ; Input    ; --            ; (5) 1031 ps   ; --                    ; --       ; --   ;
; OVERFLOW                                                                                                                     ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --   ;
; CDOUT                                                                                                                        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; OVERFLOW_2                                                                                                                   ; Input    ; --            ; (6) 1209 ps   ; --                    ; --       ; --   ;
; ADCMISO                                                                                                                      ; Input    ; (6) 1209 ps   ; --            ; --                    ; --       ; --   ;
+------------------------------------------------------------------------------------------------------------------------------+----------+---------------+---------------+-----------------------+----------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; LTC2208_122MHz_2                                                                                                                                              ;                   ;         ;
; PHY_INT_N                                                                                                                                                     ;                   ;         ;
; ANT_TUNE                                                                                                                                                      ;                   ;         ;
; PHY_MDIO                                                                                                                                                      ;                   ;         ;
;      - network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|rd_data[0]                                                                                    ; 0                 ; 0       ;
; OSC_10MHZ                                                                                                                                                     ;                   ;         ;
; _122MHz                                                                                                                                                       ;                   ;         ;
; PHY_RX_CLOCK                                                                                                                                                  ;                   ;         ;
; LTC2208_122MHz                                                                                                                                                ;                   ;         ;
; PHY_CLK125                                                                                                                                                    ;                   ;         ;
; CLK_25MHZ                                                                                                                                                     ;                   ;         ;
; SO                                                                                                                                                            ;                   ;         ;
;      - network:network_inst|eeprom:eeprom_inst|mac[0]                                                                                                         ; 1                 ; 6       ;
;      - network:network_inst|eeprom:eeprom_inst|ip[0]~feeder                                                                                                   ; 1                 ; 6       ;
; PHY_RESET_N                                                                                                                                                   ;                   ;         ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~0                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data[47]~2                                                                                                               ; 0                 ; 6       ;
;      - pulsegen:reset_Alex|pulse                                                                                                                              ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~3                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~4                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~5                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~6                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~7                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~8                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~9                                                                                                                   ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~10                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~11                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~12                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~13                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~14                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~15                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~16                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~17                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~18                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~19                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~20                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~21                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~22                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~23                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~24                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~25                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~26                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~27                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~28                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~29                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~30                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~31                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~32                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~33                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~34                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~35                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~36                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~37                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~38                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~39                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~40                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~41                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~42                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~43                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~44                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~45                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~46                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~47                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~48                                                                                                                  ; 0                 ; 6       ;
;      - SPI:Alex_SPI_Tx|previous_Alex_data~49                                                                                                                  ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~0                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~1                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~2                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~3                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~4                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~5                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~6                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~7                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~8                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~9                                                                                                                               ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~10                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~11                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~12                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~13                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~14                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~15                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~16                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~17                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~18                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~19                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~20                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~21                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~22                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~23                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~24                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~25                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~26                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~27                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~28                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~29                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~30                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~31                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~32                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~33                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~34                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~35                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~36                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~37                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~38                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~39                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~40                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~41                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~42                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~43                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~44                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~45                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~46                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|sigb~47                                                                                                                              ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~0                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~1                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~2                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~3                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~4                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~5                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~6                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~7                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~8                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~9                                                                                                                                 ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~10                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~11                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~12                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~13                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~14                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~15                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~16                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~17                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~18                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~19                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~20                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~21                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~22                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~23                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~24                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~25                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~26                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~27                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~28                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~29                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~30                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~31                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~32                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~33                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~34                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~35                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~36                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~37                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~38                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~39                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~40                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~41                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~42                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~43                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~44                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~45                                                                                                                                ; 0                 ; 6       ;
;      - cdc_sync:SPI_Alex|q1~46                                                                                                                                ; 0                 ; 6       ;
;      - pulsegen:reset_Alex|p1~feeder                                                                                                                          ; 0                 ; 6       ;
; KEY_DASH                                                                                                                                                      ;                   ;         ;
;      - iambic:iambic_inst|dot~0                                                                                                                               ; 1                 ; 6       ;
;      - iambic:iambic_inst|key_state~30                                                                                                                        ; 1                 ; 6       ;
;      - sdr_receive:sdr_receive_inst|skew_dashdot[1]~0                                                                                                         ; 1                 ; 6       ;
;      - debounce:de_DASH|pb_history[0]~0                                                                                                                       ; 1                 ; 6       ;
; KEY_DOT                                                                                                                                                       ;                   ;         ;
;      - iambic:iambic_inst|dash~0                                                                                                                              ; 0                 ; 6       ;
;      - iambic:iambic_inst|dot~1                                                                                                                               ; 0                 ; 6       ;
;      - iambic:iambic_inst|key_state~30                                                                                                                        ; 0                 ; 6       ;
;      - sdr_receive:sdr_receive_inst|skew_dashdot[0]~1                                                                                                         ; 0                 ; 6       ;
;      - debounce:de_DOT|pb_history[0]~0                                                                                                                        ; 0                 ; 6       ;
; PHY_RX[0]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
; PHY_RX[1]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[1]~feeder ; 0                 ; 0       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[1]~feeder ; 0                 ; 0       ;
; PHY_RX[3]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[3]~feeder ; 1                 ; 0       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[3]~feeder ; 1                 ; 0       ;
; PHY_RX[2]                                                                                                                                                     ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[2]~feeder ; 0                 ; 0       ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[2]~feeder ; 0                 ; 0       ;
; MODE2                                                                                                                                                         ;                   ;         ;
;      - ASMI_interface:ASMI_int_inst|Add0~0                                                                                                                    ; 0                 ; 6       ;
;      - ASMI_interface:ASMI_int_inst|Add0~6                                                                                                                    ; 0                 ; 6       ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0                                  ;                   ;         ;
;      - ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|read_dout_reg[0]                           ; 1                 ; 6       ;
; RX_DV                                                                                                                                                         ;                   ;         ;
;      - network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[4]~feeder ; 0                 ; 0       ;
; IO5                                                                                                                                                           ;                   ;         ;
;      - debounce:de_IO5|pb_history[0]~feeder                                                                                                                   ; 1                 ; 6       ;
; IO8                                                                                                                                                           ;                   ;         ;
;      - debounce:de_IO8|pb_history[0]~0                                                                                                                        ; 0                 ; 6       ;
; IO4                                                                                                                                                           ;                   ;         ;
;      - CC_encoder:CC_encoder_inst|temp[55][0]                                                                                                                 ; 0                 ; 6       ;
; IO6                                                                                                                                                           ;                   ;         ;
;      - CC_encoder:CC_encoder_inst|temp[55][2]~feeder                                                                                                          ; 0                 ; 6       ;
; IO2                                                                                                                                                           ;                   ;         ;
;      - CC_encoder:CC_encoder_inst|temp[55][4]                                                                                                                 ; 1                 ; 6       ;
; PTT                                                                                                                                                           ;                   ;         ;
;      - Orion_micPTT~0                                                                                                                                         ; 0                 ; 6       ;
; INA[12]                                                                                                                                                       ;                   ;         ;
;      - temp_ADC~0                                                                                                                                             ; 1                 ; 5       ;
; INA[0]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC[0][0]                                                                                                                                         ; 0                 ; 3       ;
;      - temp_ADC~0                                                                                                                                             ; 0                 ; 3       ;
;      - temp_ADC~2                                                                                                                                             ; 0                 ; 3       ;
;      - temp_ADC~4                                                                                                                                             ; 0                 ; 3       ;
;      - temp_ADC~6                                                                                                                                             ; 0                 ; 3       ;
;      - temp_ADC~8                                                                                                                                             ; 0                 ; 3       ;
;      - temp_ADC~10                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~12                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~14                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~16                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~18                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~20                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~22                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~24                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~26                                                                                                                                            ; 0                 ; 3       ;
;      - temp_ADC~28                                                                                                                                            ; 0                 ; 3       ;
; INA_2[12]                                                                                                                                                     ;                   ;         ;
;      - temp_ADC~1                                                                                                                                             ; 0                 ; 5       ;
; INA_2[0]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC[1][0]                                                                                                                                         ; 0                 ; 4       ;
;      - temp_ADC~1                                                                                                                                             ; 0                 ; 4       ;
;      - temp_ADC~3                                                                                                                                             ; 0                 ; 4       ;
;      - temp_ADC~5                                                                                                                                             ; 0                 ; 4       ;
;      - temp_ADC~7                                                                                                                                             ; 0                 ; 4       ;
;      - temp_ADC~9                                                                                                                                             ; 0                 ; 4       ;
;      - temp_ADC~11                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~13                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~15                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~17                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~19                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~21                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~23                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~25                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~27                                                                                                                                            ; 0                 ; 4       ;
;      - temp_ADC~29                                                                                                                                            ; 0                 ; 4       ;
; INA[4]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~2                                                                                                                                             ; 1                 ; 5       ;
; INA_2[4]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~3                                                                                                                                             ; 0                 ; 5       ;
; INA[8]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~4                                                                                                                                             ; 1                 ; 2       ;
; INA_2[8]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~5                                                                                                                                             ; 0                 ; 4       ;
; INA[13]                                                                                                                                                       ;                   ;         ;
;      - temp_ADC~6                                                                                                                                             ; 1                 ; 1       ;
; INA_2[13]                                                                                                                                                     ;                   ;         ;
;      - temp_ADC~7                                                                                                                                             ; 1                 ; 5       ;
; INA[5]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~8                                                                                                                                             ; 0                 ; 4       ;
; INA_2[5]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~9                                                                                                                                             ; 1                 ; 4       ;
; INA[9]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~10                                                                                                                                            ; 0                 ; 3       ;
; INA_2[9]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~11                                                                                                                                            ; 0                 ; 5       ;
; INA[1]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~12                                                                                                                                            ; 1                 ; 6       ;
; INA_2[1]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~13                                                                                                                                            ; 0                 ; 5       ;
; INA[14]                                                                                                                                                       ;                   ;         ;
;      - temp_ADC~14                                                                                                                                            ; 0                 ; 4       ;
; INA_2[14]                                                                                                                                                     ;                   ;         ;
;      - temp_ADC~15                                                                                                                                            ; 0                 ; 5       ;
; INA[6]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~16                                                                                                                                            ; 0                 ; 4       ;
; INA_2[6]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~17                                                                                                                                            ; 0                 ; 4       ;
; INA[10]                                                                                                                                                       ;                   ;         ;
;      - temp_ADC~18                                                                                                                                            ; 0                 ; 3       ;
; INA_2[10]                                                                                                                                                     ;                   ;         ;
;      - temp_ADC~19                                                                                                                                            ; 0                 ; 4       ;
; INA[2]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~20                                                                                                                                            ; 1                 ; 6       ;
; INA_2[2]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~21                                                                                                                                            ; 1                 ; 5       ;
; INA[15]                                                                                                                                                       ;                   ;         ;
;      - temp_ADC~22                                                                                                                                            ; 0                 ; 6       ;
; INA_2[15]                                                                                                                                                     ;                   ;         ;
;      - temp_ADC~23                                                                                                                                            ; 0                 ; 5       ;
; INA[7]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~24                                                                                                                                            ; 1                 ; 6       ;
; INA_2[7]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~25                                                                                                                                            ; 0                 ; 5       ;
; INA[11]                                                                                                                                                       ;                   ;         ;
;      - temp_ADC~26                                                                                                                                            ; 0                 ; 3       ;
; INA_2[11]                                                                                                                                                     ;                   ;         ;
;      - temp_ADC~27                                                                                                                                            ; 0                 ; 4       ;
; INA[3]                                                                                                                                                        ;                   ;         ;
;      - temp_ADC~28                                                                                                                                            ; 1                 ; 5       ;
; INA_2[3]                                                                                                                                                      ;                   ;         ;
;      - temp_ADC~29                                                                                                                                            ; 1                 ; 5       ;
; OVERFLOW                                                                                                                                                      ;                   ;         ;
;      - CC_encoder:CC_encoder_inst|temp[1][0]~feeder                                                                                                           ; 0                 ; 6       ;
; CDOUT                                                                                                                                                         ;                   ;         ;
;      - mic_I2S:mic_I2S_inst|Tx_q[0]                                                                                                                           ; 0                 ; 0       ;
; OVERFLOW_2                                                                                                                                                    ;                   ;         ;
;      - CC_encoder:CC_encoder_inst|temp[1][1]~feeder                                                                                                           ; 1                 ; 6       ;
; ADCMISO                                                                                                                                                       ;                   ;         ;
;      - Orion_ADC:ADC_SPI|temp_3[4]~0                                                                                                                          ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                      ; Location            ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_write_reg                                                                                                 ; FF_X69_Y40_N9       ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|clr_write_reg2                                                                                                ; FF_X68_Y38_N13      ; 66      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|comb~1                                                                                                        ; LCCOMB_X69_Y40_N26  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|comb~10                                                                                                       ; LCCOMB_X66_Y40_N4   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|comb~11                                                                                                       ; LCCOMB_X67_Y38_N26  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|comb~13                                                                                                       ; LCCOMB_X68_Y38_N24  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|comb~8                                                                                                        ; LCCOMB_X68_Y40_N8   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|comb~9                                                                                                        ; LCCOMB_X68_Y40_N6   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|end_op_reg                                                                                                    ; FF_X68_Y40_N31      ; 15      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|_~0                                              ; LCCOMB_X68_Y38_N16  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|a_fefifo_48e:fifo_state|cntr_as7:count_usedw|_~0 ; LCCOMB_X68_Y38_N14  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|cntr_4ob:wr_ptr|_~0                              ; LCCOMB_X63_Y37_N18  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|valid_wreq                                       ; LCCOMB_X68_Y38_N4   ; 11      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_addr_reg_ena[0]                                                                                          ; LCCOMB_X70_Y40_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_asmi_opcode_reg_ena[0]                                                                                   ; LCCOMB_X66_Y41_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_pgwrbuf_dataout_ena[0]~0                                                                                 ; LCCOMB_X65_Y38_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_read_dout_reg_ena~0                                                                                      ; LCCOMB_X67_Y41_N8   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_statreg_int_ena[0]~1                                                                                     ; LCCOMB_X68_Y40_N14  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_write_prot_reg_ena                                                                                       ; LCCOMB_X66_Y40_N8   ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|wire_write_reg_ena                                                                                            ; LCCOMB_X63_Y38_N20  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|address[12]~1                                                                                                                                                                                ; LCCOMB_X67_Y39_N2   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|address[23]~3                                                                                                                                                                                ; LCCOMB_X67_Y39_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|byte_count[8]~11                                                                                                                                                                             ; LCCOMB_X70_Y38_N18  ; 9       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|byte_count[8]~12                                                                                                                                                                             ; LCCOMB_X70_Y38_N20  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|checksum[8]~42                                                                                                                                                                               ; LCCOMB_X63_Y40_N26  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|page[8]~18                                                                                                                                                                                   ; LCCOMB_X63_Y40_N14  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|reset_delay[14]~27                                                                                                                                                                           ; LCCOMB_X67_Y39_N14  ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|reset_delay[14]~30                                                                                                                                                                           ; LCCOMB_X63_Y40_N0   ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|state[2]                                                                                                                                                                                     ; FF_X65_Y39_N1       ; 58      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ASMI_interface:ASMI_int_inst|state[3]                                                                                                                                                                                     ; FF_X65_Y39_N31      ; 45      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_ADC0|Decoder0~1                                                                                                                                                                                     ; LCCOMB_X57_Y60_N28  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_ADC0|Decoder0~2                                                                                                                                                                                     ; LCCOMB_X57_Y60_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_ADC1|Decoder0~1                                                                                                                                                                                     ; LCCOMB_X59_Y54_N28  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Attenuator:Attenuator_ADC1|Decoder0~2                                                                                                                                                                                     ; LCCOMB_X58_Y54_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_locked                                                                                                                                 ; PLL_3               ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; CC_encoder:CC_encoder_inst|counter[5]~68                                                                                                                                                                                  ; LCCOMB_X66_Y42_N16  ; 25      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; CC_encoder:CC_encoder_inst|previous[1][1]~0                                                                                                                                                                               ; LCCOMB_X66_Y42_N14  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CC_encoder:CC_encoder_inst|state.001                                                                                                                                                                                      ; FF_X66_Y42_N27      ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CC_encoder:CC_encoder_inst|state~7                                                                                                                                                                                        ; LCCOMB_X66_Y42_N2   ; 106     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; CLK_25MHZ                                                                                                                                                                                                                 ; PIN_AG14            ; 25      ; Clock                                               ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CicInterpM5:in2|Equal0~2                                                                                                                                                                                                  ; LCCOMB_X66_Y64_N4   ; 589     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Decoder0~1                                                                                                                                                                                                                ; LCCOMB_X41_Y66_N22  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Decoder0~2                                                                                                                                                                                                                ; LCCOMB_X41_Y66_N24  ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|valid_rdreq                                                                                                                                   ; LCCOMB_X63_Y50_N28  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|valid_wrreq~0                                                                                                                                 ; LCCOMB_X60_Y50_N0   ; 21      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Equal0~15                                                                                                                                                                                                                 ; LCCOMB_X45_Y56_N18  ; 26      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Equal4~2                                                                                                                                                                                                                  ; LCCOMB_X12_Y33_N28  ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; General_CC:General_CC_inst|Decoder0~10                                                                                                                                                                                    ; LCCOMB_X53_Y55_N6   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; General_CC:General_CC_inst|Decoder0~12                                                                                                                                                                                    ; LCCOMB_X52_Y54_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; General_CC:General_CC_inst|Decoder0~8                                                                                                                                                                                     ; LCCOMB_X52_Y58_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; General_CC:General_CC_inst|always0~0                                                                                                                                                                                      ; LCCOMB_X48_Y48_N30  ; 38      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Alex_data[47]~1                                                                                                                                                                    ; LCCOMB_X49_Y49_N26  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Alex_data[7]~0                                                                                                                                                                     ; LCCOMB_X48_Y56_N16  ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Attenuator0[4]~0                                                                                                                                                                   ; LCCOMB_X52_Y59_N26  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Attenuator1[4]~0                                                                                                                                                                   ; LCCOMB_X52_Y59_N20  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|DLE_outputs[1]~4                                                                                                                                                                   ; LCCOMB_X52_Y56_N18  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Dash~0                                                                                                                                                                             ; LCCOMB_X50_Y56_N2   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Open_Collector[1]~0                                                                                                                                                                ; LCCOMB_X49_Y57_N18  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|PC_PTT~1                                                                                                                                                                           ; LCCOMB_X49_Y49_N16  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Rx_frequency[0][31]~2                                                                                                                                                              ; LCCOMB_X48_Y51_N8   ; 256     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Tx0_frequency[15]~2                                                                                                                                                                ; LCCOMB_X49_Y56_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Tx0_frequency[23]~1                                                                                                                                                                ; LCCOMB_X49_Y60_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Tx0_frequency[29]~0                                                                                                                                                                ; LCCOMB_X48_Y62_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|Tx0_frequency[7]~3                                                                                                                                                                 ; LCCOMB_X49_Y49_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|drive_level[7]~0                                                                                                                                                                   ; LCCOMB_X52_Y63_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|last_sequence_number[1]~0                                                                                                                                                          ; LCCOMB_X49_Y56_N0   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|run                                                                                                                                                                                ; FF_X55_Y7_N21       ; 177     ; Async. clear, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|sequence_errors[15]~44                                                                                                                                                             ; LCCOMB_X48_Y56_N12  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|sequence_errors~43                                                                                                                                                                 ; LCCOMB_X48_Y56_N8   ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|sequence_number[15]~4                                                                                                                                                              ; LCCOMB_X49_Y57_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|sequence_number[23]~2                                                                                                                                                              ; LCCOMB_X48_Y56_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|sequence_number[31]~1                                                                                                                                                              ; LCCOMB_X48_Y56_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|sequence_number[7]~3                                                                                                                                                               ; LCCOMB_X50_Y57_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|state                                                                                                                                                                              ; FF_X49_Y57_N11      ; 31      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Alex_data[15]~4                                                                                                                                                               ; LCCOMB_X45_Y56_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Alex_data[23]~5                                                                                                                                                               ; LCCOMB_X36_Y64_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Alex_data[31]~6                                                                                                                                                               ; LCCOMB_X33_Y63_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Alex_data[39]~2                                                                                                                                                               ; LCCOMB_X46_Y57_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Alex_data[47]~7                                                                                                                                                               ; LCCOMB_X49_Y56_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Alex_data[7]~3                                                                                                                                                                ; LCCOMB_X46_Y56_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[0][15]~53                                                                                                                                                        ; LCCOMB_X52_Y57_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[0][23]~70                                                                                                                                                        ; LCCOMB_X60_Y64_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[0][31]~52                                                                                                                                                        ; LCCOMB_X56_Y63_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[0][7]~71                                                                                                                                                         ; LCCOMB_X56_Y64_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[1][15]~50                                                                                                                                                        ; LCCOMB_X55_Y67_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[1][23]~69                                                                                                                                                        ; LCCOMB_X56_Y64_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[1][31]~49                                                                                                                                                        ; LCCOMB_X53_Y61_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[1][7]~51                                                                                                                                                         ; LCCOMB_X58_Y60_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[2][15]~47                                                                                                                                                        ; LCCOMB_X50_Y56_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[2][23]~68                                                                                                                                                        ; LCCOMB_X31_Y56_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[2][31]~46                                                                                                                                                        ; LCCOMB_X49_Y56_N2   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[2][7]~48                                                                                                                                                         ; LCCOMB_X31_Y57_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[3][15]~55                                                                                                                                                        ; LCCOMB_X45_Y56_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[3][23]~72                                                                                                                                                        ; LCCOMB_X33_Y55_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[3][31]~54                                                                                                                                                        ; LCCOMB_X42_Y56_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[3][7]~56                                                                                                                                                         ; LCCOMB_X38_Y56_N2   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[4][15]~42                                                                                                                                                        ; LCCOMB_X52_Y56_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[4][23]~64                                                                                                                                                        ; LCCOMB_X66_Y54_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[4][31]~41                                                                                                                                                        ; LCCOMB_X54_Y56_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[4][7]~43                                                                                                                                                         ; LCCOMB_X66_Y52_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[5][15]~39                                                                                                                                                        ; LCCOMB_X49_Y60_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[5][23]~57                                                                                                                                                        ; LCCOMB_X50_Y54_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[5][31]~36                                                                                                                                                        ; LCCOMB_X50_Y56_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[5][7]~59                                                                                                                                                         ; LCCOMB_X32_Y57_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[6][15]~62                                                                                                                                                        ; LCCOMB_X47_Y58_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[6][23]~61                                                                                                                                                        ; LCCOMB_X41_Y59_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[6][31]~60                                                                                                                                                        ; LCCOMB_X43_Y62_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[6][7]~63                                                                                                                                                         ; LCCOMB_X43_Y58_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[7][15]~67                                                                                                                                                        ; LCCOMB_X57_Y62_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[7][23]~66                                                                                                                                                        ; LCCOMB_X53_Y59_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[7][31]~65                                                                                                                                                        ; LCCOMB_X47_Y61_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; High_Priority_CC:High_Priority_CC_inst|temp_Rx_frequency[7][7]~45                                                                                                                                                         ; LCCOMB_X54_Y58_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; LTC2208_122MHz                                                                                                                                                                                                            ; PIN_J27             ; 3       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; LTC2208_122MHz                                                                                                                                                                                                            ; PIN_J27             ; 61130   ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|_~0                                                                                                                   ; LCCOMB_X39_Y34_N0   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|valid_rdreq                                                                                                           ; LCCOMB_X38_Y34_N0   ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|valid_wrreq                                                                                                           ; LCCOMB_X36_Y35_N26  ; 22      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Mix_count[2]                                                                                                                                                                                                              ; FF_X46_Y67_N3       ; 40      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Mixed_audio[27]~67                                                                                                                                                                                                        ; LCCOMB_X41_Y66_N20  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Mixed_audio[9]~82                                                                                                                                                                                                         ; LCCOMB_X46_Y66_N28  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Mux_clear:Mux_clear_inst|state.10                                                                                                                                                                                         ; FF_X82_Y41_N9       ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Orion_ADC:ADC_SPI|ADC_state.000                                                                                                                                                                                           ; FF_X74_Y44_N15      ; 85      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Orion_ADC:ADC_SPI|Equal0~0                                                                                                                                                                                                ; LCCOMB_X72_Y46_N10  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Orion_ADC:ADC_SPI|peak_AIN1[4]~0                                                                                                                                                                                          ; LCCOMB_X72_Y47_N30  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Orion_ADC:ADC_SPI|peak_AIN2[4]~0                                                                                                                                                                                          ; LCCOMB_X69_Y47_N4   ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; PHY_CLK125                                                                                                                                                                                                                ; PIN_Y2              ; 9       ; Clock                                               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; PHY_CLK125                                                                                                                                                                                                                ; PIN_Y2              ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; PHY_RX_CLOCK                                                                                                                                                                                                              ; PIN_AG15            ; 3183    ; Clock                                               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                         ; PLL_4               ; 186     ; Clock                                               ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                  ; PLL_2               ; 28      ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                  ; PLL_2               ; 175     ; Clock                                               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                  ; PLL_2               ; 524     ; Clock                                               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                  ; PLL_2               ; 185     ; Clock, Sync. clear                                  ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|valid_rdreq                                                                                                                           ; LCCOMB_X38_Y66_N30  ; 39      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|valid_wrreq                                                                                                                           ; LCCOMB_X38_Y65_N8   ; 37      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                            ; LCCOMB_X75_Y39_N30  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                            ; LCCOMB_X77_Y39_N10  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                            ; LCCOMB_X76_Y41_N12  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                            ; LCCOMB_X79_Y40_N18  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                        ; LCCOMB_X52_Y35_N30  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                        ; LCCOMB_X50_Y35_N24  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                        ; LCCOMB_X50_Y32_N4   ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                        ; LCCOMB_X49_Y33_N30  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                        ; LCCOMB_X53_Y16_N16  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                        ; LCCOMB_X50_Y15_N12  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                        ; LCCOMB_X107_Y19_N30 ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                        ; LCCOMB_X105_Y20_N30 ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                        ; LCCOMB_X80_Y20_N14  ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                        ; LCCOMB_X81_Y19_N26  ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_rdreq                                                                                                        ; LCCOMB_X54_Y18_N8   ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|valid_wrreq                                                                                                        ; LCCOMB_X50_Y19_N4   ; 23      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                            ; LCCOMB_X82_Y39_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl0:Rx0_fifo_ctrl_inst|state~40                                                                                                                                                                                 ; LCCOMB_X81_Y39_N6   ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:Rx1_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                             ; LCCOMB_X81_Y40_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                        ; LCCOMB_X27_Y39_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[2].Rx0_fifo_ctrl_inst|prevSampleRate[15]~2                                                                                                                                                                 ; LCCOMB_X26_Y39_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                        ; LCCOMB_X48_Y31_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[3].Rx0_fifo_ctrl_inst|prevSampleRate[15]~2                                                                                                                                                                 ; LCCOMB_X27_Y25_N16  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                        ; LCCOMB_X49_Y11_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[4].Rx0_fifo_ctrl_inst|prevSampleRate[15]~0                                                                                                                                                                 ; LCCOMB_X48_Y15_N16  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                        ; LCCOMB_X105_Y23_N12 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[5].Rx0_fifo_ctrl_inst|prevSampleRate[15]~2                                                                                                                                                                 ; LCCOMB_X103_Y20_N26 ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                        ; LCCOMB_X82_Y19_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[6].Rx0_fifo_ctrl_inst|prevSampleRate[15]~2                                                                                                                                                                 ; LCCOMB_X82_Y18_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|data_out[4]~2                                                                                                                                                                        ; LCCOMB_X49_Y16_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_fifo_ctrl:p[7].Rx0_fifo_ctrl_inst|prevSampleRate[15]~2                                                                                                                                                                 ; LCCOMB_X29_Y19_N28  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|EnableRx0_7[7]~2                                                                                                                                                                       ; LCCOMB_X59_Y39_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[0][0]~17                                                                                                                                                                         ; LCCOMB_X61_Y53_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[1][0]~18                                                                                                                                                                         ; LCCOMB_X56_Y33_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[2][0]~16                                                                                                                                                                         ; LCCOMB_X63_Y51_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[3][0]~19                                                                                                                                                                         ; LCCOMB_X58_Y51_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[4][0]~14                                                                                                                                                                         ; LCCOMB_X57_Y49_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[5][0]~12                                                                                                                                                                         ; LCCOMB_X57_Y46_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[6][0]~13                                                                                                                                                                         ; LCCOMB_X63_Y53_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxADC[7][0]~15                                                                                                                                                                         ; LCCOMB_X58_Y49_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[0][15]~7                                                                                                                                                                  ; LCCOMB_X57_Y49_N14  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[1][0]~9                                                                                                                                                                   ; LCCOMB_X54_Y45_N22  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[2][15]~5                                                                                                                                                                  ; LCCOMB_X54_Y45_N18  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[3][15]~8                                                                                                                                                                  ; LCCOMB_X54_Y45_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[4][15]~3                                                                                                                                                                  ; LCCOMB_X54_Y45_N0   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[5][15]~1                                                                                                                                                                  ; LCCOMB_X56_Y44_N26  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[6][15]~2                                                                                                                                                                  ; LCCOMB_X54_Y45_N4   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|RxSampleRate[7][15]~4                                                                                                                                                                  ; LCCOMB_X54_Y45_N12  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|SyncRx[0][1]~2                                                                                                                                                                         ; LCCOMB_X53_Y48_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|always0~2                                                                                                                                                                              ; LCCOMB_X53_Y48_N30  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|dither[0]~2                                                                                                                                                                            ; LCCOMB_X55_Y45_N28  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|last_sequence_number[1]~1                                                                                                                                                              ; LCCOMB_X53_Y48_N26  ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|random[0]~3                                                                                                                                                                            ; LCCOMB_X56_Y48_N2   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|sequence_errors[25]~44                                                                                                                                                                 ; LCCOMB_X56_Y47_N2   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|sequence_errors~42                                                                                                                                                                     ; LCCOMB_X56_Y47_N14  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|sequence_number[15]~7                                                                                                                                                                  ; LCCOMB_X56_Y48_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|sequence_number[23]~5                                                                                                                                                                  ; LCCOMB_X58_Y47_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|sequence_number[30]~4                                                                                                                                                                  ; LCCOMB_X55_Y47_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|sequence_number[7]~6                                                                                                                                                                   ; LCCOMB_X58_Y48_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|state                                                                                                                                                                                  ; FF_X53_Y48_N29      ; 18      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[0][0]~32                                                                                                                                                               ; LCCOMB_X65_Y49_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[0][15]~33                                                                                                                                                              ; LCCOMB_X57_Y49_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[1][0]~35                                                                                                                                                               ; LCCOMB_X69_Y53_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[1][8]~34                                                                                                                                                               ; LCCOMB_X65_Y49_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[2][0]~25                                                                                                                                                               ; LCCOMB_X57_Y49_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[2][15]~31                                                                                                                                                              ; LCCOMB_X54_Y45_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[3][0]~26                                                                                                                                                               ; LCCOMB_X54_Y45_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[3][15]~27                                                                                                                                                              ; LCCOMB_X54_Y41_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[4][0]~29                                                                                                                                                               ; LCCOMB_X57_Y32_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[4][15]~23                                                                                                                                                              ; LCCOMB_X57_Y32_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[5][0]~19                                                                                                                                                               ; LCCOMB_X55_Y45_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[5][15]~21                                                                                                                                                              ; LCCOMB_X55_Y45_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[6][0]~22                                                                                                                                                               ; LCCOMB_X62_Y34_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[6][15]~28                                                                                                                                                              ; LCCOMB_X70_Y34_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[7][0]~24                                                                                                                                                               ; LCCOMB_X56_Y48_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Rx_specific_CC:Rx_specific_CC_inst|tmpRxSampleRate[7][15]~30                                                                                                                                                              ; LCCOMB_X54_Y45_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|data_count[0]~10                                                                                                                                                                                          ; LCCOMB_X34_Y64_N24  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|previous_Alex_data[47]~2                                                                                                                                                                                  ; LCCOMB_X34_Y64_N26  ; 49      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SPI:Alex_SPI_Tx|spi_state.100                                                                                                                                                                                             ; FF_X30_Y62_N25      ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|_~0                                                                                                                              ; LCCOMB_X62_Y46_N4   ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12|w_anode693w[2]~0                                                                    ; LCCOMB_X63_Y47_N16  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12|w_anode706w[2]~0                                                                    ; LCCOMB_X63_Y47_N28  ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12|w_anode714w[2]~0                                                                    ; LCCOMB_X63_Y47_N4   ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|decode_d87:decode12|w_anode722w[2]~0                                                                    ; LCCOMB_X63_Y47_N6   ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|valid_rdreq                                                                                                                      ; LCCOMB_X62_Y46_N6   ; 54      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|valid_wrreq                                                                                                                      ; LCCOMB_X63_Y47_N22  ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|Equal0~7                                                                                                                                                                                                   ; LCCOMB_X35_Y69_N28  ; 25      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|Selector6~0                                                                                                                                                                                                ; LCCOMB_X35_Y68_N24  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; TLV320_SPI:TLV|TLV.0100                                                                                                                                                                                                   ; FF_X35_Y67_N11      ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|valid_rdreq                                                                                                                               ; LCCOMB_X63_Y59_N2   ; 47      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|valid_wrreq                                                                                                                               ; LCCOMB_X65_Y60_N0   ; 47      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|Line_In_Gain[4]~0                                                                                                                                                                      ; LCCOMB_X50_Y60_N20  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|MICBIAS_ENABLE~0                                                                                                                                                                       ; LCCOMB_X49_Y63_N16  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|Orion_atten_Tx0[4]~0                                                                                                                                                                   ; LCCOMB_X50_Y60_N18  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|Orion_atten_Tx1[4]~0                                                                                                                                                                   ; LCCOMB_X50_Y60_N12  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|RF_delay[6]~0                                                                                                                                                                          ; LCCOMB_X49_Y63_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|always0~0                                                                                                                                                                              ; LCCOMB_X49_Y59_N2   ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|break_in~2                                                                                                                                                                             ; LCCOMB_X49_Y59_N30  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|hang[7]~0                                                                                                                                                                              ; LCCOMB_X48_Y61_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|hang[8]~1                                                                                                                                                                              ; LCCOMB_X48_Y63_N28  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_speed[5]~0                                                                                                                                                                       ; LCCOMB_X49_Y63_N20  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|keyer_weight[7]~0                                                                                                                                                                      ; LCCOMB_X48_Y63_N0   ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|sidetone_level[0]~3                                                                                                                                                                    ; LCCOMB_X49_Y59_N20  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|state                                                                                                                                                                                  ; FF_X49_Y63_N3       ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|tone_freq[0]~2                                                                                                                                                                         ; LCCOMB_X49_Y63_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; Tx_specific_CC:Tx_specific_CC_inst|tone_freq[11]~3                                                                                                                                                                        ; LCCOMB_X49_Y59_N26  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; _122MHz                                                                                                                                                                                                                   ; PIN_B15             ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; always10~0                                                                                                                                                                                                                ; LCCOMB_X50_Y59_N28  ; 55      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; audio_I2S:audio_I2S_inst|data_count[4]~12                                                                                                                                                                                 ; LCCOMB_X39_Y69_N30  ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; audio_I2S:audio_I2S_inst|data_count[4]~14                                                                                                                                                                                 ; LCCOMB_X39_Y69_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; audio_I2S:audio_I2S_inst|ramp_count[3]~0                                                                                                                                                                                  ; LCCOMB_X42_Y64_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; audio_I2S:audio_I2S_inst|ramp_dir~10                                                                                                                                                                                      ; LCCOMB_X41_Y65_N24  ; 2       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; audio_I2S:audio_I2S_inst|state~18                                                                                                                                                                                         ; LCCOMB_X38_Y69_N0   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; audio_I2S:audio_I2S_inst|state~22                                                                                                                                                                                         ; LCCOMB_X38_Y69_N6   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_counter[9]~15                                                                                                                                                               ; LCCOMB_X46_Y63_N14  ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_counter~36                                                                                                                                                                  ; LCCOMB_X46_Y63_N22  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~27                                                                                                                                                                   ; LCCOMB_X46_Y63_N0   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~28                                                                                                                                                                   ; LCCOMB_X46_Y63_N20  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|byte_number~29                                                                                                                                                                   ; LCCOMB_X47_Y62_N14  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|data_out[16]~1                                                                                                                                                                   ; LCCOMB_X46_Y63_N12  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|data_out[31]~0                                                                                                                                                                   ; LCCOMB_X46_Y63_N24  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|last_sequence_number[0]~1                                                                                                                                                        ; LCCOMB_X46_Y63_N2   ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|last_sequence_number[10]~0                                                                                                                                                       ; LCCOMB_X46_Y63_N4   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|main                                                                                                                                                                             ; FF_X47_Y62_N1       ; 15      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|sequence_errors[23]~44                                                                                                                                                           ; LCCOMB_X46_Y61_N2   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|sequence_errors~42                                                                                                                                                               ; LCCOMB_X46_Y61_N12  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|sequence_number[15]~0                                                                                                                                                            ; LCCOMB_X46_Y63_N28  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|sequence_number[23]~1                                                                                                                                                            ; LCCOMB_X46_Y63_N16  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_32bits:Audio_byte_to_32bits_inst|sequence_number[7]~2                                                                                                                                                             ; LCCOMB_X47_Y62_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_counter[9]~15                                                                                                                                                                  ; LCCOMB_X57_Y59_N2   ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_counter~36                                                                                                                                                                     ; LCCOMB_X58_Y59_N16  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~30                                                                                                                                                                      ; LCCOMB_X58_Y59_N6   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~31                                                                                                                                                                      ; LCCOMB_X58_Y59_N4   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~32                                                                                                                                                                      ; LCCOMB_X58_Y59_N0   ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~33                                                                                                                                                                      ; LCCOMB_X58_Y59_N30  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~34                                                                                                                                                                      ; LCCOMB_X58_Y59_N18  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~35                                                                                                                                                                      ; LCCOMB_X58_Y59_N20  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|byte_number~36                                                                                                                                                                      ; LCCOMB_X57_Y57_N24  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|data_out[7]~0                                                                                                                                                                       ; LCCOMB_X58_Y59_N22  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|last_sequence_number[0]~0                                                                                                                                                           ; LCCOMB_X58_Y59_N28  ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|main                                                                                                                                                                                ; FF_X57_Y57_N27      ; 18      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|sequence_errors[20]~45                                                                                                                                                              ; LCCOMB_X61_Y56_N18  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|sequence_errors~100                                                                                                                                                                 ; LCCOMB_X61_Y56_N28  ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|sequence_number[15]~0                                                                                                                                                               ; LCCOMB_X58_Y59_N26  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|sequence_number[23]~1                                                                                                                                                               ; LCCOMB_X58_Y59_N12  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; byte_to_48bits:IQ_byte_to_48bits_inst|sequence_number[7]~2                                                                                                                                                                ; LCCOMB_X58_Y59_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_mcp:MDC[2].S_rate|b_data[4]~0                                                                                                                                                                                         ; LCCOMB_X53_Y36_N26  ; 200     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_mcp:Tx1_freq|b_data[25]~1                                                                                                                                                                                             ; LCCOMB_X38_Y67_N20  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; cdc_sync:C122_run_sync|sigb[0]                                                                                                                                                                                            ; FF_X60_Y39_N27      ; 19171   ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; cdc_sync:reset_C122|sigb[0]                                                                                                                                                                                               ; FF_X53_Y36_N3       ; 780     ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                    ; LCCOMB_X59_Y4_N26   ; 319     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; comb~11                                                                                                                                                                                                                   ; LCCOMB_X60_Y39_N22  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; comb~18                                                                                                                                                                                                                   ; LCCOMB_X79_Y41_N18  ; 6246    ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; comb~2                                                                                                                                                                                                                    ; LCCOMB_X55_Y65_N4   ; 141     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; comb~3                                                                                                                                                                                                                    ; LCCOMB_X55_Y65_N2   ; 141     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; comb~4                                                                                                                                                                                                                    ; LCCOMB_X55_Y65_N10  ; 141     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; comb~5                                                                                                                                                                                                                    ; LCCOMB_X55_Y65_N26  ; 141     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; comb~6                                                                                                                                                                                                                    ; LCCOMB_X53_Y36_N30  ; 141     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; comb~7                                                                                                                                                                                                                    ; LCCOMB_X79_Y41_N4   ; 141     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; comb~8                                                                                                                                                                                                                    ; LCCOMB_X79_Y41_N0   ; 141     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; comb~9                                                                                                                                                                                                                    ; LCCOMB_X53_Y33_N30  ; 141     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[10][10]                                                                                                                                                                                          ; FF_X31_Y69_N27      ; 37      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[14][6]                                                                                                                                                                                           ; FF_X29_Y67_N31      ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[15][5]                                                                                                                                                                                           ; FF_X28_Y65_N31      ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[1][19]                                                                                                                                                                                           ; FF_X49_Y65_N19      ; 62      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[2][18]                                                                                                                                                                                           ; FF_X49_Y67_N17      ; 60      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[4][16]                                                                                                                                                                                           ; FF_X47_Y69_N17      ; 55      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[5][15]                                                                                                                                                                                           ; FF_X45_Y69_N27      ; 52      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[7][13]                                                                                                                                                                                           ; FF_X36_Y69_N27      ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[8][12]                                                                                                                                                                                           ; FF_X33_Y69_N15      ; 41      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; cpl_cordic:cordic_inst|Z[9][11]                                                                                                                                                                                           ; FF_X32_Y70_N21      ; 39      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; iambic:iambic_inst|WideOr6                                                                                                                                                                                                ; LCCOMB_X31_Y62_N10  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; iambic:iambic_inst|delay[13]~51                                                                                                                                                                                           ; LCCOMB_X25_Y69_N26  ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; mic_I2S:mic_I2S_inst|Decoder0~1                                                                                                                                                                                           ; LCCOMB_X33_Y35_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; mic_I2S:mic_I2S_inst|TX_state[2]~3                                                                                                                                                                                        ; LCCOMB_X33_Y35_N16  ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|arp:arp_inst|Selector10~5                                                                                                                                                                            ; LCCOMB_X39_Y46_N10  ; 50      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|arp:arp_inst|byte_no[3]~9                                                                                                                                                                            ; LCCOMB_X40_Y47_N22  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|arp:arp_inst|remote_ip[4]~0                                                                                                                                                                          ; LCCOMB_X40_Y47_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|arp:arp_inst|sending~2                                                                                                                                                                               ; LCCOMB_X35_Y45_N26  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|arp:arp_inst|state.ST_RX                                                                                                                                                                             ; FF_X39_Y46_N1       ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|arp:arp_inst|tx_active                                                                                                                                                                               ; LCCOMB_X34_Y38_N10  ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|Selector20~1                                                                                                                                                                          ; LCCOMB_X46_Y38_N8   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|Selector28~0                                                                                                                                                                          ; LCCOMB_X45_Y38_N10  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|WideOr15~0                                                                                                                                                                            ; LCCOMB_X46_Y38_N24  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|always1~0                                                                                                                                                                             ; LCCOMB_X48_Y48_N20  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|ip_accept[7]~2                                                                                                                                                                        ; LCCOMB_X43_Y45_N8   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|is_renewal~0                                                                                                                                                                          ; LCCOMB_X42_Y46_N16  ; 81      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|lease[16]~9                                                                                                                                                                           ; LCCOMB_X41_Y49_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|lease[1]~7                                                                                                                                                                            ; LCCOMB_X41_Y48_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|lease[24]~10                                                                                                                                                                          ; LCCOMB_X41_Y49_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|lease[8]~8                                                                                                                                                                            ; LCCOMB_X41_Y48_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|option[0]~0                                                                                                                                                                           ; LCCOMB_X43_Y50_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|option[8]~1                                                                                                                                                                           ; LCCOMB_X43_Y50_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|rx_byte_no[3]                                                                                                                                                                         ; FF_X41_Y48_N27      ; 38      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|skip[0]~13                                                                                                                                                                            ; LCCOMB_X42_Y49_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|state.DHCPSEND                                                                                                                                                                        ; FF_X46_Y38_N11      ; 27      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|target_mac[15]~2                                                                                                                                                                      ; LCCOMB_X40_Y46_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|target_mac[23]~3                                                                                                                                                                      ; LCCOMB_X42_Y47_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|target_mac[31]~4                                                                                                                                                                      ; LCCOMB_X42_Y47_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|target_mac[39]~6                                                                                                                                                                      ; LCCOMB_X46_Y45_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|target_mac[47]~7                                                                                                                                                                      ; LCCOMB_X45_Y45_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|target_mac[7]~1                                                                                                                                                                       ; LCCOMB_X43_Y43_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[15]~3                                                                                                                                                                  ; LCCOMB_X42_Y47_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[23]~5                                                                                                                                                                  ; LCCOMB_X45_Y46_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[31]~6                                                                                                                                                                  ; LCCOMB_X45_Y46_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|temp_ip_accept[7]~2                                                                                                                                                                   ; LCCOMB_X43_Y47_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|tx_data[3]~46                                                                                                                                                                         ; LCCOMB_X45_Y38_N4   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|tx_data[4]~28                                                                                                                                                                         ; LCCOMB_X45_Y38_N28  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp:dhcp_inst|xid_sum[15]~17                                                                                                                                                                        ; LCCOMB_X46_Y36_N6   ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp_renew_timer[0]~59                                                                                                                                                                               ; LCCOMB_X57_Y49_N30  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp_renew_timer[13]~53                                                                                                                                                                              ; LCCOMB_X58_Y49_N30  ; 18      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp_seconds_timer[0]~2                                                                                                                                                                              ; LCCOMB_X54_Y43_N20  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp_timer[0]~31                                                                                                                                                                                     ; LCCOMB_X54_Y57_N24  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|dhcp_timer[21]~26                                                                                                                                                                                    ; LCCOMB_X58_Y49_N28  ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eeprom:eeprom_inst|Selector10~1                                                                                                                                                                      ; LCCOMB_X50_Y44_N20  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eeprom:eeprom_inst|bit_no[1]~10                                                                                                                                                                      ; LCCOMB_X50_Y44_N6   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eeprom:eeprom_inst|ip[7]~0                                                                                                                                                                           ; LCCOMB_X50_Y44_N22  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eeprom:eeprom_inst|mac[47]~0                                                                                                                                                                         ; LCCOMB_X50_Y44_N18  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|eeprom:eeprom_inst|state.ST_IDLE                                                                                                                                                                     ; FF_X50_Y44_N9       ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|Selector42~2                                                                                                                                                                          ; LCCOMB_X35_Y37_N16  ; 83      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|valid_rdreq~1                                                                                             ; LCCOMB_X36_Y38_N8   ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|valid_wrreq                                                                                               ; LCCOMB_X35_Y36_N26  ; 21      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|length[3]~42                                                                                                                                                                          ; LCCOMB_X38_Y36_N4   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|skip[4]~4                                                                                                                                                                             ; LCCOMB_X40_Y36_N4   ; 5       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|state.ST_IDLE                                                                                                                                                                         ; FF_X39_Y36_N1       ; 117     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|state.ST_PAYLOAD                                                                                                                                                                      ; FF_X39_Y36_N15      ; 59      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|sum[14]~0                                                                                                                                                                             ; LCCOMB_X45_Y34_N28  ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|icmp:icmp_inst|sum[6]~1                                                                                                                                                                              ; LCCOMB_X45_Y34_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|byte_no[0]~25                                                                                                                                                                   ; LCCOMB_X45_Y47_N24  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|header_len[2]~0                                                                                                                                                                 ; LCCOMB_X45_Y49_N4   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|packet_len[10]~1                                                                                                                                                                ; LCCOMB_X45_Y49_N22  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|packet_len[7]~0                                                                                                                                                                 ; LCCOMB_X45_Y49_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|state.ST_IDLE                                                                                                                                                                   ; FF_X45_Y48_N1       ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[0]~9                                                                                                                                                             ; LCCOMB_X46_Y48_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[16]~8                                                                                                                                                            ; LCCOMB_X45_Y47_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[24]~6                                                                                                                                                            ; LCCOMB_X45_Y49_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|temp_remote_ip[8]~7                                                                                                                                                             ; LCCOMB_X46_Y46_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[15]~4                                                                                                                                                                     ; LCCOMB_X45_Y47_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[23]~5                                                                                                                                                                     ; LCCOMB_X45_Y47_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[31]~7                                                                                                                                                                     ; LCCOMB_X45_Y47_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_recv:ip_recv_inst|to_ip[7]~6                                                                                                                                                                      ; LCCOMB_X45_Y47_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_send:ip_send_inst|active                                                                                                                                                                          ; LCCOMB_X36_Y38_N28  ; 184     ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_send:ip_send_inst|byte_no[4]~15                                                                                                                                                                   ; LCCOMB_X39_Y32_N18  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|ip_tx_enable                                                                                                                                                                                         ; LCCOMB_X39_Y32_N24  ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|local_ip[7]~3                                                                                                                                                                                        ; LCCOMB_X54_Y43_N18  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|mac_recv:mac_recv_inst|byte_no~14                                                                                                                                                                    ; LCCOMB_X50_Y48_N14  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|mac_send:mac_send_inst|active~1                                                                                                                                                                      ; LCCOMB_X36_Y38_N12  ; 91      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|mac_send:mac_send_inst|byte_no[1]~9                                                                                                                                                                  ; LCCOMB_X32_Y38_N4   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|mac_send:mac_send_inst|shift_reg[60]~101                                                                                                                                                             ; LCCOMB_X36_Y42_N6   ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|addresses[3][1]~0                                                                                                                                                               ; LCCOMB_X60_Y44_N28  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|always0~2                                                                                                                                                                       ; LCCOMB_X59_Y45_N16  ; 27      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|mdio_high_z                                                                                                                                                      ; FF_X58_Y46_N29      ; 2       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|state.ST_IDLE                                                                                                                                                    ; FF_X59_Y46_N31      ; 21      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|mdio:mdio_inst|state.ST_READING                                                                                                                                                 ; FF_X59_Y46_N17      ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|phychip[1]                                                                                                                                                                      ; FF_X62_Y45_N29      ; 25      ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|speed[0]~0                                                                                                                                                                      ; LCCOMB_X59_Y45_N20  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|status_ignore[0]~32                                                                                                                                                             ; LCCOMB_X59_Y45_N6   ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|stop_word_no[0]~0                                                                                                                                                               ; LCCOMB_X63_Y45_N14  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|values[10][11]~3                                                                                                                                                                ; LCCOMB_X57_Y42_N26  ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|values~2                                                                                                                                                                        ; LCCOMB_X59_Y45_N14  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|values~7                                                                                                                                                                        ; LCCOMB_X60_Y44_N14  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|word_no~3                                                                                                                                                                       ; LCCOMB_X59_Y45_N30  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|phy_cfg:phy_cfg_inst|wr_request~1                                                                                                                                                                    ; LCCOMB_X59_Y45_N4   ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|reg_network_state                                                                                                                                                                                    ; FF_X55_Y65_N23      ; 140     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|bytes_left[0]~4                                                                                                                                                           ; LCCOMB_X38_Y38_N2   ; 3       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|phasedone_state                                                                                   ; FF_X16_Y6_N31       ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll_internal_phasestep_reg                                                                        ; FF_X16_Y5_N21       ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                  ; PLL_1               ; 2759    ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                  ; PLL_1               ; 295     ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                  ; PLL_1               ; 305     ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_phasedone                                                                               ; PLL_1               ; 6       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|state[2]                                                                                                                                                                                             ; FF_X53_Y43_N25      ; 72      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|sync:sync_inst2|sync_chain[0]                                                                                                                                                                        ; FF_X40_Y40_N29      ; 42      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; network:network_inst|tx_protocol.PT_DHCP                                                                                                                                                                                  ; FF_X39_Y38_N21      ; 81      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|tx_protocol~9                                                                                                                                                                                        ; LCCOMB_X39_Y38_N16  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|byte_no[0]~21                                                                                                                                                                 ; LCCOMB_X42_Y48_N20  ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|packet_len[10]~1                                                                                                                                                              ; LCCOMB_X39_Y48_N24  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|packet_len[7]~0                                                                                                                                                               ; LCCOMB_X39_Y48_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|remote_port[12]~0                                                                                                                                                             ; LCCOMB_X42_Y48_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|remote_port[4]~1                                                                                                                                                              ; LCCOMB_X46_Y48_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|state.PORT                                                                                                                                                                    ; FF_X43_Y48_N15      ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|to_port[0]~0                                                                                                                                                                  ; LCCOMB_X39_Y48_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|to_port[8]~1                                                                                                                                                                  ; LCCOMB_X52_Y48_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_recv:udp_recv_inst|udp_destination_mac[44]~1                                                                                                                                                     ; LCCOMB_X39_Y48_N10  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_send:udp_send_inst|active~0                                                                                                                                                                      ; LCCOMB_X47_Y36_N16  ; 49      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_send:udp_send_inst|byte_no[12]~50                                                                                                                                                                ; LCCOMB_X43_Y36_N2   ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; network:network_inst|udp_tx_enable~0                                                                                                                                                                                      ; LCCOMB_X41_Y37_N12  ; 56      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|hang_timer[14]~28                                                                                                                                                                                      ; LCCOMB_X53_Y62_N18  ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|hang_timer[14]~29                                                                                                                                                                                      ; LCCOMB_X53_Y62_N30  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|profile_count[3]~0                                                                                                                                                                                     ; LCCOMB_X53_Y62_N26  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|profile_count[3]~2                                                                                                                                                                                     ; LCCOMB_X53_Y62_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; profile:profile_CW|timer[9]~28                                                                                                                                                                                            ; LCCOMB_X53_Y62_N2   ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; profile:profile_sidetone|profile_count[4]~2                                                                                                                                                                               ; LCCOMB_X54_Y64_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; pulsegen:reset_Alex|pulse                                                                                                                                                                                                 ; LCCOMB_X34_Y64_N18  ; 3       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|Equal0~3                                                                                                                                                                  ; LCCOMB_X10_Y40_N2   ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|cic:cic_inst_I2|out_strobe                                                                                                                                                                ; FF_X10_Y40_N21      ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|Equal0~1                                                                                                                                                               ; LCCOMB_X8_Y42_N0    ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|integrator_data[5][72]~803                                                                                                                                             ; LCCOMB_X12_Y40_N0   ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|out_strobe                                                                                                                                                             ; FF_X8_Y42_N31       ; 3191    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]~876                                                                                                                                                    ; LCCOMB_X13_Y59_N30  ; 1577    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|Iacc[4]~0                                                                                                                                                                    ; LCCOMB_X20_Y42_N14  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[17]~24                                                                                                                                                      ; LCCOMB_X20_Y42_N16  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[17]~25                                                                                                                                                      ; LCCOMB_X20_Y39_N0   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|Imult[15]~0                                                                                                                                                        ; LCCOMB_X20_Y39_N6   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                      ; LCCOMB_X20_Y39_N4   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X20_Y39_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|Imult[33]~0                                                                                                                                                        ; LCCOMB_X18_Y47_N24  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                      ; LCCOMB_X18_Y47_N28  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|Raccum[11]~24                                                                                                                                                      ; LCCOMB_X20_Y42_N12  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|Raccum[11]~25                                                                                                                                                      ; LCCOMB_X18_Y47_N0   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X18_Y47_N2   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|waddr[1]~9                                                                                                                                                                   ; LCCOMB_X20_Y42_N24  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|weA                                                                                                                                                                          ; LCCOMB_X20_Y42_N30  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|weB                                                                                                                                                                          ; LCCOMB_X20_Y42_N28  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|wstate[0]~7                                                                                                                                                                  ; LCCOMB_X20_Y42_N18  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|wstate[0]~8                                                                                                                                                                  ; LCCOMB_X20_Y42_N20  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|Equal0~3                                                                                                                                                                  ; LCCOMB_X19_Y19_N0   ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|cic:cic_inst_I2|out_strobe                                                                                                                                                                ; FF_X19_Y19_N1       ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|Equal0~1                                                                                                                                                               ; LCCOMB_X28_Y25_N18  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|out_strobe                                                                                                                                                             ; FF_X28_Y25_N27      ; 3191    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]~876                                                                                                                                                    ; LCCOMB_X32_Y25_N30  ; 1577    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|integrator_data[2][24]~891                                                                                                                                             ; LCCOMB_X23_Y22_N6   ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|Iacc[15]~0                                                                                                                                                                   ; LCCOMB_X30_Y30_N12  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                      ; LCCOMB_X26_Y29_N28  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Raccum[11]~24                                                                                                                                                      ; LCCOMB_X28_Y29_N28  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Raccum[11]~25                                                                                                                                                      ; LCCOMB_X26_Y29_N0   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|Rmult[33]~0                                                                                                                                                        ; LCCOMB_X27_Y29_N0   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X26_Y29_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Raccum[6]~24                                                                                                                                                       ; LCCOMB_X40_Y30_N26  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Raccum[6]~25                                                                                                                                                       ; LCCOMB_X41_Y26_N24  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|Rmult[16]~0                                                                                                                                                        ; LCCOMB_X41_Y26_N30  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                      ; LCCOMB_X41_Y26_N0   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X42_Y26_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|raddr[6]~0                                                                                                                                                                   ; LCCOMB_X40_Y30_N24  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|weA                                                                                                                                                                          ; LCCOMB_X40_Y30_N16  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|weB                                                                                                                                                                          ; LCCOMB_X40_Y30_N4   ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|wstate[0]~7                                                                                                                                                                  ; LCCOMB_X40_Y30_N18  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|wstate[0]~8                                                                                                                                                                  ; LCCOMB_X40_Y30_N20  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|Equal0~3                                                                                                                                                                  ; LCCOMB_X60_Y16_N0   ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|cic:cic_inst_I2|out_strobe                                                                                                                                                                ; FF_X60_Y17_N7       ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|Equal0~1                                                                                                                                                               ; LCCOMB_X55_Y15_N4   ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|out_strobe                                                                                                                                                             ; FF_X55_Y15_N11      ; 3191    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]~876                                                                                                                                                    ; LCCOMB_X43_Y15_N4   ; 1577    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|integrator_data[8][33]~891                                                                                                                                             ; LCCOMB_X62_Y13_N26  ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|Racc[21]~0                                                                                                                                                                   ; LCCOMB_X48_Y8_N0    ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[15]~24                                                                                                                                                      ; LCCOMB_X47_Y11_N16  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[15]~25                                                                                                                                                      ; LCCOMB_X45_Y9_N28   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                      ; LCCOMB_X42_Y11_N28  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|Rmult[34]~0                                                                                                                                                        ; LCCOMB_X42_Y11_N20  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X42_Y11_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Iaccum[10]~24                                                                                                                                                      ; LCCOMB_X46_Y9_N26   ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Iaccum[10]~25                                                                                                                                                      ; LCCOMB_X43_Y4_N2    ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|Imult[35]~0                                                                                                                                                        ; LCCOMB_X43_Y4_N6    ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                      ; LCCOMB_X43_Y4_N30   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X43_Y4_N4    ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|waddr[2]~9                                                                                                                                                                   ; LCCOMB_X48_Y10_N2   ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|weA                                                                                                                                                                          ; LCCOMB_X48_Y8_N20   ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|weB                                                                                                                                                                          ; LCCOMB_X48_Y8_N2    ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|wstate[0]~7                                                                                                                                                                  ; LCCOMB_X48_Y7_N0    ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|wstate[0]~8                                                                                                                                                                  ; LCCOMB_X48_Y7_N30   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|Equal0~3                                                                                                                                                                  ; LCCOMB_X87_Y31_N24  ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|cic:cic_inst_I2|out_strobe                                                                                                                                                                ; FF_X87_Y31_N9       ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|Equal0~1                                                                                                                                                               ; LCCOMB_X85_Y30_N0   ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|out_strobe                                                                                                                                                             ; FF_X85_Y30_N17      ; 3191    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[3][52]~876                                                                                                                                                   ; LCCOMB_X109_Y27_N4  ; 1577    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|integrator_data[3][0]~891                                                                                                                                              ; LCCOMB_X87_Y29_N0   ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|Racc[14]~0                                                                                                                                                                   ; LCCOMB_X81_Y26_N14  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[15]~24                                                                                                                                                      ; LCCOMB_X81_Y26_N26  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|Iaccum[15]~25                                                                                                                                                      ; LCCOMB_X74_Y29_N30  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                      ; LCCOMB_X75_Y29_N2   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|Rmult[15]~0                                                                                                                                                        ; LCCOMB_X75_Y29_N0   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X74_Y29_N6   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Iaccum[22]~24                                                                                                                                                      ; LCCOMB_X81_Y26_N8   ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Iaccum[22]~25                                                                                                                                                      ; LCCOMB_X81_Y21_N28  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|Rmult[15]~0                                                                                                                                                        ; LCCOMB_X81_Y21_N6   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                      ; LCCOMB_X81_Y21_N8   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X81_Y21_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|waddr[3]~9                                                                                                                                                                   ; LCCOMB_X103_Y20_N24 ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|weA                                                                                                                                                                          ; LCCOMB_X81_Y26_N24  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|weB                                                                                                                                                                          ; LCCOMB_X83_Y24_N22  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|wstate[1]~7                                                                                                                                                                  ; LCCOMB_X103_Y20_N18 ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|wstate[1]~8                                                                                                                                                                  ; LCCOMB_X103_Y20_N20 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|Equal0~3                                                                                                                                                                  ; LCCOMB_X77_Y19_N14  ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|cic:cic_inst_I2|out_strobe                                                                                                                                                                ; FF_X77_Y19_N31      ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|Equal0~1                                                                                                                                                               ; LCCOMB_X83_Y11_N18  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|out_strobe                                                                                                                                                             ; FF_X83_Y11_N25      ; 3190    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[4][70]~876                                                                                                                                                   ; LCCOMB_X100_Y10_N2  ; 1576    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|integrator_data[9][0]~891                                                                                                                                              ; LCCOMB_X74_Y18_N10  ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|Iacc[5]~0                                                                                                                                                                    ; LCCOMB_X85_Y15_N28  ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Imult[35]~0                                                                                                                                                        ; LCCOMB_X69_Y10_N22  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Raccum[2]~24                                                                                                                                                       ; LCCOMB_X85_Y15_N8   ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|Raccum[2]~25                                                                                                                                                       ; LCCOMB_X69_Y10_N28  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                      ; LCCOMB_X69_Y10_N26  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X69_Y10_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Imult[16]~0                                                                                                                                                        ; LCCOMB_X87_Y16_N6   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Raccum[19]~24                                                                                                                                                      ; LCCOMB_X85_Y15_N0   ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|Raccum[19]~25                                                                                                                                                      ; LCCOMB_X88_Y16_N6   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                      ; LCCOMB_X87_Y16_N12  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X88_Y16_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|raddr[2]~0                                                                                                                                                                   ; LCCOMB_X85_Y15_N6   ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|weA                                                                                                                                                                          ; LCCOMB_X85_Y15_N26  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|weB                                                                                                                                                                          ; LCCOMB_X85_Y15_N10  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|wstate[2]~7                                                                                                                                                                  ; LCCOMB_X85_Y15_N30  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|wstate[2]~8                                                                                                                                                                  ; LCCOMB_X85_Y15_N4   ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|Equal0~3                                                                                                                                                                  ; LCCOMB_X12_Y24_N24  ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|cic:cic_inst_I2|out_strobe                                                                                                                                                                ; FF_X12_Y24_N25      ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|Equal0~1                                                                                                                                                               ; LCCOMB_X12_Y16_N18  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[6][51]~791                                                                                                                                                   ; LCCOMB_X6_Y7_N2     ; 1576    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|out_strobe                                                                                                                                                             ; FF_X12_Y16_N1       ; 3190    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|integrator_data[8][48]~891                                                                                                                                             ; LCCOMB_X9_Y28_N24   ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|Racc[18]~0                                                                                                                                                                   ; LCCOMB_X28_Y13_N4   ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|Imult[25]~0                                                                                                                                                        ; LCCOMB_X18_Y6_N2    ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                      ; LCCOMB_X18_Y6_N30   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|Raccum[6]~24                                                                                                                                                       ; LCCOMB_X26_Y9_N4    ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|Raccum[6]~25                                                                                                                                                       ; LCCOMB_X19_Y6_N6    ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X19_Y6_N0    ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                      ; LCCOMB_X26_Y17_N26  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Raccum[7]~24                                                                                                                                                       ; LCCOMB_X26_Y13_N2   ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Raccum[7]~25                                                                                                                                                       ; LCCOMB_X25_Y17_N30  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|Rmult[22]~0                                                                                                                                                        ; LCCOMB_X26_Y17_N30  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                        ; LCCOMB_X25_Y17_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|raddr[5]~0                                                                                                                                                                   ; LCCOMB_X29_Y19_N20  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|weA                                                                                                                                                                          ; LCCOMB_X26_Y13_N6   ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|weB                                                                                                                                                                          ; LCCOMB_X26_Y17_N0   ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|wstate[1]~7                                                                                                                                                                  ; LCCOMB_X30_Y18_N12  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|wstate[1]~8                                                                                                                                                                  ; LCCOMB_X30_Y18_N24  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|cic:cic_inst_I2|Equal0~3                                                                                                                                                                         ; LCCOMB_X72_Y63_N30  ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|cic:cic_inst_I2|out_strobe                                                                                                                                                                       ; FF_X72_Y63_N29      ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|Equal0~1                                                                                                                                                                      ; LCCOMB_X72_Y56_N18  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|integrator_data[1][15]~803                                                                                                                                                    ; LCCOMB_X72_Y58_N10  ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|out_strobe                                                                                                                                                                    ; FF_X72_Y56_N5       ; 3191    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[6][50]~876                                                                                                                                                          ; LCCOMB_X80_Y48_N2   ; 1577    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|Racc[4]~2                                                                                                                                                                           ; LCCOMB_X84_Y44_N0   ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|Iaccum[6]~24                                                                                                                                                              ; LCCOMB_X85_Y44_N26  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|Iaccum[6]~25                                                                                                                                                              ; LCCOMB_X88_Y45_N0   ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                             ; LCCOMB_X87_Y45_N12  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|Rmult[32]~0                                                                                                                                                               ; LCCOMB_X87_Y45_N6   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                               ; LCCOMB_X88_Y45_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|Imult[36]~0                                                                                                                                                               ; LCCOMB_X77_Y44_N14  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                             ; LCCOMB_X77_Y45_N0   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|Iaccum[23]~52                                                                                                                                                             ; LCCOMB_X77_Y44_N10  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|Iaccum[23]~53                                                                                                                                                             ; LCCOMB_X77_Y44_N30  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                               ; LCCOMB_X77_Y44_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|waddr[5]~23                                                                                                                                                                         ; LCCOMB_X79_Y46_N24  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|weA                                                                                                                                                                                 ; LCCOMB_X84_Y44_N6   ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|weB                                                                                                                                                                                 ; LCCOMB_X82_Y44_N12  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|wstate[0]~18                                                                                                                                                                        ; LCCOMB_X84_Y44_N20  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst0|firX2R2:fir3|wstate[0]~9                                                                                                                                                                         ; LCCOMB_X84_Y44_N18  ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|cic:cic_inst_I2|Equal0~3                                                                                                                                                                         ; LCCOMB_X102_Y61_N28 ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|cic:cic_inst_I2|out_strobe                                                                                                                                                                       ; FF_X102_Y61_N29     ; 487     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|Equal0~1                                                                                                                                                                      ; LCCOMB_X105_Y39_N8  ; 6       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[6][61]~791                                                                                                                                                          ; LCCOMB_X101_Y52_N8  ; 1577    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|integrator_data[3][27]~803                                                                                                                                                    ; LCCOMB_X101_Y52_N20 ; 1846    ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|out_strobe                                                                                                                                                                    ; FF_X105_Y39_N15     ; 3191    ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|Iacc[21]~2                                                                                                                                                                          ; LCCOMB_X85_Y36_N6   ; 48      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|counter[7]~24                                                                                                                                                             ; LCCOMB_X95_Y35_N24  ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Imult[18]~0                                                                                                                                                               ; LCCOMB_X91_Y36_N10  ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Raccum[13]~24                                                                                                                                                             ; LCCOMB_X88_Y38_N16  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|Raccum[13]~25                                                                                                                                                             ; LCCOMB_X91_Y36_N30  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|reg_q[47]~0                                                                                                                                                               ; LCCOMB_X95_Y35_N30  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|counter[7]~24                                                                                                                                                             ; LCCOMB_X88_Y41_N4   ; 22      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Raccum[23]~24                                                                                                                                                             ; LCCOMB_X85_Y36_N20  ; 98      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Raccum[23]~25                                                                                                                                                             ; LCCOMB_X87_Y41_N26  ; 96      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|Rmult[32]~0                                                                                                                                                               ; LCCOMB_X88_Y41_N6   ; 100     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|reg_q[47]~0                                                                                                                                                               ; LCCOMB_X87_Y41_N20  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|raddr[0]~9                                                                                                                                                                          ; LCCOMB_X85_Y36_N24  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|weA                                                                                                                                                                                 ; LCCOMB_X85_Y36_N30  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|weB                                                                                                                                                                                 ; LCCOMB_X85_Y36_N26  ; 28      ; Clock enable, Sync. clear, Sync. load, Write enable ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|wstate[1]~18                                                                                                                                                                        ; LCCOMB_X85_Y36_N18  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; receiver2:receiver_inst1|firX2R2:fir3|wstate[1]~9                                                                                                                                                                         ; LCCOMB_X85_Y36_N2   ; 5       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|DISC_state.001                                                                                                                                                                               ; FF_X48_Y34_N23      ; 30      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|EPCS_state.001                                                                                                                                                                               ; FF_X54_Y46_N9       ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|assign_ip[15]~9                                                                                                                                                                              ; LCCOMB_X48_Y47_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|assign_ip[23]~11                                                                                                                                                                             ; LCCOMB_X49_Y47_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|assign_ip[31]~8                                                                                                                                                                              ; LCCOMB_X48_Y47_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|assign_ip[7]~10                                                                                                                                                                              ; LCCOMB_X49_Y47_N18  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|byte_cnt[2]~0                                                                                                                                                                                ; LCCOMB_X52_Y46_N4   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|byte_no[0]~17                                                                                                                                                                                ; LCCOMB_X49_Y46_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|delay1~29                                                                                                                                                                                    ; LCCOMB_X48_Y34_N0   ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|delay~29                                                                                                                                                                                     ; LCCOMB_X54_Y46_N8   ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mac[15]~4                                                                                                                                                                                    ; LCCOMB_X49_Y46_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mac[23]~5                                                                                                                                                                                    ; LCCOMB_X49_Y45_N12  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mac[31]~6                                                                                                                                                                                    ; LCCOMB_X48_Y46_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mac[39]~7                                                                                                                                                                                    ; LCCOMB_X52_Y45_N22  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mac[47]~8                                                                                                                                                                                    ; LCCOMB_X50_Y45_N8   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mac[7]~9                                                                                                                                                                                     ; LCCOMB_X48_Y43_N14  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|mod_reset                                                                                                                                                                                    ; FF_X52_Y47_N13      ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|new_skew_rxtxc[7]~0                                                                                                                                                                          ; LCCOMB_X52_Y45_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|new_skew_rxtxclk[3]~1                                                                                                                                                                        ; LCCOMB_X53_Y46_N10  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|new_skew_rxtxclk[8]~0                                                                                                                                                                        ; LCCOMB_X52_Y45_N10  ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|new_skew_rxtxd[7]~0                                                                                                                                                                          ; LCCOMB_X53_Y47_N0   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|num_blocks[13]~4                                                                                                                                                                             ; LCCOMB_X56_Y43_N28  ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|num_blocks[7]~2                                                                                                                                                                              ; LCCOMB_X56_Y43_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phasecmd[0]~0                                                                                                                                                                                ; LCCOMB_X52_Y45_N30  ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phasecnt[7]~13                                                                                                                                                                               ; LCCOMB_X59_Y41_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phaseset                                                                                                                                                                                     ; FF_X52_Y41_N1       ; 14      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phaseset~0                                                                                                                                                                                   ; LCCOMB_X52_Y41_N20  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phasestep                                                                                                                                                                                    ; FF_X52_Y41_N11      ; 19      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phaseupdown~2                                                                                                                                                                                ; LCCOMB_X52_Y41_N22  ; 1       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|phaseval[6]~13                                                                                                                                                                               ; LCCOMB_X53_Y41_N4   ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|sequence_number[12]~3                                                                                                                                                                        ; LCCOMB_X54_Y44_N4   ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|sequence_number[20]~2                                                                                                                                                                        ; LCCOMB_X54_Y43_N24  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|sequence_number[28]~1                                                                                                                                                                        ; LCCOMB_X55_Y44_N16  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|sequence_number[4]~4                                                                                                                                                                         ; LCCOMB_X54_Y43_N26  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|skew_count[1]~36                                                                                                                                                                             ; LCCOMB_X52_Y47_N4   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|skew_count~33                                                                                                                                                                                ; LCCOMB_X53_Y47_N4   ; 62      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|skew_rxtxd[4]~11                                                                                                                                                                             ; LCCOMB_X52_Y47_N30  ; 27      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|state.ST_IDLE                                                                                                                                                                                ; FF_X49_Y46_N9       ; 13      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|state~48                                                                                                                                                                                     ; LCCOMB_X49_Y46_N4   ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|tmp_phaseval[2]~17                                                                                                                                                                           ; LCCOMB_X52_Y44_N10  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_receive:sdr_receive_inst|tmp_phaseval~15                                                                                                                                                                              ; LCCOMB_X52_Y44_N4   ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|CC_seq_number[28]~58                                                                                                                                                                               ; LCCOMB_X60_Y35_N22  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Equal0~2                                                                                                                                                                                           ; LCCOMB_X56_Y37_N28  ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Equal23~3                                                                                                                                                                                          ; LCCOMB_X57_Y39_N20  ; 39      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Equal25~1                                                                                                                                                                                          ; LCCOMB_X57_Y36_N20  ; 54      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Equal27~1                                                                                                                                                                                          ; LCCOMB_X60_Y35_N28  ; 47      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Equal31~0                                                                                                                                                                                          ; LCCOMB_X60_Y35_N6   ; 48      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[0][28]~8                                                                                                                                                                        ; LCCOMB_X57_Y34_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[1][4]~7                                                                                                                                                                         ; LCCOMB_X58_Y34_N26  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[2][28]~6                                                                                                                                                                        ; LCCOMB_X57_Y34_N12  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[3][28]~9                                                                                                                                                                        ; LCCOMB_X57_Y34_N8   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[4][28]~4                                                                                                                                                                        ; LCCOMB_X58_Y34_N20  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[5][28]~2                                                                                                                                                                        ; LCCOMB_X58_Y34_N12  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[6][28]~3                                                                                                                                                                        ; LCCOMB_X58_Y34_N8   ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|Rx_sequence_number[7][28]~5                                                                                                                                                                        ; LCCOMB_X57_Y34_N30  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|always0~4                                                                                                                                                                                          ; LCCOMB_X53_Y37_N28  ; 149     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|byte_no[15]~23                                                                                                                                                                                     ; LCCOMB_X53_Y37_N14  ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|mic_seq_number[28]~74                                                                                                                                                                              ; LCCOMB_X54_Y36_N14  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|port_index[2]~10                                                                                                                                                                                   ; LCCOMB_X55_Y37_N28  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|response_shift_reg[236]~2                                                                                                                                                                          ; LCCOMB_X56_Y39_N16  ; 145     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|response_tx_bits[236]~1                                                                                                                                                                            ; LCCOMB_X56_Y38_N0   ; 136     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|select[2]~4                                                                                                                                                                                        ; LCCOMB_X55_Y38_N18  ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|spec_seq_number[28]~47                                                                                                                                                                             ; LCCOMB_X56_Y38_N30  ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|tx_data[5]~46                                                                                                                                                                                      ; LCCOMB_X55_Y37_N18  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|udp_tx_length[4]~0                                                                                                                                                                                 ; LCCOMB_X50_Y38_N6   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|wideband_count[0]~13                                                                                                                                                                               ; LCCOMB_X54_Y36_N10  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdr_send:sdr_send_inst|wideband_count[1]~28                                                                                                                                                                               ; LCCOMB_X53_Y39_N8   ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; sec_count[5]~88                                                                                                                                                                                                           ; LCCOMB_X50_Y58_N16  ; 28      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sec_count[5]~89                                                                                                                                                                                                           ; LCCOMB_X50_Y58_N28  ; 28      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; wideband                                                                                                                                                                                                                  ; LCCOMB_X55_Y38_N16  ; 4       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; wideband                                                                                                                                                                                                                  ; LCCOMB_X55_Y38_N16  ; 180     ; Async. clear                                        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                ; PLL_3              ; 1       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; CLK_25MHZ                                                                                                                                ; PIN_AG14           ; 25      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; LTC2208_122MHz                                                                                                                           ; PIN_J27            ; 61130   ; 402                                  ; Global Clock         ; GCLK5            ; --                        ;
; PHY_CLK125                                                                                                                               ; PIN_Y2             ; 9       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; PHY_RX_CLOCK                                                                                                                             ; PIN_AG15           ; 3183    ; 472                                  ; Global Clock         ; GCLK17           ; --                        ;
; PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|wire_pll1_clk[0]                                        ; PLL_4              ; 186     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0]                                                 ; PLL_2              ; 28      ; 22                                   ; Global Clock         ; GCLK8            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1]                                                 ; PLL_2              ; 175     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2]                                                 ; PLL_2              ; 524     ; 31                                   ; Global Clock         ; GCLK7            ; --                        ;
; PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3]                                                 ; PLL_2              ; 185     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; comb~0                                                                                                                                   ; LCCOMB_X59_Y4_N26  ; 319     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; comb~2                                                                                                                                   ; LCCOMB_X55_Y65_N4  ; 141     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; comb~3                                                                                                                                   ; LCCOMB_X55_Y65_N2  ; 141     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; comb~4                                                                                                                                   ; LCCOMB_X55_Y65_N10 ; 141     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; comb~5                                                                                                                                   ; LCCOMB_X55_Y65_N26 ; 141     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 2759    ; 114                                  ; Global Clock         ; GCLK3            ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 295     ; 32                                   ; Global Clock         ; GCLK2            ; --                        ;
; network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[3] ; PLL_1              ; 305     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; wideband                                                                                                                                 ; LCCOMB_X55_Y38_N16 ; 180     ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                         ;
+-------------------------------------------------------------------------------+---------+
; Name                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------+---------+
; cdc_sync:C122_run_sync|sigb[0]                                                ; 19171   ;
; comb~18                                                                       ; 6246    ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_I1|out_strobe                 ; 3191    ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_I1|out_strobe                 ; 3191    ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_I1|out_strobe                 ; 3191    ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|out_strobe                        ; 3191    ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|out_strobe                 ; 3191    ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|out_strobe                        ; 3191    ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|out_strobe                 ; 3190    ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_I1|out_strobe                 ; 3190    ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|integrator_data[9][0]~891  ; 1846    ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|integrator_data[3][0]~891  ; 1846    ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|integrator_data[8][33]~891 ; 1846    ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_Q1|integrator_data[8][48]~891 ; 1846    ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_I1|integrator_data[5][72]~803 ; 1846    ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|integrator_data[3][27]~803        ; 1846    ;
; receiver2:receiver_inst0|cic:varcic_inst_I1|integrator_data[1][15]~803        ; 1846    ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|integrator_data[2][24]~891 ; 1846    ;
; receiver2:MDC[5].receiver_instX|cic:varcic_inst_Q1|comb_data[3][52]~876       ; 1577    ;
; receiver2:MDC[4].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]~876        ; 1577    ;
; receiver2:MDC[2].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]~876        ; 1577    ;
; receiver2:receiver_inst1|cic:varcic_inst_I1|comb_data[6][61]~791              ; 1577    ;
; receiver2:receiver_inst0|cic:varcic_inst_Q1|comb_data[6][50]~876              ; 1577    ;
; receiver2:MDC[3].receiver_instX|cic:varcic_inst_Q1|comb_data[3][0]~876        ; 1577    ;
; receiver2:MDC[6].receiver_instX|cic:varcic_inst_Q1|comb_data[4][70]~876       ; 1576    ;
; receiver2:MDC[7].receiver_instX|cic:varcic_inst_I1|comb_data[6][51]~791       ; 1576    ;
; cdc_sync:reset_C122|sigb[0]                                                   ; 780     ;
; CicInterpM5:in2|Equal0~2                                                      ; 589     ;
+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                        ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|scfifo:scfifo3|scfifo_3em:auto_generated|a_dpfifo_abs:dpfifo|altsyncram_2lm1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 258          ; 8            ; 258          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2064   ; 258                         ; 8                           ; 258                         ; 8                           ; 2064                ; 1    ; None                       ; M9K_X64_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; EPCS_fifo:EPCS_fifo_inst|dcfifo:dcfifo_component|dcfifo_jmo1:auto_generated|altsyncram_av61:fifo_ram|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                       ; M9K_X64_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Mic_fifo:Mic_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hdm1:auto_generated|altsyncram_0l31:fifo_ram|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 1024                        ; 16                          ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X37_Y35_N0, M9K_X37_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_Audio_fifo:Rx_Audio_fifo_inst|dcfifo:dcfifo_component|dcfifo_ptn1:auto_generated|altsyncram_8271:fifo_ram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 16   ; None                       ; M9K_X37_Y66_N0, M9K_X37_Y65_N0, M9K_X51_Y65_N0, M9K_X51_Y62_N0, M9K_X51_Y67_N0, M9K_X37_Y64_N0, M9K_X37_Y67_N0, M9K_X37_Y62_N0, M9K_X51_Y66_N0, M9K_X51_Y68_N0, M9K_X37_Y61_N0, M9K_X51_Y61_N0, M9K_X37_Y68_N0, M9K_X37_Y63_N0, M9K_X37_Y70_N0, M9K_X37_Y69_N0                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:Rx0_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X78_Y36_N0, M9K_X78_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:Rx1_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X78_Y37_N0, M9K_X78_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:p[2].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X51_Y36_N0, M9K_X51_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:p[3].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X51_Y32_N0, M9K_X51_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:p[4].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X51_Y16_N0, M9K_X51_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:p[5].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X104_Y19_N0, M9K_X104_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:p[6].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X78_Y20_N0, M9K_X78_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Rx_fifo:p[7].Rx_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ocp1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                       ; M9K_X51_Y19_N0, M9K_X51_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16384        ; 16           ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 16384                       ; 16                          ; 32768                       ; 8                           ; 262144              ; 32   ; None                       ; M9K_X78_Y53_N0, M9K_X64_Y53_N0, M9K_X64_Y49_N0, M9K_X78_Y51_N0, M9K_X64_Y44_N0, M9K_X51_Y48_N0, M9K_X51_Y44_N0, M9K_X51_Y52_N0, M9K_X64_Y39_N0, M9K_X64_Y40_N0, M9K_X64_Y38_N0, M9K_X64_Y42_N0, M9K_X51_Y53_N0, M9K_X51_Y50_N0, M9K_X51_Y49_N0, M9K_X51_Y51_N0, M9K_X78_Y52_N0, M9K_X64_Y41_N0, M9K_X78_Y41_N0, M9K_X64_Y52_N0, M9K_X51_Y45_N0, M9K_X64_Y47_N0, M9K_X64_Y45_N0, M9K_X51_Y46_N0, M9K_X64_Y46_N0, M9K_X51_Y47_N0, M9K_X64_Y51_N0, M9K_X64_Y48_N0, M9K_X51_Y40_N0, M9K_X51_Y42_N0, M9K_X51_Y41_N0, M9K_X64_Y43_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 48           ; 4096         ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 196608 ; 4096                        ; 48                          ; 4096                        ; 48                          ; 196608              ; 24   ; None                       ; M9K_X64_Y57_N0, M9K_X51_Y59_N0, M9K_X78_Y61_N0, M9K_X78_Y57_N0, M9K_X64_Y58_N0, M9K_X64_Y61_N0, M9K_X64_Y60_N0, M9K_X78_Y60_N0, M9K_X51_Y60_N0, M9K_X64_Y62_N0, M9K_X64_Y65_N0, M9K_X64_Y63_N0, M9K_X64_Y59_N0, M9K_X64_Y55_N0, M9K_X78_Y56_N0, M9K_X78_Y64_N0, M9K_X51_Y57_N0, M9K_X64_Y56_N0, M9K_X78_Y58_N0, M9K_X51_Y58_N0, M9K_X78_Y59_N0, M9K_X78_Y62_N0, M9K_X64_Y64_N0, M9K_X78_Y63_N0                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; network:network_inst|cdc_sync:cdc_sync_inst8|altshift_taps:q1_rtl_0|shift_taps_08m:auto_generated|altsyncram_bo31:altsyncram4|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 128          ; 3            ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 384    ; 3                           ; 128                         ; 3                           ; 128                         ; 384                 ; 4    ; None                       ; M9K_X37_Y43_N0, M9K_X37_Y39_N0, M9K_X51_Y39_N0, M9K_X51_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; network:network_inst|icmp:icmp_inst|icmp_fifo:icmp_fifo_inst|dcfifo:dcfifo_component|dcfifo_eqo1:auto_generated|altsyncram_uj61:fifo_ram|ALTSYNCRAM                                                         ; M9K  ; Simple Dual Port ; Dual Clocks  ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                       ; M9K_X37_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM                                                                                   ; AUTO ; ROM              ; Single Clock ; 240          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3840   ; 240                         ; 16                          ; --                          ; --                          ; 3840                ; 1    ; profile.mif                ; M9K_X51_Y63_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; Single Clock ; 240          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3840   ; 240                         ; 15                          ; --                          ; --                          ; 3600                ; 1    ; profile.mif                ; M9K_X51_Y64_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y44_N0, M9K_X15_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X15_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y45_N0, M9K_X15_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X15_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y46_N0, M9K_X15_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X15_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y48_N0, M9K_X15_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X15_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X37_Y27_N0, M9K_X37_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X15_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X37_Y29_N0, M9K_X37_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X15_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X37_Y28_N0, M9K_X37_Y30_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X51_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X37_Y26_N0, M9K_X37_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X51_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X51_Y13_N0, M9K_X51_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X37_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X51_Y12_N0, M9K_X51_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X37_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X51_Y7_N0, M9K_X51_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X37_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X51_Y8_N0, M9K_X51_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X37_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y27_N0, M9K_X78_Y26_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X64_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y28_N0, M9K_X78_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X64_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y25_N0, M9K_X78_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X78_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y24_N0, M9K_X78_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X78_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y10_N0, M9K_X78_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X64_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y7_N0, M9K_X78_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X64_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y9_N0, M9K_X78_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X104_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y11_N0, M9K_X78_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X104_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y7_N0, M9K_X15_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X15_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y6_N0, M9K_X15_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X15_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y12_N0, M9K_X15_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X15_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X15_Y10_N0, M9K_X15_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                              ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X15_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y43_N0, M9K_X78_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X104_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y46_N0, M9K_X78_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X104_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y44_N0, M9K_X78_Y50_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X78_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X78_Y45_N0, M9K_X78_Y47_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X78_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firram48:rama|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X104_Y36_N0, M9K_X104_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefea.mif ; M9K_X78_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firram48:ramb|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X104_Y33_N0, M9K_X104_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coefeb.mif ; M9K_X78_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firram48:ramc|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X104_Y35_N0, M9K_X104_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffa.mif ; M9K_X78_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firram48:ramd|altsyncram:altsyncram_component|altsyncram_0jn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 48           ; 128          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 6144   ; 128                         ; 48                          ; 128                         ; 48                          ; 6144                ; 2    ; None                       ; M9K_X104_Y37_N0, M9K_X104_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; ROM              ; Single Clock ; 128          ; 18           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2304   ; 128                         ; 18                          ; --                          ; --                          ; 2304                ; 1    ; ./polyphase_fir/coeffb.mif ; M9K_X78_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; ROM              ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096   ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; sine_256.mif               ; M9K_X37_Y60_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|profile:profile_sidetone|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000110) (6) (6) (06)   ;(0000000000001100) (14) (12) (0C)   ;(0000000000011000) (30) (24) (18)   ;(0000000000100110) (46) (38) (26)   ;(0000000000110110) (66) (54) (36)   ;(0000000001001100) (114) (76) (4C)   ;
;8;(0000000001100010) (142) (98) (62)    ;(0000000001111100) (174) (124) (7C)   ;(0000000010011010) (232) (154) (9A)   ;(0000000010111010) (272) (186) (BA)   ;(0000000011011110) (336) (222) (DE)   ;(0000000100000110) (406) (262) (106)   ;(0000000100101110) (456) (302) (12E)   ;(0000000101011100) (534) (348) (15C)   ;
;16;(0000000110001100) (614) (396) (18C)    ;(0000000110111110) (676) (446) (1BE)   ;(0000000111110100) (764) (500) (1F4)   ;(0000001000101110) (1056) (558) (22E)   ;(0000001001101010) (1152) (618) (26A)   ;(0000001010101000) (1250) (680) (2A8)   ;(0000001011101010) (1352) (746) (2EA)   ;(0000001100110000) (1460) (816) (330)   ;
;24;(0000001101111000) (1570) (888) (378)    ;(0000001111000010) (1702) (962) (3C2)   ;(0000010000010000) (2020) (1040) (410)   ;(0000010001100000) (2140) (1120) (460)   ;(0000010010110100) (2264) (1204) (4B4)   ;(0000010100001100) (2414) (1292) (50C)   ;(0000010101100100) (2544) (1380) (564)   ;(0000010111000000) (2700) (1472) (5C0)   ;
;32;(0000011000100000) (3040) (1568) (620)    ;(0000011010000010) (3202) (1666) (682)   ;(0000011011100110) (3346) (1766) (6E6)   ;(0000011101001110) (3516) (1870) (74E)   ;(0000011110111010) (3672) (1978) (7BA)   ;(0000100000100110) (4046) (2086) (826)   ;(0000100010010110) (4226) (2198) (896)   ;(0000100100001000) (4410) (2312) (908)   ;
;40;(0000100101111110) (4576) (2430) (97E)    ;(0000100111110110) (4766) (2550) (9F6)   ;(0000101001110010) (5162) (2674) (A72)   ;(0000101011101110) (5356) (2798) (AEE)   ;(0000101101101110) (5556) (2926) (B6E)   ;(0000101111110010) (5762) (3058) (BF2)   ;(0000110001110110) (6166) (3190) (C76)   ;(0000110011111110) (6376) (3326) (CFE)   ;
;48;(0000110110001000) (6610) (3464) (D88)    ;(0000111000010110) (7026) (3606) (E16)   ;(0000111010100100) (7244) (3748) (EA4)   ;(0000111100110110) (7466) (3894) (F36)   ;(0000111111001010) (7712) (4042) (FCA)   ;(0001000001100010) (10142) (4194) (1062)   ;(0001000011111010) (10372) (4346) (10FA)   ;(0001000110010110) (10626) (4502) (1196)   ;
;56;(0001001000110100) (11064) (4660) (1234)    ;(0001001011010100) (11324) (4820) (12D4)   ;(0001001101110110) (11566) (4982) (1376)   ;(0001010000011010) (12032) (5146) (141A)   ;(0001010011000000) (12300) (5312) (14C0)   ;(0001010101101010) (12552) (5482) (156A)   ;(0001011000010110) (13026) (5654) (1616)   ;(0001011011000010) (13302) (5826) (16C2)   ;
;64;(0001011101110010) (13562) (6002) (1772)    ;(0001100000100100) (14044) (6180) (1824)   ;(0001100011010110) (14326) (6358) (18D6)   ;(0001100110001100) (14614) (6540) (198C)   ;(0001101001000100) (15104) (6724) (1A44)   ;(0001101011111100) (15374) (6908) (1AFC)   ;(0001101110111000) (15670) (7096) (1BB8)   ;(0001110001110110) (16166) (7286) (1C76)   ;
;72;(0001110100110100) (16464) (7476) (1D34)    ;(0001110111110110) (16766) (7670) (1DF6)   ;(0001111010111000) (17270) (7864) (1EB8)   ;(0001111101111100) (17574) (8060) (1F7C)   ;(0010000001000010) (20102) (8258) (2042)   ;(0010000100001010) (20412) (8458) (210A)   ;(0010000111010100) (20724) (8660) (21D4)   ;(0010001010011110) (21236) (8862) (229E)   ;
;80;(0010001101101100) (21554) (9068) (236C)    ;(0010010000111010) (22072) (9274) (243A)   ;(0010010100001010) (22412) (9482) (250A)   ;(0010010111011010) (22732) (9690) (25DA)   ;(0010011010101110) (23256) (9902) (26AE)   ;(0010011110000010) (23602) (10114) (2782)   ;(0010100001010110) (24126) (10326) (2856)   ;(0010100100101110) (24456) (10542) (292E)   ;
;88;(0010101000000110) (25006) (10758) (2A06)    ;(0010101011011110) (25336) (10974) (2ADE)   ;(0010101110111000) (25670) (11192) (2BB8)   ;(0010110010010100) (26224) (11412) (2C94)   ;(0010110101110010) (26562) (11634) (2D72)   ;(0010111001001110) (27116) (11854) (2E4E)   ;(0010111100101110) (27456) (12078) (2F2E)   ;(0011000000001110) (30016) (12302) (300E)   ;
;96;(0011000011101110) (30356) (12526) (30EE)    ;(0011000111010000) (30720) (12752) (31D0)   ;(0011001010110100) (31264) (12980) (32B4)   ;(0011001110011000) (31630) (13208) (3398)   ;(0011010001111100) (32174) (13436) (347C)   ;(0011010101100000) (32540) (13664) (3560)   ;(0011011001000110) (33106) (13894) (3646)   ;(0011011100101110) (33456) (14126) (372E)   ;
;104;(0011100000010100) (34024) (14356) (3814)    ;(0011100011111100) (34374) (14588) (38FC)   ;(0011100111100110) (34746) (14822) (39E6)   ;(0011101011001110) (35316) (15054) (3ACE)   ;(0011101110111000) (35670) (15288) (3BB8)   ;(0011110010100010) (36242) (15522) (3CA2)   ;(0011110110001110) (36616) (15758) (3D8E)   ;(0011111001111000) (37170) (15992) (3E78)   ;
;112;(0011111101100100) (37544) (16228) (3F64)    ;(0100000001001110) (40116) (16462) (404E)   ;(0100000100111010) (40472) (16698) (413A)   ;(0100001000100110) (41046) (16934) (4226)   ;(0100001100010100) (41424) (17172) (4314)   ;(0100010000000000) (42000) (17408) (4400)   ;(0100010011101100) (42354) (17644) (44EC)   ;(0100010111011000) (42730) (17880) (45D8)   ;
;120;(0100011011000110) (43306) (18118) (46C6)    ;(0100011110110010) (43662) (18354) (47B2)   ;(0100100010011110) (44236) (18590) (489E)   ;(0100100110001010) (44612) (18826) (498A)   ;(0100101001111000) (45170) (19064) (4A78)   ;(0100101101100100) (45544) (19300) (4B64)   ;(0100110001010000) (46120) (19536) (4C50)   ;(0100110100111010) (46472) (19770) (4D3A)   ;
;128;(0100111000100110) (47046) (20006) (4E26)    ;(0100111100010000) (47420) (20240) (4F10)   ;(0100111111111100) (47774) (20476) (4FFC)   ;(0101000011100110) (50346) (20710) (50E6)   ;(0101000111010000) (50720) (20944) (51D0)   ;(0101001010111000) (51270) (21176) (52B8)   ;(0101001110100010) (51642) (21410) (53A2)   ;(0101010010001010) (52212) (21642) (548A)   ;
;136;(0101010101110000) (52560) (21872) (5570)    ;(0101011001011000) (53130) (22104) (5658)   ;(0101011100111110) (53476) (22334) (573E)   ;(0101100000100010) (54042) (22562) (5822)   ;(0101100100000110) (54406) (22790) (5906)   ;(0101100111101010) (54752) (23018) (59EA)   ;(0101101011001110) (55316) (23246) (5ACE)   ;(0101101110110000) (55660) (23472) (5BB0)   ;
;144;(0101110010010000) (56220) (23696) (5C90)    ;(0101110101110000) (56560) (23920) (5D70)   ;(0101111001010000) (57120) (24144) (5E50)   ;(0101111100101100) (57454) (24364) (5F2C)   ;(0110000000001010) (60012) (24586) (600A)   ;(0110000011100110) (60346) (24806) (60E6)   ;(0110000111000000) (60700) (25024) (61C0)   ;(0110001010011000) (61230) (25240) (6298)   ;
;152;(0110001101110000) (61560) (25456) (6370)    ;(0110010001001000) (62110) (25672) (6448)   ;(0110010100011100) (62434) (25884) (651C)   ;(0110010111110000) (62760) (26096) (65F0)   ;(0110011011000100) (63304) (26308) (66C4)   ;(0110011110010100) (63624) (26516) (6794)   ;(0110100001100100) (64144) (26724) (6864)   ;(0110100100110010) (64462) (26930) (6932)   ;
;160;(0110101000000000) (65000) (27136) (6A00)    ;(0110101011001010) (65312) (27338) (6ACA)   ;(0110101110010100) (65624) (27540) (6B94)   ;(0110110001011100) (66134) (27740) (6C5C)   ;(0110110100100010) (66442) (27938) (6D22)   ;(0110110111100110) (66746) (28134) (6DE6)   ;(0110111010101000) (67250) (28328) (6EA8)   ;(0110111101101010) (67552) (28522) (6F6A)   ;
;168;(0111000000101000) (70050) (28712) (7028)    ;(0111000011100110) (70346) (28902) (70E6)   ;(0111000110100010) (70642) (29090) (71A2)   ;(0111001001011010) (71132) (29274) (725A)   ;(0111001100010010) (71422) (29458) (7312)   ;(0111001111001000) (71710) (29640) (73C8)   ;(0111010001111010) (72172) (29818) (747A)   ;(0111010100101100) (72454) (29996) (752C)   ;
;176;(0111010111011100) (72734) (30172) (75DC)    ;(0111011010001000) (73210) (30344) (7688)   ;(0111011100110100) (73464) (30516) (7734)   ;(0111011111011110) (73736) (30686) (77DE)   ;(0111100010000100) (74204) (30852) (7884)   ;(0111100100101000) (74450) (31016) (7928)   ;(0111100111001010) (74712) (31178) (79CA)   ;(0111101001101010) (75152) (31338) (7A6A)   ;
;184;(0111101100001000) (75410) (31496) (7B08)    ;(0111101110100100) (75644) (31652) (7BA4)   ;(0111110000111100) (76074) (31804) (7C3C)   ;(0111110011010100) (76324) (31956) (7CD4)   ;(0111110101101000) (76550) (32104) (7D68)   ;(0111110111111010) (76772) (32250) (7DFA)   ;(0111111010001000) (77210) (32392) (7E88)   ;(0111111100010110) (77426) (32534) (7F16)   ;
;192;(0111111110100000) (77640) (32672) (7FA0)    ;(1000000000101000) (100050) (32808) (8028)   ;(1000000010101100) (100254) (32940) (80AC)   ;(1000000100110000) (100460) (33072) (8130)   ;(1000000110110000) (100660) (33200) (81B0)   ;(1000001000101100) (101054) (33324) (822C)   ;(1000001010101000) (101250) (33448) (82A8)   ;(1000001100100000) (101440) (33568) (8320)   ;
;200;(1000001110010110) (101626) (33686) (8396)    ;(1000010000001000) (102010) (33800) (8408)   ;(1000010001111000) (102170) (33912) (8478)   ;(1000010011100100) (102344) (34020) (84E4)   ;(1000010101010000) (102520) (34128) (8550)   ;(1000010110111000) (102670) (34232) (85B8)   ;(1000011000011100) (103034) (34332) (861C)   ;(1000011001111110) (103176) (34430) (867E)   ;
;208;(1000011011011110) (103336) (34526) (86DE)    ;(1000011100111010) (103472) (34618) (873A)   ;(1000011110010010) (103622) (34706) (8792)   ;(1000011111101010) (103752) (34794) (87EA)   ;(1000100000111110) (104076) (34878) (883E)   ;(1000100010001110) (104216) (34958) (888E)   ;(1000100011011100) (104334) (35036) (88DC)   ;(1000100100100110) (104446) (35110) (8926)   ;
;216;(1000100101101110) (104556) (35182) (896E)    ;(1000100110110100) (104664) (35252) (89B4)   ;(1000100111110110) (104766) (35318) (89F6)   ;(1000101000110100) (105064) (35380) (8A34)   ;(1000101001110000) (105160) (35440) (8A70)   ;(1000101010101010) (105252) (35498) (8AAA)   ;(1000101011100000) (105340) (35552) (8AE0)   ;(1000101100010010) (105422) (35602) (8B12)   ;
;224;(1000101101000010) (105502) (35650) (8B42)    ;(1000101101110000) (105560) (35696) (8B70)   ;(1000101110011000) (105630) (35736) (8B98)   ;(1000101111000000) (105700) (35776) (8BC0)   ;(1000101111100100) (105744) (35812) (8BE4)   ;(1000110000000100) (106004) (35844) (8C04)   ;(1000110000100010) (106042) (35874) (8C22)   ;(1000110000111100) (106074) (35900) (8C3C)   ;
;232;(1000110001010010) (106122) (35922) (8C52)    ;(1000110001101000) (106150) (35944) (8C68)   ;(1000110001111000) (106170) (35960) (8C78)   ;(1000110010000110) (106206) (35974) (8C86)   ;(1000110010010010) (106222) (35986) (8C92)   ;(1000110010011000) (106230) (35992) (8C98)   ;(1000110010011110) (106236) (35998) (8C9E)   ;(1000110010100000) (106240) (36000) (8CA0)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|sidetone:sidetone_inst|sine_table_256:sine_table_inst|altsyncram:altsyncram_component|altsyncram_qa91:auto_generated|ALTSYNCRAM                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000001100100100) (1444) (804) (324)   ;(0000011001000111) (3107) (1607) (647)   ;(0000100101101010) (4552) (2410) (96A)   ;(0000110010001011) (6213) (3211) (C8B)   ;(0000111110101011) (7653) (4011) (FAB)   ;(0001001011000111) (11307) (4807) (12C7)   ;(0001010111100001) (12741) (5601) (15E1)   ;
;8;(0001100011111000) (14370) (6392) (18F8)    ;(0001110000001011) (16013) (7179) (1C0B)   ;(0001111100011001) (17431) (7961) (1F19)   ;(0010001000100011) (21043) (8739) (2223)   ;(0010010100100111) (22447) (9511) (2527)   ;(0010100000100110) (24046) (10278) (2826)   ;(0010101100011110) (25436) (11038) (2B1E)   ;(0010111000010000) (27020) (11792) (2E10)   ;
;16;(0011000011111011) (30373) (12539) (30FB)    ;(0011001111011110) (31736) (13278) (33DE)   ;(0011011010111001) (33271) (14009) (36B9)   ;(0011100110001100) (34614) (14732) (398C)   ;(0011110001010110) (36126) (15446) (3C56)   ;(0011111100010110) (37426) (16150) (3F16)   ;(0100000111001101) (40715) (16845) (41CD)   ;(0100010001111010) (42172) (17530) (447A)   ;
;24;(0100011100011100) (43434) (18204) (471C)    ;(0100100110110011) (44663) (18867) (49B3)   ;(0100110000111111) (46077) (19519) (4C3F)   ;(0100111010111111) (47277) (20159) (4EBF)   ;(0101000100110011) (50463) (20787) (5133)   ;(0101001110011010) (51632) (21402) (539A)   ;(0101010111110100) (52764) (22004) (55F4)   ;(0101100001000010) (54102) (22594) (5842)   ;
;32;(0101101010000001) (55201) (23169) (5A81)    ;(0101110010110011) (56263) (23731) (5CB3)   ;(0101111011010110) (57326) (24278) (5ED6)   ;(0110000011101011) (60353) (24811) (60EB)   ;(0110001011110001) (61361) (25329) (62F1)   ;(0110010011100111) (62347) (25831) (64E7)   ;(0110011011001110) (63316) (26318) (66CE)   ;(0110100010100101) (64245) (26789) (68A5)   ;
;40;(0110101001101100) (65154) (27244) (6A6C)    ;(0110110000100011) (66043) (27683) (6C23)   ;(0110110111001001) (66711) (28105) (6DC9)   ;(0110111101011110) (67536) (28510) (6F5E)   ;(0111000011100001) (70341) (28897) (70E1)   ;(0111001001010100) (71124) (29268) (7254)   ;(0111001110110101) (71665) (29621) (73B5)   ;(0111010100000011) (72403) (29955) (7503)   ;
;48;(0111011001000000) (73100) (30272) (7640)    ;(0111011101101011) (73553) (30571) (776B)   ;(0111100010000011) (74203) (30851) (7883)   ;(0111100110001001) (74611) (31113) (7989)   ;(0111101001111100) (75174) (31356) (7A7C)   ;(0111101101011100) (75534) (31580) (7B5C)   ;(0111110000101001) (76051) (31785) (7C29)   ;(0111110011100010) (76342) (31970) (7CE2)   ;
;56;(0111110110001001) (76611) (32137) (7D89)    ;(0111111000011100) (77034) (32284) (7E1C)   ;(0111111010011100) (77234) (32412) (7E9C)   ;(0111111100001000) (77410) (32520) (7F08)   ;(0111111101100001) (77541) (32609) (7F61)   ;(0111111110100110) (77646) (32678) (7FA6)   ;(0111111111010111) (77727) (32727) (7FD7)   ;(0111111111110101) (77765) (32757) (7FF5)   ;
;64;(0111111111111111) (77777) (32767) (7FFF)    ;(0111111111110101) (77765) (32757) (7FF5)   ;(0111111111010111) (77727) (32727) (7FD7)   ;(0111111110100110) (77646) (32678) (7FA6)   ;(0111111101100001) (77541) (32609) (7F61)   ;(0111111100001000) (77410) (32520) (7F08)   ;(0111111010011100) (77234) (32412) (7E9C)   ;(0111111000011100) (77034) (32284) (7E1C)   ;
;72;(0111110110001001) (76611) (32137) (7D89)    ;(0111110011100010) (76342) (31970) (7CE2)   ;(0111110000101001) (76051) (31785) (7C29)   ;(0111101101011100) (75534) (31580) (7B5C)   ;(0111101001111100) (75174) (31356) (7A7C)   ;(0111100110001001) (74611) (31113) (7989)   ;(0111100010000011) (74203) (30851) (7883)   ;(0111011101101011) (73553) (30571) (776B)   ;
;80;(0111011001000000) (73100) (30272) (7640)    ;(0111010100000011) (72403) (29955) (7503)   ;(0111001110110101) (71665) (29621) (73B5)   ;(0111001001010100) (71124) (29268) (7254)   ;(0111000011100001) (70341) (28897) (70E1)   ;(0110111101011110) (67536) (28510) (6F5E)   ;(0110110111001001) (66711) (28105) (6DC9)   ;(0110110000100011) (66043) (27683) (6C23)   ;
;88;(0110101001101100) (65154) (27244) (6A6C)    ;(0110100010100101) (64245) (26789) (68A5)   ;(0110011011001110) (63316) (26318) (66CE)   ;(0110010011100111) (62347) (25831) (64E7)   ;(0110001011110001) (61361) (25329) (62F1)   ;(0110000011101011) (60353) (24811) (60EB)   ;(0101111011010110) (57326) (24278) (5ED6)   ;(0101110010110011) (56263) (23731) (5CB3)   ;
;96;(0101101010000001) (55201) (23169) (5A81)    ;(0101100001000010) (54102) (22594) (5842)   ;(0101010111110100) (52764) (22004) (55F4)   ;(0101001110011010) (51632) (21402) (539A)   ;(0101000100110011) (50463) (20787) (5133)   ;(0100111010111111) (47277) (20159) (4EBF)   ;(0100110000111111) (46077) (19519) (4C3F)   ;(0100100110110011) (44663) (18867) (49B3)   ;
;104;(0100011100011100) (43434) (18204) (471C)    ;(0100010001111010) (42172) (17530) (447A)   ;(0100000111001101) (40715) (16845) (41CD)   ;(0011111100010110) (37426) (16150) (3F16)   ;(0011110001010110) (36126) (15446) (3C56)   ;(0011100110001100) (34614) (14732) (398C)   ;(0011011010111001) (33271) (14009) (36B9)   ;(0011001111011110) (31736) (13278) (33DE)   ;
;112;(0011000011111011) (30373) (12539) (30FB)    ;(0010111000010000) (27020) (11792) (2E10)   ;(0010101100011110) (25436) (11038) (2B1E)   ;(0010100000100110) (24046) (10278) (2826)   ;(0010010100100111) (22447) (9511) (2527)   ;(0010001000100011) (21043) (8739) (2223)   ;(0001111100011001) (17431) (7961) (1F19)   ;(0001110000001011) (16013) (7179) (1C0B)   ;
;120;(0001100011111000) (14370) (6392) (18F8)    ;(0001010111100001) (12741) (5601) (15E1)   ;(0001001011000111) (11307) (4807) (12C7)   ;(0000111110101011) (7653) (4011) (FAB)   ;(0000110010001011) (6213) (3211) (C8B)   ;(0000100101101010) (4552) (2410) (96A)   ;(0000011001000111) (3107) (1607) (647)   ;(0000001100100100) (1444) (804) (324)   ;
;128;(0000000000000000) (0) (0) (00)    ;(1111110011011011) (176333) (64731) (FCDB)   ;(1111100110111000) (174670) (63928) (F9B8)   ;(1111011010010101) (173225) (63125) (F695)   ;(1111001101110100) (171564) (62324) (F374)   ;(1111000001010100) (170124) (61524) (F054)   ;(1110110100111000) (166470) (60728) (ED38)   ;(1110101000011110) (165036) (59934) (EA1E)   ;
;136;(1110011100000111) (163407) (59143) (E707)    ;(1110001111110100) (161764) (58356) (E3F4)   ;(1110000011100110) (160346) (57574) (E0E6)   ;(1101110111011100) (156734) (56796) (DDDC)   ;(1101101011011000) (155330) (56024) (DAD8)   ;(1101011111011001) (153731) (55257) (D7D9)   ;(1101010011100001) (152341) (54497) (D4E1)   ;(1101000111101111) (150757) (53743) (D1EF)   ;
;144;(1100111100000100) (147404) (52996) (CF04)    ;(1100110000100001) (146041) (52257) (CC21)   ;(1100100101000110) (144506) (51526) (C946)   ;(1100011001110011) (143163) (50803) (C673)   ;(1100001110101001) (141651) (50089) (C3A9)   ;(1100000011101001) (140351) (49385) (C0E9)   ;(1011111000110010) (137062) (48690) (BE32)   ;(1011101110000101) (135605) (48005) (BB85)   ;
;152;(1011100011100011) (134343) (47331) (B8E3)    ;(1011011001001100) (133114) (46668) (B64C)   ;(1011001111000000) (131700) (46016) (B3C0)   ;(1011000101000000) (130500) (45376) (B140)   ;(1010111011001100) (127314) (44748) (AECC)   ;(1010110001100101) (126145) (44133) (AC65)   ;(1010101000001011) (125013) (43531) (AA0B)   ;(1010011110111101) (123675) (42941) (A7BD)   ;
;160;(1010010101111110) (122576) (42366) (A57E)    ;(1010001101001100) (121514) (41804) (A34C)   ;(1010000100101001) (120451) (41257) (A129)   ;(1001111100010100) (117424) (40724) (9F14)   ;(1001110100001110) (116416) (40206) (9D0E)   ;(1001101100011000) (115430) (39704) (9B18)   ;(1001100100110001) (114461) (39217) (9931)   ;(1001011101011010) (113532) (38746) (975A)   ;
;168;(1001010110010011) (112623) (38291) (9593)    ;(1001001111011100) (111734) (37852) (93DC)   ;(1001001000110110) (111066) (37430) (9236)   ;(1001000010100001) (110241) (37025) (90A1)   ;(1000111100011110) (107436) (36638) (8F1E)   ;(1000110110101011) (106653) (36267) (8DAB)   ;(1000110001001010) (106112) (35914) (8C4A)   ;(1000101011111100) (105374) (35580) (8AFC)   ;
;176;(1000100110111111) (104677) (35263) (89BF)    ;(1000100010010100) (104224) (34964) (8894)   ;(1000011101111100) (103574) (34684) (877C)   ;(1000011001110110) (103166) (34422) (8676)   ;(1000010110000011) (102603) (34179) (8583)   ;(1000010010100011) (102243) (33955) (84A3)   ;(1000001111010110) (101726) (33750) (83D6)   ;(1000001100011101) (101435) (33565) (831D)   ;
;184;(1000001001110110) (101166) (33398) (8276)    ;(1000000111100011) (100743) (33251) (81E3)   ;(1000000101100011) (100543) (33123) (8163)   ;(1000000011110111) (100367) (33015) (80F7)   ;(1000000010011110) (100236) (32926) (809E)   ;(1000000001011001) (100131) (32857) (8059)   ;(1000000000101000) (100050) (32808) (8028)   ;(1000000000001010) (100012) (32778) (800A)   ;
;192;(1000000000000001) (100001) (32769) (8001)    ;(1000000000001010) (100012) (32778) (800A)   ;(1000000000101000) (100050) (32808) (8028)   ;(1000000001011001) (100131) (32857) (8059)   ;(1000000010011110) (100236) (32926) (809E)   ;(1000000011110111) (100367) (33015) (80F7)   ;(1000000101100011) (100543) (33123) (8163)   ;(1000000111100011) (100743) (33251) (81E3)   ;
;200;(1000001001110110) (101166) (33398) (8276)    ;(1000001100011101) (101435) (33565) (831D)   ;(1000001111010110) (101726) (33750) (83D6)   ;(1000010010100011) (102243) (33955) (84A3)   ;(1000010110000011) (102603) (34179) (8583)   ;(1000011001110110) (103166) (34422) (8676)   ;(1000011101111100) (103574) (34684) (877C)   ;(1000100010010100) (104224) (34964) (8894)   ;
;208;(1000100110111111) (104677) (35263) (89BF)    ;(1000101011111100) (105374) (35580) (8AFC)   ;(1000110001001010) (106112) (35914) (8C4A)   ;(1000110110101011) (106653) (36267) (8DAB)   ;(1000111100011110) (107436) (36638) (8F1E)   ;(1001000010100001) (110241) (37025) (90A1)   ;(1001001000110110) (111066) (37430) (9236)   ;(1001001111011100) (111734) (37852) (93DC)   ;
;216;(1001010110010011) (112623) (38291) (9593)    ;(1001011101011010) (113532) (38746) (975A)   ;(1001100100110001) (114461) (39217) (9931)   ;(1001101100011000) (115430) (39704) (9B18)   ;(1001110100001110) (116416) (40206) (9D0E)   ;(1001111100010100) (117424) (40724) (9F14)   ;(1010000100101001) (120451) (41257) (A129)   ;(1010001101001100) (121514) (41804) (A34C)   ;
;224;(1010010101111110) (122576) (42366) (A57E)    ;(1010011110111101) (123675) (42941) (A7BD)   ;(1010101000001011) (125013) (43531) (AA0B)   ;(1010110001100101) (126145) (44133) (AC65)   ;(1010111011001100) (127314) (44748) (AECC)   ;(1011000101000000) (130500) (45376) (B140)   ;(1011001111000000) (131700) (46016) (B3C0)   ;(1011011001001100) (133114) (46668) (B64C)   ;
;232;(1011100011100011) (134343) (47331) (B8E3)    ;(1011101110000101) (135605) (48005) (BB85)   ;(1011111000110010) (137062) (48690) (BE32)   ;(1100000011101001) (140351) (49385) (C0E9)   ;(1100001110101001) (141651) (50089) (C3A9)   ;(1100011001110011) (143163) (50803) (C673)   ;(1100100101000110) (144506) (51526) (C946)   ;(1100110000100001) (146041) (52257) (CC21)   ;
;240;(1100111100000100) (147404) (52996) (CF04)    ;(1101000111101111) (150757) (53743) (D1EF)   ;(1101010011100001) (152341) (54497) (D4E1)   ;(1101011111011001) (153731) (55257) (D7D9)   ;(1101101011011000) (155330) (56024) (DAD8)   ;(1101110111011100) (156734) (56796) (DDDC)   ;(1110000011100110) (160346) (57574) (E0E6)   ;(1110001111110100) (161764) (58356) (E3F4)   ;
;248;(1110011100000111) (163407) (59143) (E707)    ;(1110101000011110) (165036) (59934) (EA1E)   ;(1110110100111000) (166470) (60728) (ED38)   ;(1111000001010100) (170124) (61524) (F054)   ;(1111001101110100) (171564) (62324) (F374)   ;(1111011010010101) (173225) (63125) (F695)   ;(1111100110111000) (174670) (63928) (F9B8)   ;(1111110011011011) (176333) (64731) (FCDB)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|ALTSYNCRAM                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000) (0) (0) (00)    ;(0000000000000001) (1) (1) (01)   ;(0000000000000110) (6) (6) (06)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000011000) (30) (24) (18)   ;(0000000000100110) (46) (38) (26)   ;(0000000000110111) (67) (55) (37)   ;(0000000001001100) (114) (76) (4C)   ;
;8;(0000000001100011) (143) (99) (63)    ;(0000000001111101) (175) (125) (7D)   ;(0000000010011011) (233) (155) (9B)   ;(0000000010111011) (273) (187) (BB)   ;(0000000011011111) (337) (223) (DF)   ;(0000000100000110) (406) (262) (106)   ;(0000000100101111) (457) (303) (12F)   ;(0000000101011100) (534) (348) (15C)   ;
;16;(0000000110001100) (614) (396) (18C)    ;(0000000110111111) (677) (447) (1BF)   ;(0000000111110101) (765) (501) (1F5)   ;(0000001000101110) (1056) (558) (22E)   ;(0000001001101010) (1152) (618) (26A)   ;(0000001010101001) (1251) (681) (2A9)   ;(0000001011101011) (1353) (747) (2EB)   ;(0000001100110000) (1460) (816) (330)   ;
;24;(0000001101111000) (1570) (888) (378)    ;(0000001111000011) (1703) (963) (3C3)   ;(0000010000010001) (2021) (1041) (411)   ;(0000010001100001) (2141) (1121) (461)   ;(0000010010110101) (2265) (1205) (4B5)   ;(0000010100001100) (2414) (1292) (50C)   ;(0000010101100101) (2545) (1381) (565)   ;(0000010111000001) (2701) (1473) (5C1)   ;
;32;(0000011000100001) (3041) (1569) (621)    ;(0000011010000011) (3203) (1667) (683)   ;(0000011011100111) (3347) (1767) (6E7)   ;(0000011101001111) (3517) (1871) (74F)   ;(0000011110111010) (3672) (1978) (7BA)   ;(0000100000100111) (4047) (2087) (827)   ;(0000100010010111) (4227) (2199) (897)   ;(0000100100001001) (4411) (2313) (909)   ;
;40;(0000100101111111) (4577) (2431) (97F)    ;(0000100111110111) (4767) (2551) (9F7)   ;(0000101001110010) (5162) (2674) (A72)   ;(0000101011101111) (5357) (2799) (AEF)   ;(0000101101101111) (5557) (2927) (B6F)   ;(0000101111110010) (5762) (3058) (BF2)   ;(0000110001110111) (6167) (3191) (C77)   ;(0000110011111111) (6377) (3327) (CFF)   ;
;48;(0000110110001001) (6611) (3465) (D89)    ;(0000111000010110) (7026) (3606) (E16)   ;(0000111010100101) (7245) (3749) (EA5)   ;(0000111100110111) (7467) (3895) (F37)   ;(0000111111001011) (7713) (4043) (FCB)   ;(0001000001100010) (10142) (4194) (1062)   ;(0001000011111011) (10373) (4347) (10FB)   ;(0001000110010110) (10626) (4502) (1196)   ;
;56;(0001001000110100) (11064) (4660) (1234)    ;(0001001011010100) (11324) (4820) (12D4)   ;(0001001101110110) (11566) (4982) (1376)   ;(0001010000011011) (12033) (5147) (141B)   ;(0001010011000001) (12301) (5313) (14C1)   ;(0001010101101010) (12552) (5482) (156A)   ;(0001011000010110) (13026) (5654) (1616)   ;(0001011011000011) (13303) (5827) (16C3)   ;
;64;(0001011101110010) (13562) (6002) (1772)    ;(0001100000100100) (14044) (6180) (1824)   ;(0001100011010111) (14327) (6359) (18D7)   ;(0001100110001100) (14614) (6540) (198C)   ;(0001101001000100) (15104) (6724) (1A44)   ;(0001101011111101) (15375) (6909) (1AFD)   ;(0001101110111001) (15671) (7097) (1BB9)   ;(0001110001110110) (16166) (7286) (1C76)   ;
;72;(0001110100110101) (16465) (7477) (1D35)    ;(0001110111110110) (16766) (7670) (1DF6)   ;(0001111010111000) (17270) (7864) (1EB8)   ;(0001111101111101) (17575) (8061) (1F7D)   ;(0010000001000011) (20103) (8259) (2043)   ;(0010000100001011) (20413) (8459) (210B)   ;(0010000111010100) (20724) (8660) (21D4)   ;(0010001010011111) (21237) (8863) (229F)   ;
;80;(0010001101101100) (21554) (9068) (236C)    ;(0010010000111010) (22072) (9274) (243A)   ;(0010010100001010) (22412) (9482) (250A)   ;(0010010111011011) (22733) (9691) (25DB)   ;(0010011010101110) (23256) (9902) (26AE)   ;(0010011110000010) (23602) (10114) (2782)   ;(0010100001010111) (24127) (10327) (2857)   ;(0010100100101110) (24456) (10542) (292E)   ;
;88;(0010101000000110) (25006) (10758) (2A06)    ;(0010101011011111) (25337) (10975) (2ADF)   ;(0010101110111001) (25671) (11193) (2BB9)   ;(0010110010010101) (26225) (11413) (2C95)   ;(0010110101110010) (26562) (11634) (2D72)   ;(0010111001001111) (27117) (11855) (2E4F)   ;(0010111100101110) (27456) (12078) (2F2E)   ;(0011000000001110) (30016) (12302) (300E)   ;
;96;(0011000011101111) (30357) (12527) (30EF)    ;(0011000111010001) (30721) (12753) (31D1)   ;(0011001010110100) (31264) (12980) (32B4)   ;(0011001110011000) (31630) (13208) (3398)   ;(0011010001111100) (32174) (13436) (347C)   ;(0011010101100001) (32541) (13665) (3561)   ;(0011011001000111) (33107) (13895) (3647)   ;(0011011100101110) (33456) (14126) (372E)   ;
;104;(0011100000010101) (34025) (14357) (3815)    ;(0011100011111101) (34375) (14589) (38FD)   ;(0011100111100110) (34746) (14822) (39E6)   ;(0011101011001111) (35317) (15055) (3ACF)   ;(0011101110111001) (35671) (15289) (3BB9)   ;(0011110010100011) (36243) (15523) (3CA3)   ;(0011110110001110) (36616) (15758) (3D8E)   ;(0011111001111001) (37171) (15993) (3E79)   ;
;112;(0011111101100100) (37544) (16228) (3F64)    ;(0100000001001111) (40117) (16463) (404F)   ;(0100000100111011) (40473) (16699) (413B)   ;(0100001000100111) (41047) (16935) (4227)   ;(0100001100010100) (41424) (17172) (4314)   ;(0100010000000000) (42000) (17408) (4400)   ;(0100010011101101) (42355) (17645) (44ED)   ;(0100010111011001) (42731) (17881) (45D9)   ;
;120;(0100011011000110) (43306) (18118) (46C6)    ;(0100011110110010) (43662) (18354) (47B2)   ;(0100100010011111) (44237) (18591) (489F)   ;(0100100110001011) (44613) (18827) (498B)   ;(0100101001111000) (45170) (19064) (4A78)   ;(0100101101100100) (45544) (19300) (4B64)   ;(0100110001010000) (46120) (19536) (4C50)   ;(0100110100111011) (46473) (19771) (4D3B)   ;
;128;(0100111000100110) (47046) (20006) (4E26)    ;(0100111100010001) (47421) (20241) (4F11)   ;(0100111111111100) (47774) (20476) (4FFC)   ;(0101000011100110) (50346) (20710) (50E6)   ;(0101000111010000) (50720) (20944) (51D0)   ;(0101001010111001) (51271) (21177) (52B9)   ;(0101001110100010) (51642) (21410) (53A2)   ;(0101010010001010) (52212) (21642) (548A)   ;
;136;(0101010101110001) (52561) (21873) (5571)    ;(0101011001011000) (53130) (22104) (5658)   ;(0101011100111110) (53476) (22334) (573E)   ;(0101100000100011) (54043) (22563) (5823)   ;(0101100100000111) (54407) (22791) (5907)   ;(0101100111101011) (54753) (23019) (59EB)   ;(0101101011001110) (55316) (23246) (5ACE)   ;(0101101110110000) (55660) (23472) (5BB0)   ;
;144;(0101110010010001) (56221) (23697) (5C91)    ;(0101110101110001) (56561) (23921) (5D71)   ;(0101111001010000) (57120) (24144) (5E50)   ;(0101111100101101) (57455) (24365) (5F2D)   ;(0110000000001010) (60012) (24586) (600A)   ;(0110000011100110) (60346) (24806) (60E6)   ;(0110000111000000) (60700) (25024) (61C0)   ;(0110001010011001) (61231) (25241) (6299)   ;
;152;(0110001101110001) (61561) (25457) (6371)    ;(0110010001001000) (62110) (25672) (6448)   ;(0110010100011101) (62435) (25885) (651D)   ;(0110010111110001) (62761) (26097) (65F1)   ;(0110011011000100) (63304) (26308) (66C4)   ;(0110011110010101) (63625) (26517) (6795)   ;(0110100001100101) (64145) (26725) (6865)   ;(0110100100110011) (64463) (26931) (6933)   ;
;160;(0110101000000000) (65000) (27136) (6A00)    ;(0110101011001011) (65313) (27339) (6ACB)   ;(0110101110010100) (65624) (27540) (6B94)   ;(0110110001011100) (66134) (27740) (6C5C)   ;(0110110100100010) (66442) (27938) (6D22)   ;(0110110111100111) (66747) (28135) (6DE7)   ;(0110111010101001) (67251) (28329) (6EA9)   ;(0110111101101010) (67552) (28522) (6F6A)   ;
;168;(0111000000101001) (70051) (28713) (7029)    ;(0111000011100110) (70346) (28902) (70E6)   ;(0111000110100010) (70642) (29090) (71A2)   ;(0111001001011011) (71133) (29275) (725B)   ;(0111001100010011) (71423) (29459) (7313)   ;(0111001111001000) (71710) (29640) (73C8)   ;(0111010001111011) (72173) (29819) (747B)   ;(0111010100101101) (72455) (29997) (752D)   ;
;176;(0111010111011100) (72734) (30172) (75DC)    ;(0111011010001001) (73211) (30345) (7689)   ;(0111011100110101) (73465) (30517) (7735)   ;(0111011111011110) (73736) (30686) (77DE)   ;(0111100010000100) (74204) (30852) (7884)   ;(0111100100101001) (74451) (31017) (7929)   ;(0111100111001011) (74713) (31179) (79CB)   ;(0111101001101011) (75153) (31339) (7A6B)   ;
;184;(0111101100001001) (75411) (31497) (7B09)    ;(0111101110100100) (75644) (31652) (7BA4)   ;(0111110000111101) (76075) (31805) (7C3D)   ;(0111110011010100) (76324) (31956) (7CD4)   ;(0111110101101000) (76550) (32104) (7D68)   ;(0111110111111010) (76772) (32250) (7DFA)   ;(0111111010001001) (77211) (32393) (7E89)   ;(0111111100010110) (77426) (32534) (7F16)   ;
;192;(0111111110100000) (77640) (32672) (7FA0)    ;(1000000000101000) (100050) (32808) (8028)   ;(1000000010101101) (100255) (32941) (80AD)   ;(1000000100110000) (100460) (33072) (8130)   ;(1000000110110000) (100660) (33200) (81B0)   ;(1000001000101101) (101055) (33325) (822D)   ;(1000001010101000) (101250) (33448) (82A8)   ;(1000001100100000) (101440) (33568) (8320)   ;
;200;(1000001110010110) (101626) (33686) (8396)    ;(1000010000001000) (102010) (33800) (8408)   ;(1000010001111000) (102170) (33912) (8478)   ;(1000010011100101) (102345) (34021) (84E5)   ;(1000010101010000) (102520) (34128) (8550)   ;(1000010110111000) (102670) (34232) (85B8)   ;(1000011000011100) (103034) (34332) (861C)   ;(1000011001111110) (103176) (34430) (867E)   ;
;208;(1000011011011110) (103336) (34526) (86DE)    ;(1000011100111010) (103472) (34618) (873A)   ;(1000011110010011) (103623) (34707) (8793)   ;(1000011111101010) (103752) (34794) (87EA)   ;(1000100000111110) (104076) (34878) (883E)   ;(1000100010001110) (104216) (34958) (888E)   ;(1000100011011100) (104334) (35036) (88DC)   ;(1000100100100111) (104447) (35111) (8927)   ;
;216;(1000100101101111) (104557) (35183) (896F)    ;(1000100110110100) (104664) (35252) (89B4)   ;(1000100111110110) (104766) (35318) (89F6)   ;(1000101000110101) (105065) (35381) (8A35)   ;(1000101001110001) (105161) (35441) (8A71)   ;(1000101010101010) (105252) (35498) (8AAA)   ;(1000101011100000) (105340) (35552) (8AE0)   ;(1000101100010011) (105423) (35603) (8B13)   ;
;224;(1000101101000011) (105503) (35651) (8B43)    ;(1000101101110000) (105560) (35696) (8B70)   ;(1000101110011001) (105631) (35737) (8B99)   ;(1000101111000000) (105700) (35776) (8BC0)   ;(1000101111100100) (105744) (35812) (8BE4)   ;(1000110000000100) (106004) (35844) (8C04)   ;(1000110000100010) (106042) (35874) (8C22)   ;(1000110000111100) (106074) (35900) (8C3C)   ;
;232;(1000110001010011) (106123) (35923) (8C53)    ;(1000110001101000) (106150) (35944) (8C68)   ;(1000110001111001) (106171) (35961) (8C79)   ;(1000110010000111) (106207) (35975) (8C87)   ;(1000110010010010) (106222) (35986) (8C92)   ;(1000110010011001) (106231) (35993) (8C99)   ;(1000110010011110) (106236) (35998) (8C9E)   ;(1000110010100000) (106240) (36000) (8CA0)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|firromHc:romc|altsyncram:altsyncram_component|altsyncram_koa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111111000) (777770) (262136) (3FFF8)    ;(111111111111110100) (777764) (262132) (3FFF4)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000010101) (25) (21) (15)   ;(111111111111110010) (777762) (262130) (3FFF2)   ;
;8;(000000000000001010) (12) (10) (0A)    ;(000000000000000001) (1) (1) (01)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000001001110) (116) (78) (4E)   ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000010001011) (213) (139) (8B)   ;
;16;(111111111101010100) (777524) (261972) (3FF54)    ;(000000000011001110) (316) (206) (CE)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000100001010) (412) (266) (10A)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100100110) (446) (294) (126)   ;
;24;(111111111011110101) (777365) (261877) (3FEF5)    ;(000000000011011100) (334) (220) (DC)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000000111110) (76) (62) (3E)   ;(000000000000110011) (63) (51) (33)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000101011100) (534) (348) (15C)   ;(111111110111101111) (776757) (261615) (3FDEF)   ;
;32;(000000001011010111) (1327) (727) (2D7)    ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000010010000111) (2207) (1159) (487)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011110110000) (3660) (1968) (7B0)   ;(111111011111000110) (773706) (260038) (3F7C6)   ;
;40;(000000100010010101) (4225) (2197) (895)    ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000010001001110) (2116) (1102) (44E)   ;(111111110111011100) (776734) (261596) (3FDDC)   ;
;48;(111111111101111000) (777570) (262008) (3FF78)    ;(000000001110111011) (1673) (955) (3BB)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110001110001101) (761615) (254861) (3E38D)   ;(000010001101011001) (21531) (9049) (2359)   ;
;56;(111101010011110011) (752363) (251123) (3D4F3)    ;(000011001110110111) (31667) (13239) (33B7)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000100100100011010) (44432) (18714) (491A)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000110011101101111) (63557) (26479) (676F)   ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101100101) (63545) (26469) (6765)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|firromHd:romd|altsyncram:altsyncram_component|altsyncram_loa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(011111111111111111) (377777) (131071) (1FFFF)    ;(110011000010100110) (630246) (209062) (330A6)   ;(000110010011000111) (62307) (25799) (64C7)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000001100101011000) (14530) (6488) (1958)   ;(111111011101010101) (773525) (259925) (3F755)   ;(111111110110011010) (776632) (261530) (3FD9A)   ;(000000100111111000) (4770) (2552) (9F8)   ;
;8;(111111000011010111) (770327) (258263) (3F0D7)    ;(000001001010011111) (11237) (4767) (129F)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001001101111010) (11572) (4986) (137A)   ;
;16;(111110111000101011) (767053) (257579) (3EE2B)    ;(000000111111110111) (7767) (4087) (FF7)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000010000100001) (2041) (1057) (421)   ;
;24;(111111110101111100) (776574) (261500) (3FD7C)    ;(000000000100010111) (427) (279) (117)   ;(000000000000100100) (44) (36) (24)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000111111100) (774) (508) (1FC)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000001100001101) (1415) (781) (30D)   ;(111111110010101110) (776256) (261294) (3FCAE)   ;
;32;(000000001101110000) (1560) (880) (370)    ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001000101000) (1050) (552) (228)   ;(111111111000110011) (777063) (261683) (3FE33)   ;
;40;(000000000101110011) (563) (371) (173)    ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000011001111) (317) (207) (CF)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000001001100) (114) (76) (4C)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(111111111111110001) (777761) (262129) (3FFF1)   ;(000000000000101101) (55) (45) (2D)   ;
;48;(111111111110111101) (777675) (262077) (3FFBD)    ;(000000000001010000) (120) (80) (50)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000000111000) (70) (56) (38)   ;
;56;(111111111111010101) (777725) (262101) (3FFD5)    ;(000000000000100100) (44) (36) (24)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000010101) (25) (21) (15)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010001) (21) (17) (11)   ;(000000000000010000) (20) (16) (10)   ;(111111111111101110) (777756) (262126) (3FFEE)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|firromHa:roma|altsyncram:altsyncram_component|altsyncram_ioa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(111111111111101110) (777756) (262126) (3FFEE)    ;(000000000000010000) (20) (16) (10)   ;(000000000000010001) (21) (17) (11)   ;(111111111111111101) (777775) (262141) (3FFFD)   ;(000000000000010101) (25) (21) (15)   ;(111111111111101010) (777752) (262122) (3FFEA)   ;(000000000000100100) (44) (36) (24)   ;(111111111111010101) (777725) (262101) (3FFD5)   ;
;8;(000000000000111000) (70) (56) (38)    ;(111111111110111111) (777677) (262079) (3FFBF)   ;(000000000001001100) (114) (76) (4C)   ;(111111111110101101) (777655) (262061) (3FFAD)   ;(000000000001010111) (127) (87) (57)   ;(111111111110101010) (777652) (262058) (3FFAA)   ;(000000000001010000) (120) (80) (50)   ;(111111111110111101) (777675) (262077) (3FFBD)   ;
;16;(000000000000101101) (55) (45) (2D)    ;(111111111111110001) (777761) (262129) (3FFF1)   ;(111111111111100110) (777746) (262118) (3FFE6)   ;(000000000001001100) (114) (76) (4C)   ;(111111111101110111) (777567) (262007) (3FF77)   ;(000000000011001111) (317) (207) (CF)   ;(111111111011100010) (777342) (261858) (3FEE2)   ;(000000000101110011) (563) (371) (173)   ;
;24;(111111111000110011) (777063) (261683) (3FE33)    ;(000000001000101000) (1050) (552) (228)   ;(111111110110000000) (776600) (261504) (3FD80)   ;(000000001011010010) (1322) (722) (2D2)   ;(111111110011101000) (776350) (261352) (3FCE8)   ;(000000001101001110) (1516) (846) (34E)   ;(111111110010010011) (776223) (261267) (3FC93)   ;(000000001101110000) (1560) (880) (370)   ;
;32;(111111110010101110) (776256) (261294) (3FCAE)    ;(000000001100001101) (1415) (781) (30D)   ;(111111110101100100) (776544) (261476) (3FD64)   ;(000000000111111100) (774) (508) (1FC)   ;(111111111011010110) (777326) (261846) (3FED6)   ;(000000000000100100) (44) (36) (24)   ;(000000000100010111) (427) (279) (117)   ;(111111110101111100) (776574) (261500) (3FD7C)   ;
;40;(000000010000100001) (2041) (1057) (421)    ;(111111101000011000) (775030) (260632) (3FA18)   ;(000000011111010010) (3722) (2002) (7D2)   ;(111111011000101011) (773053) (259627) (3F62B)   ;(000000101111100110) (5746) (3046) (BE6)   ;(111111001000001001) (771011) (258569) (3F209)   ;(000000111111110111) (7767) (4087) (FF7)   ;(111110111000101011) (767053) (257579) (3EE2B)   ;
;48;(000001001101111010) (11572) (4986) (137A)    ;(111110101100110000) (765460) (256816) (3EB30)   ;(000001010110111100) (12674) (5564) (15BC)   ;(111110100111011110) (764736) (256478) (3E9DE)   ;(000001010111011100) (12734) (5596) (15DC)   ;(111110101100111101) (765475) (256829) (3EB3D)   ;(000001001010011111) (11237) (4767) (129F)   ;(111111000011010111) (770327) (258263) (3F0D7)   ;
;56;(000000100111111000) (4770) (2552) (9F8)    ;(111111110110011010) (776632) (261530) (3FD9A)   ;(111111011101010101) (773525) (259925) (3F755)   ;(000001100101011000) (14530) (6488) (1958)   ;(111100101111001110) (745716) (248782) (3CBCE)   ;(000110010011000111) (62307) (25799) (64C7)   ;(110011000010100110) (630246) (209062) (330A6)   ;(011111111111111111) (377777) (131071) (1FFFF)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Orion|receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|firromHb:romb|altsyncram:altsyncram_component|altsyncram_joa1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(000110011101100101) (63545) (26469) (6765)    ;(111000011101011110) (703536) (231262) (3875E)   ;(000110011101101111) (63557) (26479) (676F)   ;(111010100100100110) (724446) (239910) (3A926)   ;(000100100100011010) (44432) (18714) (491A)   ;(111100001001100111) (741147) (246375) (3C267)   ;(000011001110110111) (31667) (13239) (33B7)   ;(111101010011110011) (752363) (251123) (3D4F3)   ;
;8;(000010001101011001) (21531) (9049) (2359)    ;(111110001110001101) (761615) (254861) (3E38D)   ;(000001011001000010) (13102) (5698) (1642)   ;(111110111101000110) (767506) (257862) (3EF46)   ;(000000101111001111) (5717) (3023) (BCF)   ;(111111100010000100) (774204) (260228) (3F884)   ;(000000001110111011) (1673) (955) (3BB)   ;(111111111101111000) (777570) (262008) (3FF78)   ;
;16;(111111110111011100) (776734) (261596) (3FDDC)    ;(000000010001001110) (2116) (1102) (44E)   ;(111111101000000010) (775002) (260610) (3FA02)   ;(000000011100111101) (3475) (1853) (73D)   ;(111111011111101101) (773755) (260077) (3F7ED)   ;(000000100010001101) (4215) (2189) (88D)   ;(111111011101001100) (773514) (259916) (3F74C)   ;(000000100010010101) (4225) (2197) (895)   ;
;24;(111111011111000110) (773706) (260038) (3F7C6)    ;(000000011110110000) (3660) (1968) (7B0)   ;(111111100011111110) (774376) (260350) (3F8FE)   ;(000000011000111011) (3073) (1595) (63B)   ;(111111101010011100) (775234) (260764) (3FA9C)   ;(000000010010000111) (2207) (1159) (487)   ;(111111110001010101) (776125) (261205) (3FC55)   ;(000000001011010111) (1327) (727) (2D7)   ;
;32;(111111110111101111) (776757) (261615) (3FDEF)    ;(000000000101011100) (534) (348) (15C)   ;(111111111101000100) (777504) (261956) (3FF44)   ;(000000000000110011) (63) (51) (33)   ;(000000000000111110) (76) (62) (3E)   ;(111111111101100111) (777547) (261991) (3FF67)   ;(000000000011011100) (334) (220) (DC)   ;(111111111011110101) (777365) (261877) (3FEF5)   ;
;40;(000000000100100110) (446) (294) (126)    ;(111111111011001110) (777316) (261838) (3FECE)   ;(000000000100101111) (457) (303) (12F)   ;(111111111011011111) (777337) (261855) (3FEDF)   ;(000000000100001010) (412) (266) (10A)   ;(111111111100010010) (777422) (261906) (3FF12)   ;(000000000011001110) (316) (206) (CE)   ;(111111111101010100) (777524) (261972) (3FF54)   ;
;48;(000000000010001011) (213) (139) (8B)    ;(111111111110010101) (777625) (262037) (3FF95)   ;(000000000001001110) (116) (78) (4E)   ;(111111111111001011) (777713) (262091) (3FFCB)   ;(000000000000011111) (37) (31) (1F)   ;(111111111111110011) (777763) (262131) (3FFF3)   ;(000000000000000001) (1) (1) (01)   ;(000000000000001010) (12) (10) (0A)   ;
;56;(111111111111110010) (777762) (262130) (3FFF2)    ;(000000000000010101) (25) (21) (15)   ;(111111111111110000) (777760) (262128) (3FFF0)   ;(000000000000011001) (31) (25) (19)   ;(111111111111110110) (777766) (262134) (3FFF6)   ;(000000000000100010) (42) (34) (22)   ;(111111111111110100) (777764) (262132) (3FFF4)   ;(111111111111111000) (777770) (262136) (3FFF8)   ;
;64;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;72;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;80;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;88;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;96;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;104;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;112;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;
;120;(000000000000000000) (0) (0) (00)    ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;(000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 133         ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 133         ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 266         ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 66          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 64          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                            ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_out2                                              ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y67_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    iambic:iambic_inst|lpm_mult:Mult0|mult_sbt:auto_generated|mac_mult1                                          ;                            ; DSPMULT_X22_Y67_N0 ; Unsigned            ;                                ; no                    ; yes                   ; no                ;                 ;
; sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y64_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sidetone:sidetone_inst|Multiply2:Multiply16x16|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y64_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; lpm_mult:Mult1|mult_2dt:auto_generated|mac_out2                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y67_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_2dt:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X44_Y67_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult2|mult_2dt:auto_generated|mac_out2                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y66_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult2|mult_2dt:auto_generated|mac_mult1                                                             ;                            ; DSPMULT_X44_Y66_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y60_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    sidetone:sidetone_inst|Multiply2:Multiply16x8|lpm_mult:lpm_mult_component|mult_n8n:auto_generated|mac_mult1  ;                            ; DSPMULT_X44_Y60_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y20_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y25_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y28_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y27_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y22_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X93_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X93_Y23_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y31_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[5].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y26_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X93_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X93_Y15_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X93_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X93_Y12_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y7_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y10_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X93_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X93_Y17_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X93_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X93_Y13_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y8_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X71_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[6].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X71_Y12_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y8_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y4_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y12_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y13_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y6_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y1_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y2_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y9_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[4].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y14_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y10_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y16_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y2_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y5_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y7_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y13_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y15_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y4_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[7].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y9_N0  ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y47_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y48_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y45_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y46_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y42_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y39_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y40_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y52_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y52_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y51_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y51_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y50_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y50_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y49_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y49_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y44_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y43_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y37_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[2].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y38_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y39_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y40_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X71_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X71_Y35_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y33_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y36_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y38_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X71_Y37_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X71_Y38_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y31_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y37_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst1|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y34_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X71_Y46_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X71_Y45_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X71_Y41_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X71_Y40_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y47_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y46_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y43_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X71_Y44_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X71_Y47_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X71_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X71_Y43_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y48_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y49_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y49_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3             ;                            ; DSPMULT_X93_Y44_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]                 ; Simple Multiplier (18-bit) ; DSPOUT_X93_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:receiver_inst0|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1             ;                            ; DSPMULT_X93_Y45_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y26_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y28_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y29_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult1|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y27_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256d:D|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y24_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X44_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256c:C|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X44_Y30_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256b:B|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y31_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_out4          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult3      ;                            ; DSPMULT_X22_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|w242w[0]          ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    receiver2:MDC[3].receiver_instX|firX2R2:fir3|fir256a:A|lpm_mult:Mult0|mult_56t:auto_generated|mac_mult1      ;                            ; DSPMULT_X22_Y25_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+----------------------------------------------------+
; Routing Usage Summary                              ;
+-----------------------+----------------------------+
; Routing Resource Type ; Usage                      ;
+-----------------------+----------------------------+
; Block interconnects   ; 129,308 / 342,891 ( 38 % ) ;
; C16 interconnects     ; 779 / 10,120 ( 8 % )       ;
; C4 interconnects      ; 47,466 / 209,544 ( 23 % )  ;
; Direct links          ; 33,674 / 342,891 ( 10 % )  ;
; Global clocks         ; 20 / 20 ( 100 % )          ;
; Local interconnects   ; 27,997 / 119,088 ( 24 % )  ;
; R24 interconnects     ; 1,326 / 9,963 ( 13 % )     ;
; R4 interconnects      ; 66,871 / 289,782 ( 23 % )  ;
+-----------------------+----------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 12.98) ; Number of LABs  (Total = 6652) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 201                            ;
; 2                                           ; 152                            ;
; 3                                           ; 151                            ;
; 4                                           ; 127                            ;
; 5                                           ; 116                            ;
; 6                                           ; 108                            ;
; 7                                           ; 133                            ;
; 8                                           ; 129                            ;
; 9                                           ; 157                            ;
; 10                                          ; 146                            ;
; 11                                          ; 154                            ;
; 12                                          ; 490                            ;
; 13                                          ; 431                            ;
; 14                                          ; 278                            ;
; 15                                          ; 315                            ;
; 16                                          ; 3564                           ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.10) ; Number of LABs  (Total = 6652) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 167                            ;
; 1 Clock                            ; 5902                           ;
; 1 Clock enable                     ; 4083                           ;
; 1 Sync. clear                      ; 3064                           ;
; 1 Sync. load                       ; 79                             ;
; 2 Clock enables                    ; 517                            ;
; 2 Clocks                           ; 161                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 22.31) ; Number of LABs  (Total = 6652) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 78                             ;
; 2                                            ; 166                            ;
; 3                                            ; 72                             ;
; 4                                            ; 109                            ;
; 5                                            ; 84                             ;
; 6                                            ; 92                             ;
; 7                                            ; 62                             ;
; 8                                            ; 99                             ;
; 9                                            ; 79                             ;
; 10                                           ; 92                             ;
; 11                                           ; 77                             ;
; 12                                           ; 87                             ;
; 13                                           ; 95                             ;
; 14                                           ; 136                            ;
; 15                                           ; 165                            ;
; 16                                           ; 377                            ;
; 17                                           ; 124                            ;
; 18                                           ; 137                            ;
; 19                                           ; 113                            ;
; 20                                           ; 182                            ;
; 21                                           ; 113                            ;
; 22                                           ; 205                            ;
; 23                                           ; 174                            ;
; 24                                           ; 401                            ;
; 25                                           ; 360                            ;
; 26                                           ; 379                            ;
; 27                                           ; 181                            ;
; 28                                           ; 325                            ;
; 29                                           ; 95                             ;
; 30                                           ; 107                            ;
; 31                                           ; 60                             ;
; 32                                           ; 1826                           ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 11.06) ; Number of LABs  (Total = 6652) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 7                              ;
; 1                                                ; 239                            ;
; 2                                                ; 221                            ;
; 3                                                ; 195                            ;
; 4                                                ; 221                            ;
; 5                                                ; 210                            ;
; 6                                                ; 187                            ;
; 7                                                ; 225                            ;
; 8                                                ; 287                            ;
; 9                                                ; 327                            ;
; 10                                               ; 378                            ;
; 11                                               ; 412                            ;
; 12                                               ; 783                            ;
; 13                                               ; 628                            ;
; 14                                               ; 316                            ;
; 15                                               ; 297                            ;
; 16                                               ; 1665                           ;
; 17                                               ; 18                             ;
; 18                                               ; 9                              ;
; 19                                               ; 13                             ;
; 20                                               ; 2                              ;
; 21                                               ; 4                              ;
; 22                                               ; 0                              ;
; 23                                               ; 1                              ;
; 24                                               ; 3                              ;
; 25                                               ; 2                              ;
; 26                                               ; 1                              ;
; 27                                               ; 0                              ;
; 28                                               ; 0                              ;
; 29                                               ; 0                              ;
; 30                                               ; 0                              ;
; 31                                               ; 0                              ;
; 32                                               ; 1                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 17.98) ; Number of LABs  (Total = 6652) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 6                              ;
; 2                                            ; 32                             ;
; 3                                            ; 218                            ;
; 4                                            ; 183                            ;
; 5                                            ; 211                            ;
; 6                                            ; 148                            ;
; 7                                            ; 132                            ;
; 8                                            ; 116                            ;
; 9                                            ; 144                            ;
; 10                                           ; 201                            ;
; 11                                           ; 181                            ;
; 12                                           ; 189                            ;
; 13                                           ; 192                            ;
; 14                                           ; 248                            ;
; 15                                           ; 389                            ;
; 16                                           ; 258                            ;
; 17                                           ; 462                            ;
; 18                                           ; 367                            ;
; 19                                           ; 202                            ;
; 20                                           ; 646                            ;
; 21                                           ; 160                            ;
; 22                                           ; 161                            ;
; 23                                           ; 284                            ;
; 24                                           ; 229                            ;
; 25                                           ; 145                            ;
; 26                                           ; 75                             ;
; 27                                           ; 231                            ;
; 28                                           ; 59                             ;
; 29                                           ; 48                             ;
; 30                                           ; 34                             ;
; 31                                           ; 19                             ;
; 32                                           ; 24                             ;
; 33                                           ; 44                             ;
; 34                                           ; 40                             ;
; 35                                           ; 8                              ;
; 36                                           ; 564                            ;
; 37                                           ; 2                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.               ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                                                                                                                    ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                                                                                                                   ; 161          ; 5            ; 161          ; 0            ; 0            ; 165       ; 161          ; 0            ; 165       ; 165       ; 22           ; 0            ; 0            ; 4            ; 62           ; 22           ; 0            ; 62           ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 165       ; 0            ; 0            ;
; Total Unchecked                                                                                                              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable                                                                                                           ; 4            ; 160          ; 4            ; 165          ; 165          ; 0         ; 4            ; 165          ; 0         ; 0         ; 143          ; 165          ; 165          ; 161          ; 103          ; 143          ; 165          ; 103          ; 161          ; 165          ; 165          ; 165          ; 165          ; 165          ; 165          ; 165          ; 165          ; 0         ; 165          ; 165          ;
; Total Fail                                                                                                                   ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; FPGA_PLL                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_DATA                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_DATA_2                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_CLK                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_CLK_2                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_LE                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ATTN_LE_2                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LTC2208_122MHz_2                                                                                                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAND                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAND_2                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PGA_2                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DITH                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DITH_2                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHDN                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SHDN_2                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_ALC                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[0]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[1]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[2]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[3]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[4]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[5]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[6]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[7]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[8]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[9]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[10]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[11]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[12]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[13]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[14]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACD[15]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CBCLK                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLRCIN                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLRCOUT                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDIN                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMCLK                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CMODE                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nCS                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOSI                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SSCK                                                                                                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[0]                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[1]                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[2]                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX[3]                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX_EN                                                                                                                    ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_TX_CLOCK                                                                                                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_INT_N                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_MDC                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SCK                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SI                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCONFIG                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCMOSI                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCCLK                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nADCCS                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SDO                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SCK                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J15_5                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; J15_6                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICBIAS_ENABLE                                                                                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PTT_SELECT                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MIC_SIG_SELECT                                                                                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MICBIAS_SELECT                                                                                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_PTT                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ANT_TUNE                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO1                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRIVER_PA_EN                                                                                                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CTRL_TRSW                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; atu_ctrl                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT0                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT1                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT2                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT3                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT4                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT5                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; USEROUT6                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Status_LED                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED1                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED2                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED3                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED4                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED5                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED6                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED7                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED8                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED9                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED10                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED11                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED12                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED13                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED14                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED15                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED16                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED17                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED18                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED19                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DEBUG_LED20                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A0                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A12                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_A13                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SCE   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_SDO   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_MDIO                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OSC_10MHZ                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; _122MHz                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX_CLOCK                                                                                                                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LTC2208_122MHz                                                                                                               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_CLK125                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_25MHZ                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SO                                                                                                                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RESET_N                                                                                                                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DASH                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY_DOT                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[0]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[1]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[3]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RX[2]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MODE2                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX_DV                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO5                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO8                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO4                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO6                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO2                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PTT                                                                                                                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[12]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[0]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[12]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[0]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[4]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[4]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[8]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[8]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[13]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[13]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[5]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[5]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[9]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[9]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[1]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[1]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[14]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[14]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[6]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[6]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[10]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[10]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[2]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[2]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[15]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[15]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[7]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[7]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[11]                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[11]                                                                                                                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA[3]                                                                                                                       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INA_2[3]                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OVERFLOW                                                                                                                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CDOUT                                                                                                                        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OVERFLOW_2                                                                                                                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCMISO                                                                                                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; On            ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; Source Clock(s)                                                                                                                             ; Destination Clock(s) ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
; LTC2208_122MHz,PHY_RX_CLOCK,PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]                                                         ; LTC2208_122MHz       ; 227.4             ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                     ; LTC2208_122MHz       ; 102.1             ;
; PHY_RX_CLOCK,PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]                                                                        ; LTC2208_122MHz       ; 80.0              ;
; LTC2208_122MHz,PHY_RX_CLOCK,PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1],PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3] ; LTC2208_122MHz       ; 64.5              ;
; PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]                                                                                     ; LTC2208_122MHz       ; 56.9              ;
+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+
; Source Register                                                                                                        ; Destination Register            ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+
; profile:profile_CW|char_PTT                                                                                            ; CicInterpM5:in2|q0[9]           ; 4.437             ;
; profile:profile_CW|hang_PTT                                                                                            ; CicInterpM5:in2|q0[9]           ; 4.255             ;
; debounce:de_IO5|clean_pb                                                                                               ; CicInterpM5:in2|q0[22]          ; 3.931             ;
; High_Priority_CC:High_Priority_CC_inst|PC_PTT                                                                          ; cpl_cordic:cordic_inst|X[0][23] ; 3.595             ;
; Tx_specific_CC:Tx_specific_CC_inst|break_in                                                                            ; cpl_cordic:cordic_inst|X[0][23] ; 3.595             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[12] ; cpl_cordic:cordic_inst|X[0][18] ; 3.208             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[10] ; cpl_cordic:cordic_inst|X[0][18] ; 3.138             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[9]  ; cpl_cordic:cordic_inst|X[0][18] ; 3.052             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[11] ; cpl_cordic:cordic_inst|X[0][18] ; 2.937             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[13] ; cpl_cordic:cordic_inst|X[0][18] ; 2.920             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[8]  ; cpl_cordic:cordic_inst|X[0][18] ; 2.899             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[4]  ; cpl_cordic:cordic_inst|Y[0][9]  ; 2.875             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[5]  ; cpl_cordic:cordic_inst|Y[0][10] ; 2.861             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[3]  ; cpl_cordic:cordic_inst|Y[0][8]  ; 2.799             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[2]  ; cpl_cordic:cordic_inst|Y[0][7]  ; 2.745             ;
; General_CC:General_CC_inst|VNA                                                                                         ; cpl_cordic:cordic_inst|X[0][23] ; 2.736             ;
; CicInterpM5:in2|y5[60]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[59]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[58]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[57]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[56]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[55]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[54]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[53]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[52]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[51]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[50]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[49]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[48]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[47]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[46]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[45]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; CicInterpM5:in2|y5[44]                                                                                                 ; cpl_cordic:cordic_inst|X[0][20] ; 2.735             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[0]  ; cpl_cordic:cordic_inst|Y[0][5]  ; 2.687             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[1]  ; cpl_cordic:cordic_inst|Y[0][7]  ; 2.619             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[14] ; cpl_cordic:cordic_inst|X[0][20] ; 2.604             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[15] ; cpl_cordic:cordic_inst|X[0][23] ; 2.462             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[7]  ; cpl_cordic:cordic_inst|X[0][18] ; 2.459             ;
; profile:profile_CW|profile_ROM:profile_ROM_inst|altsyncram:altsyncram_component|altsyncram_pc91:auto_generated|q_a[6]  ; cpl_cordic:cordic_inst|X[0][18] ; 2.393             ;
; CicInterpM5:in2|s5[47]                                                                                                 ; cpl_cordic:cordic_inst|Y[0][7]  ; 2.233             ;
; CicInterpM5:in2|s5[46]                                                                                                 ; cpl_cordic:cordic_inst|Y[0][7]  ; 2.233             ;
; CicInterpM5:in2|s5[45]                                                                                                 ; cpl_cordic:cordic_inst|Y[0][7]  ; 2.233             ;
; CicInterpM5:in2|s5[44]                                                                                                 ; cpl_cordic:cordic_inst|Y[0][7]  ; 2.233             ;
; CicInterpM5:in2|s5[58]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[57]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[56]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[55]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[54]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[53]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[52]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[51]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[50]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[49]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|s5[48]                                                                                                 ; cpl_cordic:cordic_inst|X[0][18] ; 2.207             ;
; CicInterpM5:in2|y5[61]                                                                                                 ; cpl_cordic:cordic_inst|X[0][23] ; 2.159             ;
; CicInterpM5:in2|s5[60]                                                                                                 ; cpl_cordic:cordic_inst|X[0][23] ; 2.009             ;
; CicInterpM5:in2|s5[59]                                                                                                 ; cpl_cordic:cordic_inst|X[0][23] ; 2.009             ;
; CicInterpM5:in2|s5[61]                                                                                                 ; cpl_cordic:cordic_inst|X[0][23] ; 1.944             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[9]        ; CicInterpM5:in2|q0[9]           ; 1.649             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[30]       ; CicInterpM5:in2|x0[6]           ; 1.649             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[3]        ; CicInterpM5:in2|q0[3]           ; 1.556             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[44]       ; CicInterpM5:in2|x0[20]          ; 1.556             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[21]       ; CicInterpM5:in2|q0[21]          ; 1.538             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[17]       ; CicInterpM5:in2|q0[17]          ; 1.538             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[15]       ; CicInterpM5:in2|q0[15]          ; 1.538             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[12]       ; CicInterpM5:in2|q0[12]          ; 1.538             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[22]       ; CicInterpM5:in2|q0[22]          ; 1.519             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[43]       ; CicInterpM5:in2|x0[19]          ; 1.519             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[28]       ; CicInterpM5:in2|x0[4]           ; 1.519             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[2]        ; CicInterpM5:in2|q0[2]           ; 1.499             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[33]       ; CicInterpM5:in2|x0[9]           ; 1.499             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[26]       ; CicInterpM5:in2|x0[2]           ; 1.499             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[23]       ; CicInterpM5:in2|q0[23]          ; 1.491             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[45]       ; CicInterpM5:in2|x0[21]          ; 1.491             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[31]       ; CicInterpM5:in2|x0[7]           ; 1.491             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[40]       ; CicInterpM5:in2|x0[16]          ; 1.479             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[38]       ; CicInterpM5:in2|x0[14]          ; 1.479             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[24]       ; CicInterpM5:in2|x0[0]           ; 1.479             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[34]       ; CicInterpM5:in2|x0[10]          ; 1.460             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[0]        ; CicInterpM5:in2|q0[0]           ; 1.372             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[16]       ; CicInterpM5:in2|q0[16]          ; 1.357             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[14]       ; CicInterpM5:in2|q0[14]          ; 1.357             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[13]       ; CicInterpM5:in2|q0[13]          ; 1.357             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[1]        ; CicInterpM5:in2|q0[1]           ; 1.310             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[7]        ; CicInterpM5:in2|q0[7]           ; 1.283             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[18]       ; CicInterpM5:in2|q0[18]          ; 1.274             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[46]       ; CicInterpM5:in2|x0[22]          ; 1.271             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[20]       ; CicInterpM5:in2|q0[20]          ; 1.251             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[5]        ; CicInterpM5:in2|q0[5]           ; 1.251             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[42]       ; CicInterpM5:in2|x0[18]          ; 1.250             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[19]       ; CicInterpM5:in2|q0[19]          ; 1.250             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[41]       ; CicInterpM5:in2|x0[17]          ; 1.244             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[29]       ; CicInterpM5:in2|x0[5]           ; 1.243             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[4]        ; CicInterpM5:in2|q0[4]           ; 1.239             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[11]       ; CicInterpM5:in2|q0[11]          ; 1.238             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[47]       ; CicInterpM5:in2|x0[23]          ; 1.215             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[36]       ; CicInterpM5:in2|x0[12]          ; 1.210             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[35]       ; CicInterpM5:in2|x0[11]          ; 1.209             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[10]       ; CicInterpM5:in2|q0[10]          ; 1.128             ;
; Tx1_IQ_fifo:Tx1_IQ_fifo_inst|dcfifo:dcfifo_component|dcfifo_fnm1:auto_generated|altsyncram_m271:fifo_ram|q_b[39]       ; CicInterpM5:in2|x0[15]          ; 1.087             ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)
    Info (16304): Mode behavior is affected by advanced setting Perform Physical Synthesis for Combinational Logic for Performance (default for this mode is On)
    Info (16304): Mode behavior is affected by advanced setting Perform Register Retiming for Performance (default for this mode is On)
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (119006): Selected device EP4CE115F29I7 for design "Orion"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/c122_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 125, clock division of 1536, and phase shift of 0 degrees (0 ps) for C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/c122_pll_altpll.v Line: 51
Info (15535): Implemented PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 90 degrees (2035 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 40, and phase shift of 180 degrees (162760 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 2560, and phase shift of 0 degrees (0 ps) for PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
Warning (15536): Implemented PLL "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
    Warning (15520): Can't achieve requested value 22 ps of parameter vco_phase_shift_step -- achieved value of 100 ps File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 135 degrees (3000 ps) for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
    Info (15099): Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[3] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
Info (15535): Implemented PLL "PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_30mhz_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_30mhz_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29C7 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 165 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (176598): PLL "PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_J27" File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1740
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_83o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_if9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hf9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_eqo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_sf9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_rf9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_fnm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_mf9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_lf9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_hdm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gf9:dffpipe12|dffe13a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ff9:dffpipe9|dffe10a* 
    Info (332165): Entity dcfifo_jmo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_of9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nf9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_ocp1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ef9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_df9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_ptn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qf9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pf9:dffpipe5|dffe6a* 
    Info (332165): Entity tx_pll_altpll
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
Info (332104): Reading SDC File: 'Orion.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[3]} {network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 40 -phase 180.00 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_IF_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2560 -duty_cycle 50.00 -name {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1536 -multiply_by 125 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_30MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {PLL_30MHz_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_30MHz_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Orion.sdc(114): ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK could not be matched with a port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 114
Warning (332174): Ignored filter at Orion.sdc(114): ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE could not be matched with a port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 114
Warning (332174): Ignored filter at Orion.sdc(114): ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO could not be matched with a port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 114
Warning (332049): Ignored set_output_delay at Orion.sdc(114): Argument <targets> is not an object ID File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 114
    Info (332050): set_output_delay  10 -clock $clock_12_5MHz {ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DCLK ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SCE ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_SDO } File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 114
Warning (332174): Ignored filter at Orion.sdc(164): ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 could not be matched with a port File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 164
Warning (332049): Ignored set_input_delay at Orion.sdc(164): Argument <targets> is not an object ID File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 164
    Info (332050): set_input_delay 10  -clock  $clock_12_5MHz { ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|cycloneii_asmiblock2~ALTERA_DATA0 } File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 164
Warning (332174): Ignored filter at Orion.sdc(256): TX_ATTEN* could not be matched with a keeper File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 256
Warning (332174): Ignored filter at Orion.sdc(259): TX_ATTEN_SELECT could not be matched with a keeper File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.sdc Line: 259
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 28 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    8.138      _122MHz
    Info (332111):  325.520        CBCLK
    Info (332111):   40.000    CLK_25MHZ
    Info (332111): 20833.280       CLRCIN
    Info (332111): 20833.280      CLRCOUT
    Info (332111):   81.380        CMCLK
    Info (332111):  162.760     data_clk
    Info (332111): 1302.080    data_clk2
    Info (332111):    8.138 LTC2208_122MHz
    Info (332111):    8.138 LTC2208_122MHz_2
    Info (332111):    8.000 network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.000 network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   80.000 network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):  400.000 network_inst|rgmii_send_inst|tx_pll_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):  100.000    OSC_10MHZ
    Info (332111):    8.000   PHY_CLK125
    Info (332111):    8.000 PHY_RX_CLOCK
    Info (332111):    8.000 PHY_TX_CLOCK
    Info (332111):   32.552 PLL_30MHz_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.138 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   81.380 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  325.520 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111): 20833.280 PLL_IF_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   99.999 PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    8.000     tx_clock
    Info (332111):    8.138  virt_122MHz
    Info (332111):  325.520   virt_CBCLK
    Info (332111):    8.000 virt_PHY_RX_CLOCK
Info (176353): Automatically promoted node C122_PLL:PLL_inst|altpll:altpll_component|C122_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_3) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/c122_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node LTC2208_122MHz~input (placed in PIN J27 (CLK4, DIFFCLK_2p)) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 601
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C3 of PLL_1) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 605
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 605
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 605
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C0 of PLL_1) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 605
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node PHY_CLK125~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 637
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node PLL_30MHz:PLL_30MHz_inst|altpll:altpll_component|PLL_30MHz_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_30mhz_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_2) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C4 of PLL_2) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node PHY_RX_CLOCK~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 636
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node CLK_25MHZ~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 640
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node wideband  File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 1326
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sync:sync_inst7|sync_chain[1] File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/sync.v Line: 38
        Info (176357): Destination node SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|address_reg_b[0] File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8l31.tdf Line: 47
        Info (176357): Destination node SP_fifo:SPF|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_83o1:auto_generated|altsyncram_8l31:fifo_ram|address_reg_b[1] File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/altsyncram_8l31.tdf Line: 47
Info (176353): Automatically promoted node comb~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node comb~5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[0]" is constrained to location LAB_X1_Y61_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[0]" is constrained to location LAB_X1_Y61_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[0]" is constrained to location LAB_X1_Y61_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 35
    Info (176467): Node "PHY_RX[0]~input" is constrained to location IOIBUF_X0_Y61_N22 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "PHY_RX[0]" is constrained to location PIN E1 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[1]" is constrained to location LAB_X1_Y72_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[1]" is constrained to location LAB_X1_Y72_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[1]" is constrained to location LAB_X1_Y72_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 35
    Info (176467): Node "PHY_RX[1]~input" is constrained to location IOIBUF_X1_Y73_N8 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "PHY_RX[1]" is constrained to location PIN E4 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[3]" is constrained to location LAB_X1_Y59_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[3]" is constrained to location LAB_X1_Y59_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[3]" is constrained to location LAB_X1_Y59_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 35
    Info (176467): Node "PHY_RX[3]~input" is constrained to location IOIBUF_X0_Y59_N15 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "PHY_RX[3]" is constrained to location PIN F1 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_h[2]" is constrained to location LAB_X1_Y72_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 33
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[2]" is constrained to location LAB_X1_Y72_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[2]" is constrained to location LAB_X1_Y72_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 35
    Info (176467): Node "PHY_RX[2]~input" is constrained to location IOIBUF_X1_Y73_N15 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "PHY_RX[2]" is constrained to location PIN E5 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_cell_l[4]" is constrained to location LAB_X1_Y69_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 34
    Info (176467): Node "network:network_inst|rgmii_recv:rgmii_recv_inst|ddio_in:ddio_in_inst|altddio_in:ALTDDIO_IN_component|ddio_in_eef:auto_generated|input_latch_l[4]" is constrained to location LAB_X1_Y69_N0 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ddio_in_eef.tdf Line: 35
    Info (176467): Node "RX_DV~input" is constrained to location IOIBUF_X0_Y69_N8 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 635
    Info (176467): Node "RX_DV" is constrained to location PIN C2 to improve DDIO timing File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 635
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 3916 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 1788 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  59 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  21 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  54 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  47 pins available
Warning (15064): PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" output port clk[1] feeds output pin "CMCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
Warning (15064): PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" output port clk[2] feeds output pin "CBCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
Warning (15064): PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" output port clk[3] feeds output pin "CLRCOUT~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
Warning (15064): PLL "PLL_IF:PLL_IF_inst|altpll:altpll_component|PLL_IF_altpll:auto_generated|pll1" output port clk[3] feeds output pin "CLRCIN~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/pll_if_altpll.v Line: 51
Warning (15064): PLL "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll1" output port clk[1] feeds output pin "PHY_TX_CLOCK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
Warning (15064): PLL "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DCLK_OBUF" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
Warning (15064): PLL "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "SCK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
Warning (15064): PLL "network:network_inst|rgmii_send:rgmii_send_inst|tx_pll:tx_pll_inst|altpll:altpll_component|tx_pll_altpll:auto_generated|pll1" output port clk[3] feeds output pin "PHY_MDC~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/tx_pll_altpll.v Line: 491
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:53
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:22
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:03:52
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 19% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:01:21
Info (11888): Total time spent on timing analysis during the Fitter is 114.94 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:24
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at N7 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 472
Warning (169177): 62 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin LTC2208_122MHz_2 uses I/O standard 3.3-V LVTTL at Y27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 602
    Info (169178): Pin PHY_INT_N uses I/O standard 3.3-V LVTTL at D1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 638
    Info (169178): Pin ANT_TUNE uses I/O standard 3.3-V LVTTL at AH11 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 688
    Info (169178): Pin PHY_MDIO uses I/O standard 3.3-V LVTTL at G5 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 643
    Info (169178): Pin OSC_10MHZ uses I/O standard 3.3-V LVTTL at B14 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 587
    Info (169178): Pin _122MHz uses I/O standard 3.3-V LVTTL at B15 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 586
    Info (169178): Pin PHY_RX_CLOCK uses I/O standard 3.3-V LVTTL at AG15 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 636
    Info (169178): Pin LTC2208_122MHz uses I/O standard 3.3-V LVTTL at J27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 601
    Info (169178): Pin PHY_CLK125 uses I/O standard 3.3-V LVTTL at Y2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 637
    Info (169178): Pin CLK_25MHZ uses I/O standard 3.3-V LVTTL at AG14 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 640
    Info (169178): Pin SO uses I/O standard 3.3-V LVTTL at AH7 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 649
    Info (169178): Pin PHY_RESET_N uses I/O standard 3.3-V LVTTL at D2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 639
    Info (169178): Pin KEY_DASH uses I/O standard 3.3-V LVTTL at AE20 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 685
    Info (169178): Pin KEY_DOT uses I/O standard 3.3-V LVTTL at AE19 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 684
    Info (169178): Pin PHY_RX[0] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (169178): Pin PHY_RX[1] uses I/O standard 3.3-V LVTTL at E4 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (169178): Pin PHY_RX[3] uses I/O standard 3.3-V LVTTL at F1 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (169178): Pin PHY_RX[2] uses I/O standard 3.3-V LVTTL at E5 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 634
    Info (169178): Pin MODE2 uses I/O standard 3.3-V LVTTL at Y13 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 687
    Info (169178): Pin RX_DV uses I/O standard 3.3-V LVTTL at C2 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 635
    Info (169178): Pin IO5 uses I/O standard 3.3-V LVTTL at AE21 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 698
    Info (169178): Pin IO8 uses I/O standard 3.3-V LVTTL at AE25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 700
    Info (169178): Pin IO4 uses I/O standard 3.3-V LVTTL at AE18 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 697
    Info (169178): Pin IO6 uses I/O standard 3.3-V LVTTL at AE24 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 699
    Info (169178): Pin IO2 uses I/O standard 3.3-V LVTTL at AH10 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 690
    Info (169178): Pin PTT uses I/O standard 3.3-V LVTTL at AE22 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 683
    Info (169178): Pin INA[12] uses I/O standard 3.3-V LVTTL at G24 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA[0] uses I/O standard 3.3-V LVTTL at B26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[12] uses I/O standard 3.3-V LVTTL at M26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA_2[0] uses I/O standard 3.3-V LVTTL at K22 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[4] uses I/O standard 3.3-V LVTTL at E25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[4] uses I/O standard 3.3-V LVTTL at K28 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[8] uses I/O standard 3.3-V LVTTL at F25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[8] uses I/O standard 3.3-V LVTTL at L24 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[13] uses I/O standard 3.3-V LVTTL at G25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[13] uses I/O standard 3.3-V LVTTL at M27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[5] uses I/O standard 3.3-V LVTTL at E26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[5] uses I/O standard 3.3-V LVTTL at L21 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[9] uses I/O standard 3.3-V LVTTL at F26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[9] uses I/O standard 3.3-V LVTTL at L27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[1] uses I/O standard 3.3-V LVTTL at C26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[1] uses I/O standard 3.3-V LVTTL at K25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[14] uses I/O standard 3.3-V LVTTL at G26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[14] uses I/O standard 3.3-V LVTTL at M28 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[6] uses I/O standard 3.3-V LVTTL at E27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[6] uses I/O standard 3.3-V LVTTL at L22 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[10] uses I/O standard 3.3-V LVTTL at F27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[10] uses I/O standard 3.3-V LVTTL at L28 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[2] uses I/O standard 3.3-V LVTTL at D26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[2] uses I/O standard 3.3-V LVTTL at K26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[15] uses I/O standard 3.3-V LVTTL at H23 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[15] uses I/O standard 3.3-V LVTTL at N25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[7] uses I/O standard 3.3-V LVTTL at F24 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[7] uses I/O standard 3.3-V LVTTL at L23 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[11] uses I/O standard 3.3-V LVTTL at G23 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[11] uses I/O standard 3.3-V LVTTL at M25 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin INA[3] uses I/O standard 3.3-V LVTTL at E24 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 599
    Info (169178): Pin INA_2[3] uses I/O standard 3.3-V LVTTL at K27 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 600
    Info (169178): Pin OVERFLOW uses I/O standard 3.3-V LVTTL at H24 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 603
    Info (169178): Pin CDOUT uses I/O standard 3.3-V LVTTL at B3 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 628
    Info (169178): Pin OVERFLOW_2 uses I/O standard 3.3-V LVTTL at R26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 604
    Info (169178): Pin ADCMISO uses I/O standard 3.3-V LVTTL at AE26 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.v Line: 658
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin ASMI_interface:ASMI_int_inst|ASMI:ASMI_inst|ASMI_altasmi_parallel_smm2:ASMI_altasmi_parallel_smm2_component|sd2~ALTERA_DATA0 uses I/O standard 3.3-V LVTTL at N7 File: C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/db/ASMI.v Line: 472
Info (144001): Generated suppressed messages file C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 8644 megabytes
    Info: Processing ended: Mon Feb 21 18:32:49 2022
    Info: Elapsed time: 00:07:47
    Info: Total CPU time (on all processors): 00:36:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Yury/Desktop/Anvilina_TEST_2v2.1.19_2022/Orion.fit.smsg.


