
Motor_Driver_Board_V1.0_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a20  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08009b2c  08009b2c  0000ab2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009ba8  08009ba8  0000b180  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08009ba8  08009ba8  0000b180  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08009ba8  08009ba8  0000b180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ba8  08009ba8  0000aba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009bac  08009bac  0000abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000180  20000000  08009bb0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001328  20000180  08009d30  0000b180  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200014a8  08009d30  0000b4a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b180  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016d17  00000000  00000000  0000b1a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004400  00000000  00000000  00021ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001530  00000000  00000000  000262c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000102d  00000000  00000000  000277f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c030  00000000  00000000  0002881d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c216  00000000  00000000  0004484d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000917b8  00000000  00000000  00060a63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f221b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000553c  00000000  00000000  000f2260  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ab  00000000  00000000  000f779c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000180 	.word	0x20000180
 8000128:	00000000 	.word	0x00000000
 800012c:	08009b14 	.word	0x08009b14

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000184 	.word	0x20000184
 8000148:	08009b14 	.word	0x08009b14

0800014c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000152:	4b0c      	ldr	r3, [pc, #48]	@ (8000184 <MX_DMA_Init+0x38>)
 8000154:	695b      	ldr	r3, [r3, #20]
 8000156:	4a0b      	ldr	r2, [pc, #44]	@ (8000184 <MX_DMA_Init+0x38>)
 8000158:	f043 0301 	orr.w	r3, r3, #1
 800015c:	6153      	str	r3, [r2, #20]
 800015e:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <MX_DMA_Init+0x38>)
 8000160:	695b      	ldr	r3, [r3, #20]
 8000162:	f003 0301 	and.w	r3, r3, #1
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800016a:	2200      	movs	r2, #0
 800016c:	2100      	movs	r1, #0
 800016e:	200f      	movs	r0, #15
 8000170:	f001 fa8d 	bl	800168e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000174:	200f      	movs	r0, #15
 8000176:	f001 faa6 	bl	80016c6 <HAL_NVIC_EnableIRQ>

}
 800017a:	bf00      	nop
 800017c:	3708      	adds	r7, #8
 800017e:	46bd      	mov	sp, r7
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40021000 	.word	0x40021000

08000188 <EE_Init>:
  * @param  None.
  * @retval - Flash error code: on write Flash error
  *         - FLASH_COMPLETE: on success
  */
uint16_t EE_Init(void)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b08a      	sub	sp, #40	@ 0x28
 800018c:	af00      	add	r7, sp, #0
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 800018e:	2306      	movs	r3, #6
 8000190:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000192:	2306      	movs	r3, #6
 8000194:	843b      	strh	r3, [r7, #32]
  uint16_t varidx = 0;
 8000196:	2300      	movs	r3, #0
 8000198:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 800019a:	2300      	movs	r3, #0
 800019c:	83fb      	strh	r3, [r7, #30]
 800019e:	2300      	movs	r3, #0
 80001a0:	83bb      	strh	r3, [r7, #28]
  int16_t x = -1;
 80001a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80001a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef  flashstatus;
  uint32_t page_error = 0;
 80001a8:	2300      	movs	r3, #0
 80001aa:	617b      	str	r3, [r7, #20]
  FLASH_EraseInitTypeDef s_eraseinit;


  /* Get Page0 status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 80001ac:	4ba0      	ldr	r3, [pc, #640]	@ (8000430 <EE_Init+0x2a8>)
 80001ae:	881b      	ldrh	r3, [r3, #0]
 80001b0:	847b      	strh	r3, [r7, #34]	@ 0x22
  /* Get Page1 status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 80001b2:	4ba0      	ldr	r3, [pc, #640]	@ (8000434 <EE_Init+0x2ac>)
 80001b4:	881b      	ldrh	r3, [r3, #0]
 80001b6:	843b      	strh	r3, [r7, #32]

  /* Fill EraseInit structure*/
  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80001b8:	2300      	movs	r3, #0
 80001ba:	607b      	str	r3, [r7, #4]
  s_eraseinit.PageAddress = PAGE0_ID;
 80001bc:	4b9c      	ldr	r3, [pc, #624]	@ (8000430 <EE_Init+0x2a8>)
 80001be:	60fb      	str	r3, [r7, #12]
  s_eraseinit.NbPages     = 1;
 80001c0:	2301      	movs	r3, #1
 80001c2:	613b      	str	r3, [r7, #16]

  /* Check for invalid header states and repair if necessary */
  switch (pagestatus0)
 80001c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80001c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80001ca:	4293      	cmp	r3, r2
 80001cc:	d00b      	beq.n	80001e6 <EE_Init+0x5e>
 80001ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80001d2:	f280 8196 	bge.w	8000502 <EE_Init+0x37a>
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	f000 80f8 	beq.w	80003cc <EE_Init+0x244>
 80001dc:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80001e0:	4293      	cmp	r3, r2
 80001e2:	d050      	beq.n	8000286 <EE_Init+0xfe>
 80001e4:	e18d      	b.n	8000502 <EE_Init+0x37a>
  {
    case ERASED:
      if (pagestatus1 == VALID_PAGE) /* Page0 erased, Page1 valid */
 80001e6:	8c3b      	ldrh	r3, [r7, #32]
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d116      	bne.n	800021a <EE_Init+0x92>
      {
          /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80001ec:	4890      	ldr	r0, [pc, #576]	@ (8000430 <EE_Init+0x2a8>)
 80001ee:	f000 f9a9 	bl	8000544 <EE_VerifyPageFullyErased>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	f040 818e 	bne.w	8000516 <EE_Init+0x38e>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80001fa:	f107 0214 	add.w	r2, r7, #20
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	4611      	mov	r1, r2
 8000202:	4618      	mov	r0, r3
 8000204:	f001 fdc0 	bl	8001d88 <HAL_FLASHEx_Erase>
 8000208:	4603      	mov	r3, r0
 800020a:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 800020c:	7efb      	ldrb	r3, [r7, #27]
 800020e:	2b00      	cmp	r3, #0
 8000210:	f000 8181 	beq.w	8000516 <EE_Init+0x38e>
          {
            return flashstatus;
 8000214:	7efb      	ldrb	r3, [r7, #27]
 8000216:	b29b      	uxth	r3, r3
 8000218:	e185      	b.n	8000526 <EE_Init+0x39e>
          }
        }
      }
      else if (pagestatus1 == RECEIVE_DATA) /* Page0 erased, Page1 receive */
 800021a:	8c3b      	ldrh	r3, [r7, #32]
 800021c:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000220:	4293      	cmp	r3, r2
 8000222:	d125      	bne.n	8000270 <EE_Init+0xe8>
      {
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000224:	4882      	ldr	r0, [pc, #520]	@ (8000430 <EE_Init+0x2a8>)
 8000226:	f000 f98d 	bl	8000544 <EE_VerifyPageFullyErased>
 800022a:	4603      	mov	r3, r0
 800022c:	2b00      	cmp	r3, #0
 800022e:	d10e      	bne.n	800024e <EE_Init+0xc6>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000230:	f107 0214 	add.w	r2, r7, #20
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	4611      	mov	r1, r2
 8000238:	4618      	mov	r0, r3
 800023a:	f001 fda5 	bl	8001d88 <HAL_FLASHEx_Erase>
 800023e:	4603      	mov	r3, r0
 8000240:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000242:	7efb      	ldrb	r3, [r7, #27]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d002      	beq.n	800024e <EE_Init+0xc6>
          {
            return flashstatus;
 8000248:	7efb      	ldrb	r3, [r7, #27]
 800024a:	b29b      	uxth	r3, r3
 800024c:	e16b      	b.n	8000526 <EE_Init+0x39e>
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 800024e:	f04f 0200 	mov.w	r2, #0
 8000252:	f04f 0300 	mov.w	r3, #0
 8000256:	4977      	ldr	r1, [pc, #476]	@ (8000434 <EE_Init+0x2ac>)
 8000258:	2001      	movs	r0, #1
 800025a:	f001 fc3d 	bl	8001ad8 <HAL_FLASH_Program>
 800025e:	4603      	mov	r3, r0
 8000260:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000262:	7efb      	ldrb	r3, [r7, #27]
 8000264:	2b00      	cmp	r3, #0
 8000266:	f000 8156 	beq.w	8000516 <EE_Init+0x38e>
        {
          return flashstatus;
 800026a:	7efb      	ldrb	r3, [r7, #27]
 800026c:	b29b      	uxth	r3, r3
 800026e:	e15a      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else /* First EEPROM access (Page0&1 are erased) or invalid state -> format EEPROM */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 8000270:	f000 f9fa 	bl	8000668 <EE_Format>
 8000274:	4603      	mov	r3, r0
 8000276:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 8000278:	7efb      	ldrb	r3, [r7, #27]
 800027a:	2b00      	cmp	r3, #0
 800027c:	f000 814b 	beq.w	8000516 <EE_Init+0x38e>
        {
          return flashstatus;
 8000280:	7efb      	ldrb	r3, [r7, #27]
 8000282:	b29b      	uxth	r3, r3
 8000284:	e14f      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      break;

    case RECEIVE_DATA:
      if (pagestatus1 == VALID_PAGE) /* Page0 receive, Page1 valid */
 8000286:	8c3b      	ldrh	r3, [r7, #32]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d163      	bne.n	8000354 <EE_Init+0x1cc>
      {
        /* Transfer data from Page1 to Page0 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 800028c:	2300      	movs	r3, #0
 800028e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000290:	e030      	b.n	80002f4 <EE_Init+0x16c>
        {
          if (( *(__IO uint16_t*)(PAGE0_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8000292:	4b69      	ldr	r3, [pc, #420]	@ (8000438 <EE_Init+0x2b0>)
 8000294:	881b      	ldrh	r3, [r3, #0]
 8000296:	b29a      	uxth	r2, r3
 8000298:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800029a:	4968      	ldr	r1, [pc, #416]	@ (800043c <EE_Init+0x2b4>)
 800029c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80002a0:	429a      	cmp	r2, r3
 80002a2:	d101      	bne.n	80002a8 <EE_Init+0x120>
          {
            x = varidx;
 80002a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (varidx != x)
 80002a8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80002aa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d01d      	beq.n	80002ee <EE_Init+0x166>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 80002b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002b4:	4a61      	ldr	r2, [pc, #388]	@ (800043c <EE_Init+0x2b4>)
 80002b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002ba:	4961      	ldr	r1, [pc, #388]	@ (8000440 <EE_Init+0x2b8>)
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 f967 	bl	8000590 <EE_ReadVariable>
 80002c2:	4603      	mov	r3, r0
 80002c4:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 80002c6:	8bbb      	ldrh	r3, [r7, #28]
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d010      	beq.n	80002ee <EE_Init+0x166>
            {
              /* Transfer the variable to the Page0 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 80002cc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002ce:	4a5b      	ldr	r2, [pc, #364]	@ (800043c <EE_Init+0x2b4>)
 80002d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002d4:	4a5a      	ldr	r2, [pc, #360]	@ (8000440 <EE_Init+0x2b8>)
 80002d6:	8812      	ldrh	r2, [r2, #0]
 80002d8:	4611      	mov	r1, r2
 80002da:	4618      	mov	r0, r3
 80002dc:	f000 fa58 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 80002e0:	4603      	mov	r3, r0
 80002e2:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 80002e4:	8bfb      	ldrh	r3, [r7, #30]
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <EE_Init+0x166>
              {
                return eepromstatus;
 80002ea:	8bfb      	ldrh	r3, [r7, #30]
 80002ec:	e11b      	b.n	8000526 <EE_Init+0x39e>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80002ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002f0:	3301      	adds	r3, #1
 80002f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80002f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d0cb      	beq.n	8000292 <EE_Init+0x10a>
              }
            }
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80002fa:	f04f 0200 	mov.w	r2, #0
 80002fe:	f04f 0300 	mov.w	r3, #0
 8000302:	494b      	ldr	r1, [pc, #300]	@ (8000430 <EE_Init+0x2a8>)
 8000304:	2001      	movs	r0, #1
 8000306:	f001 fbe7 	bl	8001ad8 <HAL_FLASH_Program>
 800030a:	4603      	mov	r3, r0
 800030c:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 800030e:	7efb      	ldrb	r3, [r7, #27]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d002      	beq.n	800031a <EE_Init+0x192>
        {
          return flashstatus;
 8000314:	7efb      	ldrb	r3, [r7, #27]
 8000316:	b29b      	uxth	r3, r3
 8000318:	e105      	b.n	8000526 <EE_Init+0x39e>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800031a:	2300      	movs	r3, #0
 800031c:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 800031e:	4b45      	ldr	r3, [pc, #276]	@ (8000434 <EE_Init+0x2ac>)
 8000320:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000322:	2301      	movs	r3, #1
 8000324:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 8000326:	4843      	ldr	r0, [pc, #268]	@ (8000434 <EE_Init+0x2ac>)
 8000328:	f000 f90c 	bl	8000544 <EE_VerifyPageFullyErased>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	f040 80f3 	bne.w	800051a <EE_Init+0x392>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000334:	f107 0214 	add.w	r2, r7, #20
 8000338:	1d3b      	adds	r3, r7, #4
 800033a:	4611      	mov	r1, r2
 800033c:	4618      	mov	r0, r3
 800033e:	f001 fd23 	bl	8001d88 <HAL_FLASHEx_Erase>
 8000342:	4603      	mov	r3, r0
 8000344:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000346:	7efb      	ldrb	r3, [r7, #27]
 8000348:	2b00      	cmp	r3, #0
 800034a:	f000 80e6 	beq.w	800051a <EE_Init+0x392>
          {
            return flashstatus;
 800034e:	7efb      	ldrb	r3, [r7, #27]
 8000350:	b29b      	uxth	r3, r3
 8000352:	e0e8      	b.n	8000526 <EE_Init+0x39e>
          }
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 receive, Page1 erased */
 8000354:	8c3b      	ldrh	r3, [r7, #32]
 8000356:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800035a:	4293      	cmp	r3, r2
 800035c:	d12b      	bne.n	80003b6 <EE_Init+0x22e>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 800035e:	2300      	movs	r3, #0
 8000360:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 8000362:	4b34      	ldr	r3, [pc, #208]	@ (8000434 <EE_Init+0x2ac>)
 8000364:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 8000366:	2301      	movs	r3, #1
 8000368:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 800036a:	4832      	ldr	r0, [pc, #200]	@ (8000434 <EE_Init+0x2ac>)
 800036c:	f000 f8ea 	bl	8000544 <EE_VerifyPageFullyErased>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d10e      	bne.n	8000394 <EE_Init+0x20c>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 8000376:	f107 0214 	add.w	r2, r7, #20
 800037a:	1d3b      	adds	r3, r7, #4
 800037c:	4611      	mov	r1, r2
 800037e:	4618      	mov	r0, r3
 8000380:	f001 fd02 	bl	8001d88 <HAL_FLASHEx_Erase>
 8000384:	4603      	mov	r3, r0
 8000386:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 8000388:	7efb      	ldrb	r3, [r7, #27]
 800038a:	2b00      	cmp	r3, #0
 800038c:	d002      	beq.n	8000394 <EE_Init+0x20c>
          {
            return flashstatus;
 800038e:	7efb      	ldrb	r3, [r7, #27]
 8000390:	b29b      	uxth	r3, r3
 8000392:	e0c8      	b.n	8000526 <EE_Init+0x39e>
          }
        }
        /* Mark Page0 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 8000394:	f04f 0200 	mov.w	r2, #0
 8000398:	f04f 0300 	mov.w	r3, #0
 800039c:	4924      	ldr	r1, [pc, #144]	@ (8000430 <EE_Init+0x2a8>)
 800039e:	2001      	movs	r0, #1
 80003a0:	f001 fb9a 	bl	8001ad8 <HAL_FLASH_Program>
 80003a4:	4603      	mov	r3, r0
 80003a6:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80003a8:	7efb      	ldrb	r3, [r7, #27]
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f000 80b5 	beq.w	800051a <EE_Init+0x392>
        {
          return flashstatus;
 80003b0:	7efb      	ldrb	r3, [r7, #27]
 80003b2:	b29b      	uxth	r3, r3
 80003b4:	e0b7      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else /* Invalid state -> format eeprom */
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 80003b6:	f000 f957 	bl	8000668 <EE_Format>
 80003ba:	4603      	mov	r3, r0
 80003bc:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80003be:	7efb      	ldrb	r3, [r7, #27]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	f000 80aa 	beq.w	800051a <EE_Init+0x392>
        {
          return flashstatus;
 80003c6:	7efb      	ldrb	r3, [r7, #27]
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	e0ac      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      break;

    case VALID_PAGE:
      if (pagestatus1 == VALID_PAGE) /* Invalid state -> format eeprom */
 80003cc:	8c3b      	ldrh	r3, [r7, #32]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d10a      	bne.n	80003e8 <EE_Init+0x260>
      {
        /* Erase both Page0 and Page1 and set Page0 as valid page */
        flashstatus = EE_Format();
 80003d2:	f000 f949 	bl	8000668 <EE_Format>
 80003d6:	4603      	mov	r3, r0
 80003d8:	76fb      	strb	r3, [r7, #27]
        /* If erase/program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80003da:	7efb      	ldrb	r3, [r7, #27]
 80003dc:	2b00      	cmp	r3, #0
 80003de:	f000 809e 	beq.w	800051e <EE_Init+0x396>
        {
          return flashstatus;
 80003e2:	7efb      	ldrb	r3, [r7, #27]
 80003e4:	b29b      	uxth	r3, r3
 80003e6:	e09e      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else if (pagestatus1 == ERASED) /* Page0 valid, Page1 erased */
 80003e8:	8c3b      	ldrh	r3, [r7, #32]
 80003ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d11b      	bne.n	800042a <EE_Init+0x2a2>
      {
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80003f2:	2300      	movs	r3, #0
 80003f4:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE1_ID;
 80003f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000434 <EE_Init+0x2ac>)
 80003f8:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 80003fa:	2301      	movs	r3, #1
 80003fc:	613b      	str	r3, [r7, #16]
        /* Erase Page1 */
        if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80003fe:	480d      	ldr	r0, [pc, #52]	@ (8000434 <EE_Init+0x2ac>)
 8000400:	f000 f8a0 	bl	8000544 <EE_VerifyPageFullyErased>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	f040 8089 	bne.w	800051e <EE_Init+0x396>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800040c:	f107 0214 	add.w	r2, r7, #20
 8000410:	1d3b      	adds	r3, r7, #4
 8000412:	4611      	mov	r1, r2
 8000414:	4618      	mov	r0, r3
 8000416:	f001 fcb7 	bl	8001d88 <HAL_FLASHEx_Erase>
 800041a:	4603      	mov	r3, r0
 800041c:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 800041e:	7efb      	ldrb	r3, [r7, #27]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d07c      	beq.n	800051e <EE_Init+0x396>
          {
            return flashstatus;
 8000424:	7efb      	ldrb	r3, [r7, #27]
 8000426:	b29b      	uxth	r3, r3
 8000428:	e07d      	b.n	8000526 <EE_Init+0x39e>
        }
      }
      else /* Page0 valid, Page1 receive */
      {
        /* Transfer data from Page0 to Page1 */
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 800042a:	2300      	movs	r3, #0
 800042c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800042e:	e03a      	b.n	80004a6 <EE_Init+0x31e>
 8000430:	0801f800 	.word	0x0801f800
 8000434:	0801fc00 	.word	0x0801fc00
 8000438:	0801f806 	.word	0x0801f806
 800043c:	20000000 	.word	0x20000000
 8000440:	2000019c 	.word	0x2000019c
        {
          if ((*(__IO uint16_t*)(PAGE1_BASE_ADDRESS + 6)) == VirtAddVarTab[varidx])
 8000444:	4b3a      	ldr	r3, [pc, #232]	@ (8000530 <EE_Init+0x3a8>)
 8000446:	881b      	ldrh	r3, [r3, #0]
 8000448:	b29a      	uxth	r2, r3
 800044a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800044c:	4939      	ldr	r1, [pc, #228]	@ (8000534 <EE_Init+0x3ac>)
 800044e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000452:	429a      	cmp	r2, r3
 8000454:	d101      	bne.n	800045a <EE_Init+0x2d2>
          {
            x = varidx;
 8000456:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000458:	84bb      	strh	r3, [r7, #36]	@ 0x24
          }
          if (varidx != x)
 800045a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800045c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000460:	429a      	cmp	r2, r3
 8000462:	d01d      	beq.n	80004a0 <EE_Init+0x318>
          {
            /* Read the last variables' updates */
            readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8000464:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000466:	4a33      	ldr	r2, [pc, #204]	@ (8000534 <EE_Init+0x3ac>)
 8000468:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800046c:	4932      	ldr	r1, [pc, #200]	@ (8000538 <EE_Init+0x3b0>)
 800046e:	4618      	mov	r0, r3
 8000470:	f000 f88e 	bl	8000590 <EE_ReadVariable>
 8000474:	4603      	mov	r3, r0
 8000476:	83bb      	strh	r3, [r7, #28]
            /* In case variable corresponding to the virtual address was found */
            if (readstatus != 0x1)
 8000478:	8bbb      	ldrh	r3, [r7, #28]
 800047a:	2b01      	cmp	r3, #1
 800047c:	d010      	beq.n	80004a0 <EE_Init+0x318>
            {
              /* Transfer the variable to the Page1 */
              eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 800047e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000480:	4a2c      	ldr	r2, [pc, #176]	@ (8000534 <EE_Init+0x3ac>)
 8000482:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000486:	4a2c      	ldr	r2, [pc, #176]	@ (8000538 <EE_Init+0x3b0>)
 8000488:	8812      	ldrh	r2, [r2, #0]
 800048a:	4611      	mov	r1, r2
 800048c:	4618      	mov	r0, r3
 800048e:	f000 f97f 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 8000492:	4603      	mov	r3, r0
 8000494:	83fb      	strh	r3, [r7, #30]
              /* If program operation was failed, a Flash error code is returned */
              if (eepromstatus != HAL_OK)
 8000496:	8bfb      	ldrh	r3, [r7, #30]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <EE_Init+0x318>
              {
                return eepromstatus;
 800049c:	8bfb      	ldrh	r3, [r7, #30]
 800049e:	e042      	b.n	8000526 <EE_Init+0x39e>
        for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80004a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004a2:	3301      	adds	r3, #1
 80004a4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80004a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d0cb      	beq.n	8000444 <EE_Init+0x2bc>
              }
            }
          }
        }
        /* Mark Page1 as valid */
        flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE1_BASE_ADDRESS, VALID_PAGE);
 80004ac:	f04f 0200 	mov.w	r2, #0
 80004b0:	f04f 0300 	mov.w	r3, #0
 80004b4:	4921      	ldr	r1, [pc, #132]	@ (800053c <EE_Init+0x3b4>)
 80004b6:	2001      	movs	r0, #1
 80004b8:	f001 fb0e 	bl	8001ad8 <HAL_FLASH_Program>
 80004bc:	4603      	mov	r3, r0
 80004be:	76fb      	strb	r3, [r7, #27]
        /* If program operation was failed, a Flash error code is returned */
        if (flashstatus != HAL_OK)
 80004c0:	7efb      	ldrb	r3, [r7, #27]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d002      	beq.n	80004cc <EE_Init+0x344>
        {
          return flashstatus;
 80004c6:	7efb      	ldrb	r3, [r7, #27]
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	e02c      	b.n	8000526 <EE_Init+0x39e>
        }
        s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 80004cc:	2300      	movs	r3, #0
 80004ce:	607b      	str	r3, [r7, #4]
        s_eraseinit.PageAddress = PAGE0_ID;
 80004d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000540 <EE_Init+0x3b8>)
 80004d2:	60fb      	str	r3, [r7, #12]
        s_eraseinit.NbPages     = 1;
 80004d4:	2301      	movs	r3, #1
 80004d6:	613b      	str	r3, [r7, #16]
        /* Erase Page0 */
        if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 80004d8:	4819      	ldr	r0, [pc, #100]	@ (8000540 <EE_Init+0x3b8>)
 80004da:	f000 f833 	bl	8000544 <EE_VerifyPageFullyErased>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d11c      	bne.n	800051e <EE_Init+0x396>
        {
          flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80004e4:	f107 0214 	add.w	r2, r7, #20
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	4611      	mov	r1, r2
 80004ec:	4618      	mov	r0, r3
 80004ee:	f001 fc4b 	bl	8001d88 <HAL_FLASHEx_Erase>
 80004f2:	4603      	mov	r3, r0
 80004f4:	76fb      	strb	r3, [r7, #27]
          /* If erase operation was failed, a Flash error code is returned */
          if (flashstatus != HAL_OK)
 80004f6:	7efb      	ldrb	r3, [r7, #27]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d010      	beq.n	800051e <EE_Init+0x396>
          {
            return flashstatus;
 80004fc:	7efb      	ldrb	r3, [r7, #27]
 80004fe:	b29b      	uxth	r3, r3
 8000500:	e011      	b.n	8000526 <EE_Init+0x39e>
      }
      break;

    default:  /* Any other state -> format eeprom */
      /* Erase both Page0 and Page1 and set Page0 as valid page */
      flashstatus = EE_Format();
 8000502:	f000 f8b1 	bl	8000668 <EE_Format>
 8000506:	4603      	mov	r3, r0
 8000508:	76fb      	strb	r3, [r7, #27]
      /* If erase/program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 800050a:	7efb      	ldrb	r3, [r7, #27]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d008      	beq.n	8000522 <EE_Init+0x39a>
      {
        return flashstatus;
 8000510:	7efb      	ldrb	r3, [r7, #27]
 8000512:	b29b      	uxth	r3, r3
 8000514:	e007      	b.n	8000526 <EE_Init+0x39e>
      break;
 8000516:	bf00      	nop
 8000518:	e004      	b.n	8000524 <EE_Init+0x39c>
      break;
 800051a:	bf00      	nop
 800051c:	e002      	b.n	8000524 <EE_Init+0x39c>
      break;
 800051e:	bf00      	nop
 8000520:	e000      	b.n	8000524 <EE_Init+0x39c>
      }
      break;
 8000522:	bf00      	nop
  }

  return HAL_OK;
 8000524:	2300      	movs	r3, #0
}
 8000526:	4618      	mov	r0, r3
 8000528:	3728      	adds	r7, #40	@ 0x28
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	0801fc06 	.word	0x0801fc06
 8000534:	20000000 	.word	0x20000000
 8000538:	2000019c 	.word	0x2000019c
 800053c:	0801fc00 	.word	0x0801fc00
 8000540:	0801f800 	.word	0x0801f800

08000544 <EE_VerifyPageFullyErased>:
  * @retval page fully erased status:
  *           - 0: if Page not erased
  *           - 1: if Page erased
  */
uint16_t EE_VerifyPageFullyErased(uint32_t Address)
{
 8000544:	b480      	push	{r7}
 8000546:	b085      	sub	sp, #20
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  uint32_t readstatus = 1;
 800054c:	2301      	movs	r3, #1
 800054e:	60fb      	str	r3, [r7, #12]
  uint16_t addressvalue = 0x5555;
 8000550:	f245 5355 	movw	r3, #21845	@ 0x5555
 8000554:	817b      	strh	r3, [r7, #10]

  /* Check each active page address starting from end */
  while (Address <= PAGE0_END_ADDRESS)
 8000556:	e00d      	b.n	8000574 <EE_VerifyPageFullyErased+0x30>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)Address);
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	817b      	strh	r3, [r7, #10]

    /* Compare the read address with the virtual address */
    if (addressvalue != ERASED)
 800055e:	897b      	ldrh	r3, [r7, #10]
 8000560:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000564:	4293      	cmp	r3, r2
 8000566:	d002      	beq.n	800056e <EE_VerifyPageFullyErased+0x2a>
    {

      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 8000568:	2300      	movs	r3, #0
 800056a:	60fb      	str	r3, [r7, #12]

      break;
 800056c:	e006      	b.n	800057c <EE_VerifyPageFullyErased+0x38>
    }
    /* Next address location */
    Address = Address + 4;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	3304      	adds	r3, #4
 8000572:	607b      	str	r3, [r7, #4]
  while (Address <= PAGE0_END_ADDRESS)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4a05      	ldr	r2, [pc, #20]	@ (800058c <EE_VerifyPageFullyErased+0x48>)
 8000578:	4293      	cmp	r3, r2
 800057a:	d3ed      	bcc.n	8000558 <EE_VerifyPageFullyErased+0x14>
  }

  /* Return readstatus value: (0: Page not erased, 1: Page erased) */
  return readstatus;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	b29b      	uxth	r3, r3
}
 8000580:	4618      	mov	r0, r3
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	bc80      	pop	{r7}
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop
 800058c:	0801fc00 	.word	0x0801fc00

08000590 <EE_ReadVariable>:
  *           - 0: if variable was found
  *           - 1: if the variable was not found
  *           - NO_VALID_PAGE: if no valid page was found.
  */
uint16_t EE_ReadVariable(uint16_t VirtAddress, uint16_t* Data)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b086      	sub	sp, #24
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	6039      	str	r1, [r7, #0]
 800059a:	80fb      	strh	r3, [r7, #6]
  uint16_t validpage = PAGE0;
 800059c:	2300      	movs	r3, #0
 800059e:	81fb      	strh	r3, [r7, #14]
  uint16_t addressvalue = 0x5555, readstatus = 1;
 80005a0:	f245 5355 	movw	r3, #21845	@ 0x5555
 80005a4:	81bb      	strh	r3, [r7, #12]
 80005a6:	2301      	movs	r3, #1
 80005a8:	82fb      	strh	r3, [r7, #22]
  uint32_t address = EEPROM_START_ADDRESS, PageStartAddress = EEPROM_START_ADDRESS;
 80005aa:	4b1c      	ldr	r3, [pc, #112]	@ (800061c <EE_ReadVariable+0x8c>)
 80005ac:	613b      	str	r3, [r7, #16]
 80005ae:	4b1b      	ldr	r3, [pc, #108]	@ (800061c <EE_ReadVariable+0x8c>)
 80005b0:	60bb      	str	r3, [r7, #8]

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 80005b2:	2000      	movs	r0, #0
 80005b4:	f000 f8a8 	bl	8000708 <EE_FindValidPage>
 80005b8:	4603      	mov	r3, r0
 80005ba:	81fb      	strh	r3, [r7, #14]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 80005bc:	89fb      	ldrh	r3, [r7, #14]
 80005be:	2bab      	cmp	r3, #171	@ 0xab
 80005c0:	d101      	bne.n	80005c6 <EE_ReadVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80005c2:	23ab      	movs	r3, #171	@ 0xab
 80005c4:	e025      	b.n	8000612 <EE_ReadVariable+0x82>
  }

  /* Get the valid Page start Address */
  PageStartAddress = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 80005c6:	89fb      	ldrh	r3, [r7, #14]
 80005c8:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80005cc:	337e      	adds	r3, #126	@ 0x7e
 80005ce:	029b      	lsls	r3, r3, #10
 80005d0:	60bb      	str	r3, [r7, #8]

  /* Get the valid Page end Address */
  address = (uint32_t)((EEPROM_START_ADDRESS - 2) + (uint32_t)((1 + validpage) * PAGE_SIZE));
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	3301      	adds	r3, #1
 80005d6:	029a      	lsls	r2, r3, #10
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <EE_ReadVariable+0x90>)
 80005da:	4413      	add	r3, r2
 80005dc:	613b      	str	r3, [r7, #16]

  /* Check each active page address starting from end */
  while (address > (PageStartAddress + 2))
 80005de:	e012      	b.n	8000606 <EE_ReadVariable+0x76>
  {
    /* Get the current location content to be compared with virtual address */
    addressvalue = (*(__IO uint16_t*)address);
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	881b      	ldrh	r3, [r3, #0]
 80005e4:	81bb      	strh	r3, [r7, #12]

    /* Compare the read address with the virtual address */
    if (addressvalue == VirtAddress)
 80005e6:	89ba      	ldrh	r2, [r7, #12]
 80005e8:	88fb      	ldrh	r3, [r7, #6]
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d108      	bne.n	8000600 <EE_ReadVariable+0x70>
    {
      /* Get content of Address-2 which is variable value */
      *Data = (*(__IO uint16_t*)(address - 2));
 80005ee:	693b      	ldr	r3, [r7, #16]
 80005f0:	3b02      	subs	r3, #2
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	801a      	strh	r2, [r3, #0]

      /* In case variable value is read, reset readstatus flag */
      readstatus = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	82fb      	strh	r3, [r7, #22]

      break;
 80005fe:	e007      	b.n	8000610 <EE_ReadVariable+0x80>
    }
    else
    {
      /* Next address location */
      address = address - 4;
 8000600:	693b      	ldr	r3, [r7, #16]
 8000602:	3b04      	subs	r3, #4
 8000604:	613b      	str	r3, [r7, #16]
  while (address > (PageStartAddress + 2))
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	3302      	adds	r3, #2
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	429a      	cmp	r2, r3
 800060e:	d8e7      	bhi.n	80005e0 <EE_ReadVariable+0x50>
    }
  }

  /* Return readstatus value: (0: variable exist, 1: variable doesn't exist) */
  return readstatus;
 8000610:	8afb      	ldrh	r3, [r7, #22]
}
 8000612:	4618      	mov	r0, r3
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	0801f800 	.word	0x0801f800
 8000620:	0801f7fe 	.word	0x0801f7fe

08000624 <EE_WriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
uint16_t EE_WriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b084      	sub	sp, #16
 8000628:	af00      	add	r7, sp, #0
 800062a:	4603      	mov	r3, r0
 800062c:	460a      	mov	r2, r1
 800062e:	80fb      	strh	r3, [r7, #6]
 8000630:	4613      	mov	r3, r2
 8000632:	80bb      	strh	r3, [r7, #4]
  uint16_t Status = 0;
 8000634:	2300      	movs	r3, #0
 8000636:	81fb      	strh	r3, [r7, #14]

  /* Write the variable virtual address and value in the EEPROM */
  Status = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 8000638:	88ba      	ldrh	r2, [r7, #4]
 800063a:	88fb      	ldrh	r3, [r7, #6]
 800063c:	4611      	mov	r1, r2
 800063e:	4618      	mov	r0, r3
 8000640:	f000 f8a6 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 8000644:	4603      	mov	r3, r0
 8000646:	81fb      	strh	r3, [r7, #14]

  /* In case the EEPROM active page is full */
  if (Status == PAGE_FULL)
 8000648:	89fb      	ldrh	r3, [r7, #14]
 800064a:	2b80      	cmp	r3, #128	@ 0x80
 800064c:	d107      	bne.n	800065e <EE_WriteVariable+0x3a>
  {
    /* Perform Page transfer */
    Status = EE_PageTransfer(VirtAddress, Data);
 800064e:	88ba      	ldrh	r2, [r7, #4]
 8000650:	88fb      	ldrh	r3, [r7, #6]
 8000652:	4611      	mov	r1, r2
 8000654:	4618      	mov	r0, r3
 8000656:	f000 f8fd 	bl	8000854 <EE_PageTransfer>
 800065a:	4603      	mov	r3, r0
 800065c:	81fb      	strh	r3, [r7, #14]
  }

  /* Return last operation status */
  return Status;
 800065e:	89fb      	ldrh	r3, [r7, #14]
}
 8000660:	4618      	mov	r0, r3
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <EE_Format>:
  * @param  None
  * @retval Status of the last operation (Flash write or erase) done during
  *         EEPROM formating
  */
static HAL_StatusTypeDef EE_Format(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b086      	sub	sp, #24
 800066c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef flashstatus = HAL_OK;
 800066e:	2300      	movs	r3, #0
 8000670:	75fb      	strb	r3, [r7, #23]
  uint32_t page_error = 0;
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
  FLASH_EraseInitTypeDef s_eraseinit;

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000676:	2300      	movs	r3, #0
 8000678:	603b      	str	r3, [r7, #0]
  s_eraseinit.PageAddress = PAGE0_ID;
 800067a:	4b21      	ldr	r3, [pc, #132]	@ (8000700 <EE_Format+0x98>)
 800067c:	60bb      	str	r3, [r7, #8]
  s_eraseinit.NbPages     = 1;
 800067e:	2301      	movs	r3, #1
 8000680:	60fb      	str	r3, [r7, #12]
  /* Erase Page0 */
  if(!EE_VerifyPageFullyErased(PAGE0_BASE_ADDRESS))
 8000682:	481f      	ldr	r0, [pc, #124]	@ (8000700 <EE_Format+0x98>)
 8000684:	f7ff ff5e 	bl	8000544 <EE_VerifyPageFullyErased>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d10d      	bne.n	80006aa <EE_Format+0x42>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800068e:	f107 0210 	add.w	r2, r7, #16
 8000692:	463b      	mov	r3, r7
 8000694:	4611      	mov	r1, r2
 8000696:	4618      	mov	r0, r3
 8000698:	f001 fb76 	bl	8001d88 <HAL_FLASHEx_Erase>
 800069c:	4603      	mov	r3, r0
 800069e:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 80006a0:	7dfb      	ldrb	r3, [r7, #23]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <EE_Format+0x42>
    {
      return flashstatus;
 80006a6:	7dfb      	ldrb	r3, [r7, #23]
 80006a8:	e025      	b.n	80006f6 <EE_Format+0x8e>
    }
  }
  /* Set Page0 as valid page: Write VALID_PAGE at Page0 base address */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, PAGE0_BASE_ADDRESS, VALID_PAGE);
 80006aa:	f04f 0200 	mov.w	r2, #0
 80006ae:	f04f 0300 	mov.w	r3, #0
 80006b2:	4913      	ldr	r1, [pc, #76]	@ (8000700 <EE_Format+0x98>)
 80006b4:	2001      	movs	r0, #1
 80006b6:	f001 fa0f 	bl	8001ad8 <HAL_FLASH_Program>
 80006ba:	4603      	mov	r3, r0
 80006bc:	75fb      	strb	r3, [r7, #23]
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 80006be:	7dfb      	ldrb	r3, [r7, #23]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <EE_Format+0x60>
  {
    return flashstatus;
 80006c4:	7dfb      	ldrb	r3, [r7, #23]
 80006c6:	e016      	b.n	80006f6 <EE_Format+0x8e>
  }

  s_eraseinit.PageAddress = PAGE1_ID;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <EE_Format+0x9c>)
 80006ca:	60bb      	str	r3, [r7, #8]
  /* Erase Page1 */
  if(!EE_VerifyPageFullyErased(PAGE1_BASE_ADDRESS))
 80006cc:	480d      	ldr	r0, [pc, #52]	@ (8000704 <EE_Format+0x9c>)
 80006ce:	f7ff ff39 	bl	8000544 <EE_VerifyPageFullyErased>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d10d      	bne.n	80006f4 <EE_Format+0x8c>
  {
    flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 80006d8:	f107 0210 	add.w	r2, r7, #16
 80006dc:	463b      	mov	r3, r7
 80006de:	4611      	mov	r1, r2
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 fb51 	bl	8001d88 <HAL_FLASHEx_Erase>
 80006e6:	4603      	mov	r3, r0
 80006e8:	75fb      	strb	r3, [r7, #23]
    /* If erase operation was failed, a Flash error code is returned */
    if (flashstatus != HAL_OK)
 80006ea:	7dfb      	ldrb	r3, [r7, #23]
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <EE_Format+0x8c>
    {
      return flashstatus;
 80006f0:	7dfb      	ldrb	r3, [r7, #23]
 80006f2:	e000      	b.n	80006f6 <EE_Format+0x8e>
    }
  }

  return HAL_OK;
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3718      	adds	r7, #24
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	0801f800 	.word	0x0801f800
 8000704:	0801fc00 	.word	0x0801fc00

08000708 <EE_FindValidPage>:
  *     @arg WRITE_IN_VALID_PAGE: write operation from valid page
  * @retval Valid page number (PAGE or PAGE1) or NO_VALID_PAGE in case
  *   of no valid page was found
  */
static uint16_t EE_FindValidPage(uint8_t Operation)
{
 8000708:	b480      	push	{r7}
 800070a:	b085      	sub	sp, #20
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  uint16_t pagestatus0 = 6, pagestatus1 = 6;
 8000712:	2306      	movs	r3, #6
 8000714:	81fb      	strh	r3, [r7, #14]
 8000716:	2306      	movs	r3, #6
 8000718:	81bb      	strh	r3, [r7, #12]

  /* Get Page0 actual status */
  pagestatus0 = (*(__IO uint16_t*)PAGE0_BASE_ADDRESS);
 800071a:	4b1b      	ldr	r3, [pc, #108]	@ (8000788 <EE_FindValidPage+0x80>)
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	81fb      	strh	r3, [r7, #14]

  /* Get Page1 actual status */
  pagestatus1 = (*(__IO uint16_t*)PAGE1_BASE_ADDRESS);
 8000720:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <EE_FindValidPage+0x84>)
 8000722:	881b      	ldrh	r3, [r3, #0]
 8000724:	81bb      	strh	r3, [r7, #12]

  /* Write or read operation */
  switch (Operation)
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d01b      	beq.n	8000764 <EE_FindValidPage+0x5c>
 800072c:	2b01      	cmp	r3, #1
 800072e:	d125      	bne.n	800077c <EE_FindValidPage+0x74>
  {
    case WRITE_IN_VALID_PAGE:   /* ---- Write operation ---- */
      if (pagestatus1 == VALID_PAGE)
 8000730:	89bb      	ldrh	r3, [r7, #12]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d108      	bne.n	8000748 <EE_FindValidPage+0x40>
      {
        /* Page0 receiving data */
        if (pagestatus0 == RECEIVE_DATA)
 8000736:	89fb      	ldrh	r3, [r7, #14]
 8000738:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 800073c:	4293      	cmp	r3, r2
 800073e:	d101      	bne.n	8000744 <EE_FindValidPage+0x3c>
        {
          return PAGE0;         /* Page0 valid */
 8000740:	2300      	movs	r3, #0
 8000742:	e01c      	b.n	800077e <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE1;         /* Page1 valid */
 8000744:	2301      	movs	r3, #1
 8000746:	e01a      	b.n	800077e <EE_FindValidPage+0x76>
        }
      }
      else if (pagestatus0 == VALID_PAGE)
 8000748:	89fb      	ldrh	r3, [r7, #14]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d108      	bne.n	8000760 <EE_FindValidPage+0x58>
      {
        /* Page1 receiving data */
        if (pagestatus1 == RECEIVE_DATA)
 800074e:	89bb      	ldrh	r3, [r7, #12]
 8000750:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 8000754:	4293      	cmp	r3, r2
 8000756:	d101      	bne.n	800075c <EE_FindValidPage+0x54>
        {
          return PAGE1;         /* Page1 valid */
 8000758:	2301      	movs	r3, #1
 800075a:	e010      	b.n	800077e <EE_FindValidPage+0x76>
        }
        else
        {
          return PAGE0;         /* Page0 valid */
 800075c:	2300      	movs	r3, #0
 800075e:	e00e      	b.n	800077e <EE_FindValidPage+0x76>
        }
      }
      else
      {
        return NO_VALID_PAGE;   /* No valid Page */
 8000760:	23ab      	movs	r3, #171	@ 0xab
 8000762:	e00c      	b.n	800077e <EE_FindValidPage+0x76>
      }

    case READ_FROM_VALID_PAGE:  /* ---- Read operation ---- */
      if (pagestatus0 == VALID_PAGE)
 8000764:	89fb      	ldrh	r3, [r7, #14]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d101      	bne.n	800076e <EE_FindValidPage+0x66>
      {
        return PAGE0;           /* Page0 valid */
 800076a:	2300      	movs	r3, #0
 800076c:	e007      	b.n	800077e <EE_FindValidPage+0x76>
      }
      else if (pagestatus1 == VALID_PAGE)
 800076e:	89bb      	ldrh	r3, [r7, #12]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d101      	bne.n	8000778 <EE_FindValidPage+0x70>
      {
        return PAGE1;           /* Page1 valid */
 8000774:	2301      	movs	r3, #1
 8000776:	e002      	b.n	800077e <EE_FindValidPage+0x76>
      }
      else
      {
        return NO_VALID_PAGE ;  /* No valid Page */
 8000778:	23ab      	movs	r3, #171	@ 0xab
 800077a:	e000      	b.n	800077e <EE_FindValidPage+0x76>
      }

    default:
      return PAGE0;             /* Page0 valid */
 800077c:	2300      	movs	r3, #0
  }
}
 800077e:	4618      	mov	r0, r3
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr
 8000788:	0801f800 	.word	0x0801f800
 800078c:	0801fc00 	.word	0x0801fc00

08000790 <EE_VerifyPageFullWriteVariable>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_VerifyPageFullWriteVariable(uint16_t VirtAddress, uint16_t Data)
{
 8000790:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000794:	b086      	sub	sp, #24
 8000796:	af00      	add	r7, sp, #0
 8000798:	4603      	mov	r3, r0
 800079a:	460a      	mov	r2, r1
 800079c:	80fb      	strh	r3, [r7, #6]
 800079e:	4613      	mov	r3, r2
 80007a0:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 80007a2:	2300      	movs	r3, #0
 80007a4:	74fb      	strb	r3, [r7, #19]
  uint16_t validpage = PAGE0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	823b      	strh	r3, [r7, #16]
  uint32_t address = EEPROM_START_ADDRESS, pageendaddress = EEPROM_START_ADDRESS+PAGE_SIZE;
 80007aa:	4b27      	ldr	r3, [pc, #156]	@ (8000848 <EE_VerifyPageFullWriteVariable+0xb8>)
 80007ac:	617b      	str	r3, [r7, #20]
 80007ae:	4b27      	ldr	r3, [pc, #156]	@ (800084c <EE_VerifyPageFullWriteVariable+0xbc>)
 80007b0:	60fb      	str	r3, [r7, #12]

  /* Get valid Page for write operation */
  validpage = EE_FindValidPage(WRITE_IN_VALID_PAGE);
 80007b2:	2001      	movs	r0, #1
 80007b4:	f7ff ffa8 	bl	8000708 <EE_FindValidPage>
 80007b8:	4603      	mov	r3, r0
 80007ba:	823b      	strh	r3, [r7, #16]

  /* Check if there is no valid page */
  if (validpage == NO_VALID_PAGE)
 80007bc:	8a3b      	ldrh	r3, [r7, #16]
 80007be:	2bab      	cmp	r3, #171	@ 0xab
 80007c0:	d101      	bne.n	80007c6 <EE_VerifyPageFullWriteVariable+0x36>
  {
    return  NO_VALID_PAGE;
 80007c2:	23ab      	movs	r3, #171	@ 0xab
 80007c4:	e03b      	b.n	800083e <EE_VerifyPageFullWriteVariable+0xae>
  }

  /* Get the valid Page start address */
  address = (uint32_t)(EEPROM_START_ADDRESS + (uint32_t)(validpage * PAGE_SIZE));
 80007c6:	8a3b      	ldrh	r3, [r7, #16]
 80007c8:	f503 3300 	add.w	r3, r3, #131072	@ 0x20000
 80007cc:	337e      	adds	r3, #126	@ 0x7e
 80007ce:	029b      	lsls	r3, r3, #10
 80007d0:	617b      	str	r3, [r7, #20]

  /* Get the valid Page end address */
  pageendaddress = (uint32_t)((EEPROM_START_ADDRESS - 1) + (uint32_t)((validpage + 1) * PAGE_SIZE));
 80007d2:	8a3b      	ldrh	r3, [r7, #16]
 80007d4:	3301      	adds	r3, #1
 80007d6:	029a      	lsls	r2, r3, #10
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <EE_VerifyPageFullWriteVariable+0xc0>)
 80007da:	4413      	add	r3, r2
 80007dc:	60fb      	str	r3, [r7, #12]

  /* Check each active page address starting from begining */
  while (address < pageendaddress)
 80007de:	e029      	b.n	8000834 <EE_VerifyPageFullWriteVariable+0xa4>
  {
    /* Verify if address and address+2 contents are 0xFFFFFFFF */
    if ((*(__IO uint32_t*)address) == 0xFFFFFFFF)
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007e8:	d121      	bne.n	800082e <EE_VerifyPageFullWriteVariable+0x9e>
    {
      /* Set variable data */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address, Data);
 80007ea:	88bb      	ldrh	r3, [r7, #4]
 80007ec:	2200      	movs	r2, #0
 80007ee:	461c      	mov	r4, r3
 80007f0:	4615      	mov	r5, r2
 80007f2:	4622      	mov	r2, r4
 80007f4:	462b      	mov	r3, r5
 80007f6:	6979      	ldr	r1, [r7, #20]
 80007f8:	2001      	movs	r0, #1
 80007fa:	f001 f96d 	bl	8001ad8 <HAL_FLASH_Program>
 80007fe:	4603      	mov	r3, r0
 8000800:	74fb      	strb	r3, [r7, #19]
      /* If program operation was failed, a Flash error code is returned */
      if (flashstatus != HAL_OK)
 8000802:	7cfb      	ldrb	r3, [r7, #19]
 8000804:	2b00      	cmp	r3, #0
 8000806:	d002      	beq.n	800080e <EE_VerifyPageFullWriteVariable+0x7e>
      {
        return flashstatus;
 8000808:	7cfb      	ldrb	r3, [r7, #19]
 800080a:	b29b      	uxth	r3, r3
 800080c:	e017      	b.n	800083e <EE_VerifyPageFullWriteVariable+0xae>
      }
      /* Set variable virtual address */
      flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, address + 2, VirtAddress);
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	1c99      	adds	r1, r3, #2
 8000812:	88fb      	ldrh	r3, [r7, #6]
 8000814:	2200      	movs	r2, #0
 8000816:	4698      	mov	r8, r3
 8000818:	4691      	mov	r9, r2
 800081a:	4642      	mov	r2, r8
 800081c:	464b      	mov	r3, r9
 800081e:	2001      	movs	r0, #1
 8000820:	f001 f95a 	bl	8001ad8 <HAL_FLASH_Program>
 8000824:	4603      	mov	r3, r0
 8000826:	74fb      	strb	r3, [r7, #19]
      /* Return program operation status */
      return flashstatus;
 8000828:	7cfb      	ldrb	r3, [r7, #19]
 800082a:	b29b      	uxth	r3, r3
 800082c:	e007      	b.n	800083e <EE_VerifyPageFullWriteVariable+0xae>
    }
    else
    {
      /* Next address location */
      address = address + 4;
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	3304      	adds	r3, #4
 8000832:	617b      	str	r3, [r7, #20]
  while (address < pageendaddress)
 8000834:	697a      	ldr	r2, [r7, #20]
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	429a      	cmp	r2, r3
 800083a:	d3d1      	bcc.n	80007e0 <EE_VerifyPageFullWriteVariable+0x50>
    }
  }

  /* Return PAGE_FULL in case the valid page is full */
  return PAGE_FULL;
 800083c:	2380      	movs	r3, #128	@ 0x80
}
 800083e:	4618      	mov	r0, r3
 8000840:	3718      	adds	r7, #24
 8000842:	46bd      	mov	sp, r7
 8000844:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000848:	0801f800 	.word	0x0801f800
 800084c:	0801fc00 	.word	0x0801fc00
 8000850:	0801f7ff 	.word	0x0801f7ff

08000854 <EE_PageTransfer>:
  *           - PAGE_FULL: if valid page is full
  *           - NO_VALID_PAGE: if no valid page was found
  *           - Flash error code: on write Flash error
  */
static uint16_t EE_PageTransfer(uint16_t VirtAddress, uint16_t Data)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08c      	sub	sp, #48	@ 0x30
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	460a      	mov	r2, r1
 800085e:	80fb      	strh	r3, [r7, #6]
 8000860:	4613      	mov	r3, r2
 8000862:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef flashstatus = HAL_OK;
 8000864:	2300      	movs	r3, #0
 8000866:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  uint32_t newpageaddress = EEPROM_START_ADDRESS;
 800086a:	4b53      	ldr	r3, [pc, #332]	@ (80009b8 <EE_PageTransfer+0x164>)
 800086c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t oldpageid = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t validpage = PAGE0, varidx = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	847b      	strh	r3, [r7, #34]	@ 0x22
 8000876:	2300      	movs	r3, #0
 8000878:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t eepromstatus = 0, readstatus = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	843b      	strh	r3, [r7, #32]
 800087e:	2300      	movs	r3, #0
 8000880:	83fb      	strh	r3, [r7, #30]
  uint32_t page_error = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef s_eraseinit;

  /* Get active Page for read operation */
  validpage = EE_FindValidPage(READ_FROM_VALID_PAGE);
 8000886:	2000      	movs	r0, #0
 8000888:	f7ff ff3e 	bl	8000708 <EE_FindValidPage>
 800088c:	4603      	mov	r3, r0
 800088e:	847b      	strh	r3, [r7, #34]	@ 0x22

  if (validpage == PAGE1)       /* Page1 valid */
 8000890:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000892:	2b01      	cmp	r3, #1
 8000894:	d104      	bne.n	80008a0 <EE_PageTransfer+0x4c>
  {
    /* New page address where variable will be moved to */
    newpageaddress = PAGE0_BASE_ADDRESS;
 8000896:	4b48      	ldr	r3, [pc, #288]	@ (80009b8 <EE_PageTransfer+0x164>)
 8000898:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE1_ID;
 800089a:	4b48      	ldr	r3, [pc, #288]	@ (80009bc <EE_PageTransfer+0x168>)
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800089e:	e009      	b.n	80008b4 <EE_PageTransfer+0x60>
  }
  else if (validpage == PAGE0)  /* Page0 valid */
 80008a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d104      	bne.n	80008b0 <EE_PageTransfer+0x5c>
  {
    /* New page address  where variable will be moved to */
    newpageaddress = PAGE1_BASE_ADDRESS;
 80008a6:	4b45      	ldr	r3, [pc, #276]	@ (80009bc <EE_PageTransfer+0x168>)
 80008a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Old page ID where variable will be taken from */
    oldpageid = PAGE0_ID;
 80008aa:	4b43      	ldr	r3, [pc, #268]	@ (80009b8 <EE_PageTransfer+0x164>)
 80008ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008ae:	e001      	b.n	80008b4 <EE_PageTransfer+0x60>
  }
  else
  {
    return NO_VALID_PAGE;       /* No valid Page */
 80008b0:	23ab      	movs	r3, #171	@ 0xab
 80008b2:	e07c      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Set the new Page status to RECEIVE_DATA status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, RECEIVE_DATA);
 80008b4:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80008b8:	f04f 0300 	mov.w	r3, #0
 80008bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80008be:	2001      	movs	r0, #1
 80008c0:	f001 f90a 	bl	8001ad8 <HAL_FLASH_Program>
 80008c4:	4603      	mov	r3, r0
 80008c6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 80008ca:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d003      	beq.n	80008da <EE_PageTransfer+0x86>
  {
    return flashstatus;
 80008d2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	e069      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Write the variable passed as parameter in the new active page */
  eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddress, Data);
 80008da:	88ba      	ldrh	r2, [r7, #4]
 80008dc:	88fb      	ldrh	r3, [r7, #6]
 80008de:	4611      	mov	r1, r2
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff ff55 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 80008e6:	4603      	mov	r3, r0
 80008e8:	843b      	strh	r3, [r7, #32]
  /* If program operation was failed, a Flash error code is returned */
  if (eepromstatus != HAL_OK)
 80008ea:	8c3b      	ldrh	r3, [r7, #32]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <EE_PageTransfer+0xa0>
  {
    return eepromstatus;
 80008f0:	8c3b      	ldrh	r3, [r7, #32]
 80008f2:	e05c      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Transfer process: transfer variables from old to the new active page */
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 80008f4:	2300      	movs	r3, #0
 80008f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80008f8:	e027      	b.n	800094a <EE_PageTransfer+0xf6>
  {
    if (VirtAddVarTab[varidx] != VirtAddress)  /* Check each variable except the one passed as parameter */
 80008fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80008fc:	4a30      	ldr	r2, [pc, #192]	@ (80009c0 <EE_PageTransfer+0x16c>)
 80008fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000902:	88fa      	ldrh	r2, [r7, #6]
 8000904:	429a      	cmp	r2, r3
 8000906:	d01d      	beq.n	8000944 <EE_PageTransfer+0xf0>
    {
      /* Read the other last variable updates */
      readstatus = EE_ReadVariable(VirtAddVarTab[varidx], &DataVar);
 8000908:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800090a:	4a2d      	ldr	r2, [pc, #180]	@ (80009c0 <EE_PageTransfer+0x16c>)
 800090c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000910:	492c      	ldr	r1, [pc, #176]	@ (80009c4 <EE_PageTransfer+0x170>)
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fe3c 	bl	8000590 <EE_ReadVariable>
 8000918:	4603      	mov	r3, r0
 800091a:	83fb      	strh	r3, [r7, #30]
      /* In case variable corresponding to the virtual address was found */
      if (readstatus != 0x1)
 800091c:	8bfb      	ldrh	r3, [r7, #30]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d010      	beq.n	8000944 <EE_PageTransfer+0xf0>
      {
        /* Transfer the variable to the new active page */
        eepromstatus = EE_VerifyPageFullWriteVariable(VirtAddVarTab[varidx], DataVar);
 8000922:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000924:	4a26      	ldr	r2, [pc, #152]	@ (80009c0 <EE_PageTransfer+0x16c>)
 8000926:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800092a:	4a26      	ldr	r2, [pc, #152]	@ (80009c4 <EE_PageTransfer+0x170>)
 800092c:	8812      	ldrh	r2, [r2, #0]
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff2d 	bl	8000790 <EE_VerifyPageFullWriteVariable>
 8000936:	4603      	mov	r3, r0
 8000938:	843b      	strh	r3, [r7, #32]
        /* If program operation was failed, a Flash error code is returned */
        if (eepromstatus != HAL_OK)
 800093a:	8c3b      	ldrh	r3, [r7, #32]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <EE_PageTransfer+0xf0>
        {
          return eepromstatus;
 8000940:	8c3b      	ldrh	r3, [r7, #32]
 8000942:	e034      	b.n	80009ae <EE_PageTransfer+0x15a>
  for (varidx = 0; varidx < NB_OF_VAR; varidx++)
 8000944:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000946:	3301      	adds	r3, #1
 8000948:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800094a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800094c:	2b00      	cmp	r3, #0
 800094e:	d0d4      	beq.n	80008fa <EE_PageTransfer+0xa6>
        }
      }
    }
  }

  s_eraseinit.TypeErase   = FLASH_TYPEERASE_PAGES;
 8000950:	2300      	movs	r3, #0
 8000952:	60bb      	str	r3, [r7, #8]
  s_eraseinit.PageAddress = oldpageid;
 8000954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000956:	613b      	str	r3, [r7, #16]
  s_eraseinit.NbPages     = 1;
 8000958:	2301      	movs	r3, #1
 800095a:	617b      	str	r3, [r7, #20]

  /* Erase the old Page: Set old Page status to ERASED status */
  flashstatus = HAL_FLASHEx_Erase(&s_eraseinit, &page_error);
 800095c:	f107 0218 	add.w	r2, r7, #24
 8000960:	f107 0308 	add.w	r3, r7, #8
 8000964:	4611      	mov	r1, r2
 8000966:	4618      	mov	r0, r3
 8000968:	f001 fa0e 	bl	8001d88 <HAL_FLASHEx_Erase>
 800096c:	4603      	mov	r3, r0
 800096e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* If erase operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8000972:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000976:	2b00      	cmp	r3, #0
 8000978:	d003      	beq.n	8000982 <EE_PageTransfer+0x12e>
  {
    return flashstatus;
 800097a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800097e:	b29b      	uxth	r3, r3
 8000980:	e015      	b.n	80009ae <EE_PageTransfer+0x15a>
  }

  /* Set new Page status to VALID_PAGE status */
  flashstatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, newpageaddress, VALID_PAGE);
 8000982:	f04f 0200 	mov.w	r2, #0
 8000986:	f04f 0300 	mov.w	r3, #0
 800098a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800098c:	2001      	movs	r0, #1
 800098e:	f001 f8a3 	bl	8001ad8 <HAL_FLASH_Program>
 8000992:	4603      	mov	r3, r0
 8000994:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  /* If program operation was failed, a Flash error code is returned */
  if (flashstatus != HAL_OK)
 8000998:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800099c:	2b00      	cmp	r3, #0
 800099e:	d003      	beq.n	80009a8 <EE_PageTransfer+0x154>
  {
    return flashstatus;
 80009a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009a4:	b29b      	uxth	r3, r3
 80009a6:	e002      	b.n	80009ae <EE_PageTransfer+0x15a>
  }



  /* Return last operation flash status */
  return flashstatus;
 80009a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80009ac:	b29b      	uxth	r3, r3
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3730      	adds	r7, #48	@ 0x30
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	0801f800 	.word	0x0801f800
 80009bc:	0801fc00 	.word	0x0801fc00
 80009c0:	20000000 	.word	0x20000000
 80009c4:	2000019c 	.word	0x2000019c

080009c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b088      	sub	sp, #32
 80009cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ce:	f107 0310 	add.w	r3, r7, #16
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009dc:	4b24      	ldr	r3, [pc, #144]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009de:	699b      	ldr	r3, [r3, #24]
 80009e0:	4a23      	ldr	r2, [pc, #140]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009e2:	f043 0320 	orr.w	r3, r3, #32
 80009e6:	6193      	str	r3, [r2, #24]
 80009e8:	4b21      	ldr	r3, [pc, #132]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009ea:	699b      	ldr	r3, [r3, #24]
 80009ec:	f003 0320 	and.w	r3, r3, #32
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	4a1d      	ldr	r2, [pc, #116]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 80009fa:	f043 0308 	orr.w	r3, r3, #8
 80009fe:	6193      	str	r3, [r2, #24]
 8000a00:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f003 0308 	and.w	r3, r3, #8
 8000a08:	60bb      	str	r3, [r7, #8]
 8000a0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a0c:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a0e:	699b      	ldr	r3, [r3, #24]
 8000a10:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	6193      	str	r3, [r2, #24]
 8000a18:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <MX_GPIO_Init+0xa8>)
 8000a1a:	699b      	ldr	r3, [r3, #24]
 8000a1c:	f003 0304 	and.w	r3, r3, #4
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, INB_Pin|INA_Pin|OK_Pin|FAULT_Pin, GPIO_PIN_RESET);
 8000a24:	2200      	movs	r2, #0
 8000a26:	f646 0104 	movw	r1, #26628	@ 0x6804
 8000a2a:	4812      	ldr	r0, [pc, #72]	@ (8000a74 <MX_GPIO_Init+0xac>)
 8000a2c:	f001 fbd8 	bl	80021e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = INB_Pin|INA_Pin|OK_Pin|FAULT_Pin;
 8000a30:	f646 0304 	movw	r3, #26628	@ 0x6804
 8000a34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a36:	2301      	movs	r3, #1
 8000a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	4619      	mov	r1, r3
 8000a48:	480a      	ldr	r0, [pc, #40]	@ (8000a74 <MX_GPIO_Init+0xac>)
 8000a4a:	f001 fa45 	bl	8001ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = RE_Pin|DE_Pin;
 8000a4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 0310 	add.w	r3, r7, #16
 8000a60:	4619      	mov	r1, r3
 8000a62:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <MX_GPIO_Init+0xac>)
 8000a64:	f001 fa38 	bl	8001ed8 <HAL_GPIO_Init>

}
 8000a68:	bf00      	nop
 8000a6a:	3720      	adds	r7, #32
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40021000 	.word	0x40021000
 8000a74:	40010c00 	.word	0x40010c00

08000a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a7c:	f000 fcce 	bl	800141c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a80:	f000 f82a 	bl	8000ad8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a84:	f7ff ffa0 	bl	80009c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a88:	f7ff fb60 	bl	800014c <MX_DMA_Init>
  MX_TIM2_Init();
 8000a8c:	f000 fb38 	bl	8001100 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000a90:	f000 fbf0 	bl	8001274 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8000a94:	f008 fb9c 	bl	80091d0 <MX_USB_DEVICE_Init>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, mtDriverBoard.rxBuffer, (sizeof(mtDriverBoard.rxBuffer)/sizeof(mtDriverBoard.rxBuffer[0])));
 8000a98:	220a      	movs	r2, #10
 8000a9a:	490c      	ldr	r1, [pc, #48]	@ (8000acc <main+0x54>)
 8000a9c:	480c      	ldr	r0, [pc, #48]	@ (8000ad0 <main+0x58>)
 8000a9e:	f004 f995 	bl	8004dcc <HAL_UARTEx_ReceiveToIdle_DMA>

  HAL_FLASH_Unlock();
 8000aa2:	f001 f889 	bl	8001bb8 <HAL_FLASH_Unlock>

  if(EE_Init() != HAL_OK){
 8000aa6:	f7ff fb6f 	bl	8000188 <EE_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <main+0x3c>
  	Error_Handler();
 8000ab0:	f000 f8c4 	bl	8000c3c <Error_Handler>
  }

  if(EE_ReadVariable(0x0001, &unique_board_id) != HAL_OK){
 8000ab4:	4907      	ldr	r1, [pc, #28]	@ (8000ad4 <main+0x5c>)
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f7ff fd6a 	bl	8000590 <EE_ReadVariable>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <main+0x4e>
    Error_Handler();
 8000ac2:	f000 f8bb 	bl	8000c3c <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MTDRIVER_USBCDC_RxCallback();
 8000ac6:	f000 f861 	bl	8000b8c <MTDRIVER_USBCDC_RxCallback>
 8000aca:	e7fc      	b.n	8000ac6 <main+0x4e>
 8000acc:	200001ae 	.word	0x200001ae
 8000ad0:	20000220 	.word	0x20000220
 8000ad4:	2000019e 	.word	0x2000019e

08000ad8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b094      	sub	sp, #80	@ 0x50
 8000adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ade:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ae2:	2228      	movs	r2, #40	@ 0x28
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f008 ffe8 	bl	8009abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b12:	2300      	movs	r3, #0
 8000b14:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b16:	2301      	movs	r3, #1
 8000b18:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1a:	2302      	movs	r3, #2
 8000b1c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b1e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b24:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f003 f8dc 	bl	8003cec <HAL_RCC_OscConfig>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000b3a:	f000 f87f 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3e:	230f      	movs	r3, #15
 8000b40:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b46:	2300      	movs	r3, #0
 8000b48:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b4e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	2102      	movs	r1, #2
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f003 fb48 	bl	80041f0 <HAL_RCC_ClockConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000b66:	f000 f869 	bl	8000c3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000b6a:	2310      	movs	r3, #16
 8000b6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	4618      	mov	r0, r3
 8000b76:	f003 fcc9 	bl	800450c <HAL_RCCEx_PeriphCLKConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000b80:	f000 f85c 	bl	8000c3c <Error_Handler>
  }
}
 8000b84:	bf00      	nop
 8000b86:	3750      	adds	r7, #80	@ 0x50
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <MTDRIVER_USBCDC_RxCallback>:

/* USER CODE BEGIN 4 */
void MTDRIVER_USBCDC_RxCallback(){
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
	if(usbcdcRxFlag){
 8000b90:	4b16      	ldr	r3, [pc, #88]	@ (8000bec <MTDRIVER_USBCDC_RxCallback+0x60>)
 8000b92:	781b      	ldrb	r3, [r3, #0]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d004      	beq.n	8000ba2 <MTDRIVER_USBCDC_RxCallback+0x16>
		MTDRIVER_USBCDC_RX_ReceiveData();
 8000b98:	f000 fa28 	bl	8000fec <MTDRIVER_USBCDC_RX_ReceiveData>
		usbcdcRxFlag = 0;
 8000b9c:	4b13      	ldr	r3, [pc, #76]	@ (8000bec <MTDRIVER_USBCDC_RxCallback+0x60>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	701a      	strb	r2, [r3, #0]
	}

	if(usbcdcRxOkFlag){
 8000ba2:	4b13      	ldr	r3, [pc, #76]	@ (8000bf0 <MTDRIVER_USBCDC_RxCallback+0x64>)
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d01d      	beq.n	8000be6 <MTDRIVER_USBCDC_RxCallback+0x5a>
		if(dataContent == MT_DRIVER_UNIQUE_BOARD_ID){
 8000baa:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <MTDRIVER_USBCDC_RxCallback+0x68>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d116      	bne.n	8000be0 <MTDRIVER_USBCDC_RxCallback+0x54>
			if(EE_WriteVariable(0x0001, data) != HAL_OK){
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MTDRIVER_USBCDC_RxCallback+0x6c>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	2001      	movs	r0, #1
 8000bba:	f7ff fd33 	bl	8000624 <EE_WriteVariable>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d002      	beq.n	8000bca <MTDRIVER_USBCDC_RxCallback+0x3e>
				Error_Handler();
 8000bc4:	f000 f83a 	bl	8000c3c <Error_Handler>
 8000bc8:	e008      	b.n	8000bdc <MTDRIVER_USBCDC_RxCallback+0x50>
			}
			else{
				if(EE_ReadVariable(0x0001, &unique_board_id) != HAL_OK){
 8000bca:	490c      	ldr	r1, [pc, #48]	@ (8000bfc <MTDRIVER_USBCDC_RxCallback+0x70>)
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f7ff fcdf 	bl	8000590 <EE_ReadVariable>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MTDRIVER_USBCDC_RxCallback+0x50>
					Error_Handler();
 8000bd8:	f000 f830 	bl	8000c3c <Error_Handler>
				}

			}
			HAL_FLASH_Lock();
 8000bdc:	f001 f812 	bl	8001c04 <HAL_FLASH_Lock>
		}

		usbcdcRxOkFlag = 0;
 8000be0:	4b03      	ldr	r3, [pc, #12]	@ (8000bf0 <MTDRIVER_USBCDC_RxCallback+0x64>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	701a      	strb	r2, [r3, #0]

	}
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200001d3 	.word	0x200001d3
 8000bf0:	200001d4 	.word	0x200001d4
 8000bf4:	200001d5 	.word	0x200001d5
 8000bf8:	200001d6 	.word	0x200001d6
 8000bfc:	2000019e 	.word	0x2000019e

08000c00 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1){
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a07      	ldr	r2, [pc, #28]	@ (8000c2c <HAL_UART_RxCpltCallback+0x2c>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d107      	bne.n	8000c22 <HAL_UART_RxCpltCallback+0x22>
		MTDRIVER_RS485_RX_ReceiveData(&mtDriverBoard);
 8000c12:	4807      	ldr	r0, [pc, #28]	@ (8000c30 <HAL_UART_RxCpltCallback+0x30>)
 8000c14:	f000 f8f4 	bl	8000e00 <MTDRIVER_RS485_RX_ReceiveData>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart1, mtDriverBoard.rxBuffer, 10);
 8000c18:	220a      	movs	r2, #10
 8000c1a:	4906      	ldr	r1, [pc, #24]	@ (8000c34 <HAL_UART_RxCpltCallback+0x34>)
 8000c1c:	4806      	ldr	r0, [pc, #24]	@ (8000c38 <HAL_UART_RxCpltCallback+0x38>)
 8000c1e:	f004 f8d5 	bl	8004dcc <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40013800 	.word	0x40013800
 8000c30:	200001a0 	.word	0x200001a0
 8000c34:	200001ae 	.word	0x200001ae
 8000c38:	20000220 	.word	0x20000220

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <Error_Handler+0x8>

08000c48 <MTDRIVER_RS485_RX_StateMachine>:
	/* RECEIVING MODE: RE: 0, DE: 0 */
	HAL_GPIO_WritePin(mtDriverBoard.GPIO_Receiver_Enable_Port, mtDriverBoard.GPIO_Receiver_Enable_Pin, 0);
	HAL_GPIO_WritePin(mtDriverBoard.GPIO_Driver_Enable_Port, mtDriverBoard.GPIO_Driver_Enable_Pin, 0);
}

void MTDRIVER_RS485_RX_StateMachine(uint8_t state){
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
	mtDriverBoard.state = state;
 8000c52:	4a04      	ldr	r2, [pc, #16]	@ (8000c64 <MTDRIVER_RS485_RX_StateMachine+0x1c>)
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bc80      	pop	{r7}
 8000c62:	4770      	bx	lr
 8000c64:	200001a0 	.word	0x200001a0

08000c68 <MTDRIVER_RS485_RX_ScanningHeader>:

void MTDRIVER_RS485_RX_ScanningHeader(){
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
	if(mtDriverBoard.rxBuffer[0] == 0x55){
 8000c6c:	4b04      	ldr	r3, [pc, #16]	@ (8000c80 <MTDRIVER_RS485_RX_ScanningHeader+0x18>)
 8000c6e:	7b9b      	ldrb	r3, [r3, #14]
 8000c70:	2b55      	cmp	r3, #85	@ 0x55
 8000c72:	d102      	bne.n	8000c7a <MTDRIVER_RS485_RX_ScanningHeader+0x12>
		MTDRIVER_RS485_RX_StateMachine(1);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f7ff ffe7 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
	}
}
 8000c7a:	bf00      	nop
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	200001a0 	.word	0x200001a0

08000c84 <MTDRIVER_RS485_RX_CheckDevice>:

void MTDRIVER_RS485_RX_CheckDevice(){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0

	if(mtDriverBoard.state == 1){
 8000c88:	4b09      	ldr	r3, [pc, #36]	@ (8000cb0 <MTDRIVER_RS485_RX_CheckDevice+0x2c>)
 8000c8a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000c8e:	2b01      	cmp	r3, #1
 8000c90:	d10b      	bne.n	8000caa <MTDRIVER_RS485_RX_CheckDevice+0x26>
			if(mtDriverBoard.rxBuffer[1] == MT_DRIVER_ID){
 8000c92:	4b07      	ldr	r3, [pc, #28]	@ (8000cb0 <MTDRIVER_RS485_RX_CheckDevice+0x2c>)
 8000c94:	7bdb      	ldrb	r3, [r3, #15]
 8000c96:	2b15      	cmp	r3, #21
 8000c98:	d107      	bne.n	8000caa <MTDRIVER_RS485_RX_CheckDevice+0x26>
				mtDriverBoard.targetDeviceID = mtDriverBoard.rxBuffer[1];
 8000c9a:	4b05      	ldr	r3, [pc, #20]	@ (8000cb0 <MTDRIVER_RS485_RX_CheckDevice+0x2c>)
 8000c9c:	7bda      	ldrb	r2, [r3, #15]
 8000c9e:	4b04      	ldr	r3, [pc, #16]	@ (8000cb0 <MTDRIVER_RS485_RX_CheckDevice+0x2c>)
 8000ca0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
				MTDRIVER_RS485_RX_StateMachine(2);
 8000ca4:	2002      	movs	r0, #2
 8000ca6:	f7ff ffcf 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
			}
	}
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	200001a0 	.word	0x200001a0

08000cb4 <CheckDataContent.0>:


void MTDRIVER_RS485_RX_CheckDataContent(){

	uint8_t CheckDataContent(uint8_t dataContentList[], uint8_t length){
 8000cb4:	b480      	push	{r7}
 8000cb6:	b087      	sub	sp, #28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	72fb      	strb	r3, [r7, #11]
 8000cc0:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	e00c      	b.n	8000ce4 <CheckDataContent.0+0x30>
			if(mtDriverBoard.rxBuffer[2] == dataContentList[i]){
 8000cca:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf8 <CheckDataContent.0+0x44>)
 8000ccc:	7c1a      	ldrb	r2, [r3, #16]
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	68f9      	ldr	r1, [r7, #12]
 8000cd2:	440b      	add	r3, r1
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d101      	bne.n	8000cde <CheckDataContent.0+0x2a>
				return 1;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e007      	b.n	8000cee <CheckDataContent.0+0x3a>
		for(int i = 0; i < length; i++){
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	3301      	adds	r3, #1
 8000ce2:	617b      	str	r3, [r7, #20]
 8000ce4:	7afb      	ldrb	r3, [r7, #11]
 8000ce6:	697a      	ldr	r2, [r7, #20]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	dbee      	blt.n	8000cca <CheckDataContent.0+0x16>
			}
		}
		return 0;
 8000cec:	2300      	movs	r3, #0
	}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	371c      	adds	r7, #28
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	200001a0 	.word	0x200001a0

08000cfc <MTDRIVER_RS485_RX_CheckDataContent>:
void MTDRIVER_RS485_RX_CheckDataContent(){
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	f107 0310 	add.w	r3, r7, #16
 8000d06:	607b      	str	r3, [r7, #4]

	if(mtDriverBoard.state == 2){
 8000d08:	4b1c      	ldr	r3, [pc, #112]	@ (8000d7c <MTDRIVER_RS485_RX_CheckDataContent+0x80>)
 8000d0a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000d0e:	2b02      	cmp	r3, #2
 8000d10:	d131      	bne.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>

		if(mtDriverBoard.rxBuffer[1] == MT_DRIVER_ID){
 8000d12:	4b1a      	ldr	r3, [pc, #104]	@ (8000d7c <MTDRIVER_RS485_RX_CheckDataContent+0x80>)
 8000d14:	7bdb      	ldrb	r3, [r3, #15]
 8000d16:	2b15      	cmp	r3, #21
 8000d18:	d12d      	bne.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>
			uint8_t MT_DRIVER_DATA_CONTENT[] = {0x01, 0x02, 0x03, 0x04};
 8000d1a:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <MTDRIVER_RS485_RX_CheckDataContent+0x84>)
 8000d1c:	603b      	str	r3, [r7, #0]
			if(CheckDataContent(MT_DRIVER_DATA_CONTENT, 4) == 0){
 8000d1e:	463b      	mov	r3, r7
 8000d20:	1d3a      	adds	r2, r7, #4
 8000d22:	4694      	mov	ip, r2
 8000d24:	2104      	movs	r1, #4
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff ffc4 	bl	8000cb4 <CheckDataContent.0>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d020      	beq.n	8000d74 <MTDRIVER_RS485_RX_CheckDataContent+0x78>
				return;
			}
			switch(mtDriverBoard.rxBuffer[2]){
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <MTDRIVER_RS485_RX_CheckDataContent+0x80>)
 8000d34:	7c1b      	ldrb	r3, [r3, #16]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	2b03      	cmp	r3, #3
 8000d3a:	d81c      	bhi.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>
 8000d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d44 <MTDRIVER_RS485_RX_CheckDataContent+0x48>)
 8000d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d42:	bf00      	nop
 8000d44:	08000d55 	.word	0x08000d55
 8000d48:	08000d5d 	.word	0x08000d5d
 8000d4c:	08000d65 	.word	0x08000d65
 8000d50:	08000d6d 	.word	0x08000d6d
				case 0x01:
					MTDRIVER_RS485_RX_StateMachine(3);
 8000d54:	2003      	movs	r0, #3
 8000d56:	f7ff ff77 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
					break;
 8000d5a:	e00c      	b.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>
				case 0x02:
					MTDRIVER_RS485_RX_StateMachine(3);
 8000d5c:	2003      	movs	r0, #3
 8000d5e:	f7ff ff73 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
					break;
 8000d62:	e008      	b.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>
				case 0x03:
					MTDRIVER_RS485_RX_StateMachine(3);
 8000d64:	2003      	movs	r0, #3
 8000d66:	f7ff ff6f 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
					break;
 8000d6a:	e004      	b.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>
				case 0x04:
					MTDRIVER_RS485_RX_StateMachine(3);
 8000d6c:	2003      	movs	r0, #3
 8000d6e:	f7ff ff6b 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
					break;
 8000d72:	e000      	b.n	8000d76 <MTDRIVER_RS485_RX_CheckDataContent+0x7a>
				return;
 8000d74:	bf00      	nop
			}

		}
	}

}
 8000d76:	3708      	adds	r7, #8
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	200001a0 	.word	0x200001a0
 8000d80:	04030201 	.word	0x04030201

08000d84 <MTDRIVER_RS485_RX_VerifyDataPacket>:

int MTDRIVER_RS485_RX_VerifyDataPacket(){
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0

	if(mtDriverBoard.state == 3){
 8000d88:	4b11      	ldr	r3, [pc, #68]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000d8a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d118      	bne.n	8000dc4 <MTDRIVER_RS485_RX_VerifyDataPacket+0x40>
		mtDriverBoard.checksum = 0x55 | mtDriverBoard.rxBuffer[1] | mtDriverBoard.rxBuffer[2] | mtDriverBoard.rxBuffer[3];
 8000d92:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000d94:	7bda      	ldrb	r2, [r3, #15]
 8000d96:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000d98:	7c1b      	ldrb	r3, [r3, #16]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000da0:	7c5b      	ldrb	r3, [r3, #17]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000daa:	b2da      	uxtb	r2, r3
 8000dac:	4b08      	ldr	r3, [pc, #32]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000dae:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

		if(mtDriverBoard.checksum == mtDriverBoard.rxBuffer[4]){
 8000db2:	4b07      	ldr	r3, [pc, #28]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000db4:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 8000db8:	4b05      	ldr	r3, [pc, #20]	@ (8000dd0 <MTDRIVER_RS485_RX_VerifyDataPacket+0x4c>)
 8000dba:	7c9b      	ldrb	r3, [r3, #18]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d101      	bne.n	8000dc4 <MTDRIVER_RS485_RX_VerifyDataPacket+0x40>
			return 1;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e000      	b.n	8000dc6 <MTDRIVER_RS485_RX_VerifyDataPacket+0x42>
		}

	}
	return 0;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bc80      	pop	{r7}
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	200001a0 	.word	0x200001a0

08000dd4 <MTDRIVER_RS485_RX_ReceiveVerifiedData>:

void MTDRIVER_RS485_RX_ReceiveVerifiedData(){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0
	if(MTDRIVER_RS485_RX_VerifyDataPacket() == 1){
 8000dd8:	f7ff ffd4 	bl	8000d84 <MTDRIVER_RS485_RX_VerifyDataPacket>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d109      	bne.n	8000df6 <MTDRIVER_RS485_RX_ReceiveVerifiedData+0x22>
		mtDriverBoard.dataContent = mtDriverBoard.rxBuffer[2];
 8000de2:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <MTDRIVER_RS485_RX_ReceiveVerifiedData+0x28>)
 8000de4:	7c1a      	ldrb	r2, [r3, #16]
 8000de6:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <MTDRIVER_RS485_RX_ReceiveVerifiedData+0x28>)
 8000de8:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
		mtDriverBoard.data = mtDriverBoard.rxBuffer[3];
 8000dec:	4b03      	ldr	r3, [pc, #12]	@ (8000dfc <MTDRIVER_RS485_RX_ReceiveVerifiedData+0x28>)
 8000dee:	7c5a      	ldrb	r2, [r3, #17]
 8000df0:	4b02      	ldr	r3, [pc, #8]	@ (8000dfc <MTDRIVER_RS485_RX_ReceiveVerifiedData+0x28>)
 8000df2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	}
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	200001a0 	.word	0x200001a0

08000e00 <MTDRIVER_RS485_RX_ReceiveData>:

void MTDRIVER_RS485_RX_ReceiveData(){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	MTDRIVER_RS485_RX_ScanningHeader(); //Waiting for Protocol Header (0x55)
 8000e04:	f7ff ff30 	bl	8000c68 <MTDRIVER_RS485_RX_ScanningHeader>
	MTDRIVER_RS485_RX_CheckDevice(); //If header found, check next byte (device ID byte)
 8000e08:	f7ff ff3c 	bl	8000c84 <MTDRIVER_RS485_RX_CheckDevice>
	MTDRIVER_RS485_RX_CheckDataContent(); //If device ID is existent, verify if data content is existent
 8000e0c:	f7ff ff76 	bl	8000cfc <MTDRIVER_RS485_RX_CheckDataContent>
	MTDRIVER_RS485_RX_VerifyDataPacket(); //Detect data errors
 8000e10:	f7ff ffb8 	bl	8000d84 <MTDRIVER_RS485_RX_VerifyDataPacket>
	MTDRIVER_RS485_RX_ReceiveVerifiedData();  //Process legitimate data
 8000e14:	f7ff ffde 	bl	8000dd4 <MTDRIVER_RS485_RX_ReceiveVerifiedData>
	MTDRIVER_RS485_RX_StateMachine(0); //Reset State Machine to State 0
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f7ff ff15 	bl	8000c48 <MTDRIVER_RS485_RX_StateMachine>
}
 8000e1e:	bf00      	nop
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <MTDRIVER_USBCDC_RX_StateMachine>:
uint8_t dataContent;
uint8_t data;
uint8_t checksum;


void MTDRIVER_USBCDC_RX_StateMachine(uint8_t state){
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	71fb      	strb	r3, [r7, #7]
	usbcdcRxState = state;
 8000e2e:	4a04      	ldr	r2, [pc, #16]	@ (8000e40 <MTDRIVER_USBCDC_RX_StateMachine+0x1c>)
 8000e30:	79fb      	ldrb	r3, [r7, #7]
 8000e32:	7013      	strb	r3, [r2, #0]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200001d2 	.word	0x200001d2

08000e44 <MTDRIVER_USBCDC_RX_ScanningHeader>:

void MTDRIVER_USBCDC_RX_ScanningHeader(){
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	if(usbcdcRxBuffer[0] == HEADER_BYTE){
 8000e48:	4b04      	ldr	r3, [pc, #16]	@ (8000e5c <MTDRIVER_USBCDC_RX_ScanningHeader+0x18>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	2b55      	cmp	r3, #85	@ 0x55
 8000e4e:	d102      	bne.n	8000e56 <MTDRIVER_USBCDC_RX_ScanningHeader+0x12>
		MTDRIVER_USBCDC_RX_StateMachine(1);
 8000e50:	2001      	movs	r0, #1
 8000e52:	f7ff ffe7 	bl	8000e24 <MTDRIVER_USBCDC_RX_StateMachine>
	}
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	200001c8 	.word	0x200001c8

08000e60 <MTDRIVER_USBCDC_RX_CheckDevice>:

void MTDRIVER_USBCDC_RX_CheckDevice(){
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
	uint8_t deviceList[] = {0x10, 0x11, 0x12, 0x13, 0x14, 0x15};
 8000e66:	4a14      	ldr	r2, [pc, #80]	@ (8000eb8 <MTDRIVER_USBCDC_RX_CheckDevice+0x58>)
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e6e:	6018      	str	r0, [r3, #0]
 8000e70:	3304      	adds	r3, #4
 8000e72:	8019      	strh	r1, [r3, #0]
	uint8_t length;

	if(usbcdcRxState == 1){
 8000e74:	4b11      	ldr	r3, [pc, #68]	@ (8000ebc <MTDRIVER_USBCDC_RX_CheckDevice+0x5c>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d118      	bne.n	8000eae <MTDRIVER_USBCDC_RX_CheckDevice+0x4e>
		length = sizeof(deviceList) / sizeof(deviceList[0]);
 8000e7c:	2306      	movs	r3, #6
 8000e7e:	72fb      	strb	r3, [r7, #11]
		for(int i = 0; i < length; i++){
 8000e80:	2300      	movs	r3, #0
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	e00f      	b.n	8000ea6 <MTDRIVER_USBCDC_RX_CheckDevice+0x46>
			if(usbcdcRxBuffer[1] == deviceList[i]){
 8000e86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <MTDRIVER_USBCDC_RX_CheckDevice+0x60>)
 8000e88:	785a      	ldrb	r2, [r3, #1]
 8000e8a:	1d39      	adds	r1, r7, #4
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	440b      	add	r3, r1
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d104      	bne.n	8000ea0 <MTDRIVER_USBCDC_RX_CheckDevice+0x40>
				MTDRIVER_USBCDC_RX_StateMachine(2);
 8000e96:	2002      	movs	r0, #2
 8000e98:	f7ff ffc4 	bl	8000e24 <MTDRIVER_USBCDC_RX_StateMachine>
				break;
 8000e9c:	bf00      	nop
			}
		}
	}

}
 8000e9e:	e006      	b.n	8000eae <MTDRIVER_USBCDC_RX_CheckDevice+0x4e>
		for(int i = 0; i < length; i++){
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	60fb      	str	r3, [r7, #12]
 8000ea6:	7afb      	ldrb	r3, [r7, #11]
 8000ea8:	68fa      	ldr	r2, [r7, #12]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	dbeb      	blt.n	8000e86 <MTDRIVER_USBCDC_RX_CheckDevice+0x26>
}
 8000eae:	bf00      	nop
 8000eb0:	3710      	adds	r7, #16
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	08009b2c 	.word	0x08009b2c
 8000ebc:	200001d2 	.word	0x200001d2
 8000ec0:	200001c8 	.word	0x200001c8

08000ec4 <CheckDataContent.0>:

void MTDRIVER_USBCDC_RX_CheckDataContent(){

	uint8_t CheckDataContent(uint8_t dataContentList[], uint8_t length){
 8000ec4:	b480      	push	{r7}
 8000ec6:	b087      	sub	sp, #28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	72fb      	strb	r3, [r7, #11]
 8000ed0:	f8c7 c004 	str.w	ip, [r7, #4]

		for(int i = 0; i < length; i++){
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
 8000ed8:	e00c      	b.n	8000ef4 <CheckDataContent.0+0x30>
			if(usbcdcRxBuffer[2] == dataContentList[i]){
 8000eda:	4b0b      	ldr	r3, [pc, #44]	@ (8000f08 <CheckDataContent.0+0x44>)
 8000edc:	789a      	ldrb	r2, [r3, #2]
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	68f9      	ldr	r1, [r7, #12]
 8000ee2:	440b      	add	r3, r1
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d101      	bne.n	8000eee <CheckDataContent.0+0x2a>
				return 1;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e007      	b.n	8000efe <CheckDataContent.0+0x3a>
		for(int i = 0; i < length; i++){
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	7afb      	ldrb	r3, [r7, #11]
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	dbee      	blt.n	8000eda <CheckDataContent.0+0x16>
			}
		}
		return 0;
 8000efc:	2300      	movs	r3, #0
	}
 8000efe:	4618      	mov	r0, r3
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	200001c8 	.word	0x200001c8

08000f0c <MTDRIVER_USBCDC_RX_CheckDataContent>:
void MTDRIVER_USBCDC_RX_CheckDataContent(){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	f107 0310 	add.w	r3, r7, #16
 8000f16:	607b      	str	r3, [r7, #4]

	if(usbcdcRxState == 2){
 8000f18:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <MTDRIVER_USBCDC_RX_CheckDataContent+0x4c>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d118      	bne.n	8000f52 <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>

		//Device ID (0x10): Power Management Board

		if(usbcdcRxBuffer[1] == MT_DRIVER_ID){
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MTDRIVER_USBCDC_RX_CheckDataContent+0x50>)
 8000f22:	785b      	ldrb	r3, [r3, #1]
 8000f24:	2b15      	cmp	r3, #21
 8000f26:	d114      	bne.n	8000f52 <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>
			uint8_t MT_DRIVER_DATA_CONTENT[] = {0x01, 0x02, 0x03, 0x04};
 8000f28:	4b0d      	ldr	r3, [pc, #52]	@ (8000f60 <MTDRIVER_USBCDC_RX_CheckDataContent+0x54>)
 8000f2a:	603b      	str	r3, [r7, #0]
			if(CheckDataContent(MT_DRIVER_DATA_CONTENT, 4) == 0){
 8000f2c:	463b      	mov	r3, r7
 8000f2e:	1d3a      	adds	r2, r7, #4
 8000f30:	4694      	mov	ip, r2
 8000f32:	2104      	movs	r1, #4
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff ffc5 	bl	8000ec4 <CheckDataContent.0>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d007      	beq.n	8000f50 <MTDRIVER_USBCDC_RX_CheckDataContent+0x44>
				return;
			}
			switch(usbcdcRxBuffer[2]){
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MTDRIVER_USBCDC_RX_CheckDataContent+0x50>)
 8000f42:	789b      	ldrb	r3, [r3, #2]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d104      	bne.n	8000f52 <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>
				case 0x01:
					MTDRIVER_USBCDC_RX_StateMachine(3);
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f7ff ff6b 	bl	8000e24 <MTDRIVER_USBCDC_RX_StateMachine>
					break;
 8000f4e:	e000      	b.n	8000f52 <MTDRIVER_USBCDC_RX_CheckDataContent+0x46>
				return;
 8000f50:	bf00      	nop
			}
		}
	}
}
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	200001d2 	.word	0x200001d2
 8000f5c:	200001c8 	.word	0x200001c8
 8000f60:	04030201 	.word	0x04030201

08000f64 <MTDRIVER_USBCDC_RX_VerifyDataPacket>:

int MTDRIVER_USBCDC_RX_VerifyDataPacket(){
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

	if(usbcdcRxState == 3){
 8000f68:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x44>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b03      	cmp	r3, #3
 8000f6e:	d116      	bne.n	8000f9e <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x3a>
		checksum = 0x55 | usbcdcRxBuffer[1] | usbcdcRxBuffer[2] | usbcdcRxBuffer[3];
 8000f70:	4b0e      	ldr	r3, [pc, #56]	@ (8000fac <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000f72:	785a      	ldrb	r2, [r3, #1]
 8000f74:	4b0d      	ldr	r3, [pc, #52]	@ (8000fac <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000f76:	789b      	ldrb	r3, [r3, #2]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	b2da      	uxtb	r2, r3
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000f7e:	78db      	ldrb	r3, [r3, #3]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	f043 0355 	orr.w	r3, r3, #85	@ 0x55
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4b09      	ldr	r3, [pc, #36]	@ (8000fb0 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000f8c:	701a      	strb	r2, [r3, #0]

		if(checksum == usbcdcRxBuffer[4]){
 8000f8e:	4b07      	ldr	r3, [pc, #28]	@ (8000fac <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x48>)
 8000f90:	791a      	ldrb	r2, [r3, #4]
 8000f92:	4b07      	ldr	r3, [pc, #28]	@ (8000fb0 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x4c>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	429a      	cmp	r2, r3
 8000f98:	d101      	bne.n	8000f9e <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x3a>
			return 1;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <MTDRIVER_USBCDC_RX_VerifyDataPacket+0x3c>
		}

	}
	return 0;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr
 8000fa8:	200001d2 	.word	0x200001d2
 8000fac:	200001c8 	.word	0x200001c8
 8000fb0:	200001d7 	.word	0x200001d7

08000fb4 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData>:

void MTDRIVER_USBCDC_RX_ReceiveVerifiedData(){
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	if(MTDRIVER_USBCDC_RX_VerifyDataPacket() == 1){
 8000fb8:	f7ff ffd4 	bl	8000f64 <MTDRIVER_USBCDC_RX_VerifyDataPacket>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10a      	bne.n	8000fd8 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x24>
		usbcdcRxOkFlag = 1;
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x28>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	701a      	strb	r2, [r3, #0]
		dataContent = usbcdcRxBuffer[2];
 8000fc8:	4b05      	ldr	r3, [pc, #20]	@ (8000fe0 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000fca:	789a      	ldrb	r2, [r3, #2]
 8000fcc:	4b05      	ldr	r3, [pc, #20]	@ (8000fe4 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x30>)
 8000fce:	701a      	strb	r2, [r3, #0]
		data = usbcdcRxBuffer[3];
 8000fd0:	4b03      	ldr	r3, [pc, #12]	@ (8000fe0 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x2c>)
 8000fd2:	78da      	ldrb	r2, [r3, #3]
 8000fd4:	4b04      	ldr	r3, [pc, #16]	@ (8000fe8 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData+0x34>)
 8000fd6:	701a      	strb	r2, [r3, #0]
	}
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	200001d4 	.word	0x200001d4
 8000fe0:	200001c8 	.word	0x200001c8
 8000fe4:	200001d5 	.word	0x200001d5
 8000fe8:	200001d6 	.word	0x200001d6

08000fec <MTDRIVER_USBCDC_RX_ReceiveData>:

void MTDRIVER_USBCDC_RX_ReceiveData(){
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
	MTDRIVER_USBCDC_RX_ScanningHeader(); //Waiting for Protocol Header (0x55)
 8000ff0:	f7ff ff28 	bl	8000e44 <MTDRIVER_USBCDC_RX_ScanningHeader>
	MTDRIVER_USBCDC_RX_CheckDevice(); //If header found, check next byte (device ID byte)
 8000ff4:	f7ff ff34 	bl	8000e60 <MTDRIVER_USBCDC_RX_CheckDevice>
	MTDRIVER_USBCDC_RX_CheckDataContent(); //If device ID is existent, verify if data content is existent
 8000ff8:	f7ff ff88 	bl	8000f0c <MTDRIVER_USBCDC_RX_CheckDataContent>
	MTDRIVER_USBCDC_RX_VerifyDataPacket(); //Detect data errors
 8000ffc:	f7ff ffb2 	bl	8000f64 <MTDRIVER_USBCDC_RX_VerifyDataPacket>
	MTDRIVER_USBCDC_RX_ReceiveVerifiedData();  //Process legitimate data
 8001000:	f7ff ffd8 	bl	8000fb4 <MTDRIVER_USBCDC_RX_ReceiveVerifiedData>
	MTDRIVER_USBCDC_RX_StateMachine(0); //Reset State Machine to State 0
 8001004:	2000      	movs	r0, #0
 8001006:	f7ff ff0d 	bl	8000e24 <MTDRIVER_USBCDC_RX_StateMachine>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
	...

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001016:	4b15      	ldr	r3, [pc, #84]	@ (800106c <HAL_MspInit+0x5c>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	4a14      	ldr	r2, [pc, #80]	@ (800106c <HAL_MspInit+0x5c>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6193      	str	r3, [r2, #24]
 8001022:	4b12      	ldr	r3, [pc, #72]	@ (800106c <HAL_MspInit+0x5c>)
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <HAL_MspInit+0x5c>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	4a0e      	ldr	r2, [pc, #56]	@ (800106c <HAL_MspInit+0x5c>)
 8001034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001038:	61d3      	str	r3, [r2, #28]
 800103a:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <HAL_MspInit+0x5c>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <HAL_MspInit+0x60>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <HAL_MspInit+0x60>)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000

08001074 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <NMI_Handler+0x4>

0800107c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001080:	bf00      	nop
 8001082:	e7fd      	b.n	8001080 <HardFault_Handler+0x4>

08001084 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001088:	bf00      	nop
 800108a:	e7fd      	b.n	8001088 <MemManage_Handler+0x4>

0800108c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001090:	bf00      	nop
 8001092:	e7fd      	b.n	8001090 <BusFault_Handler+0x4>

08001094 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001098:	bf00      	nop
 800109a:	e7fd      	b.n	8001098 <UsageFault_Handler+0x4>

0800109c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a0:	bf00      	nop
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc80      	pop	{r7}
 80010a6:	4770      	bx	lr

080010a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010ac:	bf00      	nop
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr

080010b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr

080010c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010c4:	f000 f9f0 	bl	80014a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}

080010cc <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80010d0:	4802      	ldr	r0, [pc, #8]	@ (80010dc <DMA1_Channel5_IRQHandler+0x10>)
 80010d2:	f000 fbcd 	bl	8001870 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000268 	.word	0x20000268

080010e0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80010e4:	4802      	ldr	r0, [pc, #8]	@ (80010f0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80010e6:	f001 f9b8 	bl	800245a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000f98 	.word	0x20000f98

080010f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08a      	sub	sp, #40	@ 0x28
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001106:	f107 0320 	add.w	r3, r7, #32
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]
 800111e:	615a      	str	r2, [r3, #20]
 8001120:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001122:	4b22      	ldr	r3, [pc, #136]	@ (80011ac <MX_TIM2_Init+0xac>)
 8001124:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001128:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800112a:	4b20      	ldr	r3, [pc, #128]	@ (80011ac <MX_TIM2_Init+0xac>)
 800112c:	2200      	movs	r2, #0
 800112e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001130:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <MX_TIM2_Init+0xac>)
 8001132:	2200      	movs	r2, #0
 8001134:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001136:	4b1d      	ldr	r3, [pc, #116]	@ (80011ac <MX_TIM2_Init+0xac>)
 8001138:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800113c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800113e:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <MX_TIM2_Init+0xac>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001144:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <MX_TIM2_Init+0xac>)
 8001146:	2200      	movs	r2, #0
 8001148:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800114a:	4818      	ldr	r0, [pc, #96]	@ (80011ac <MX_TIM2_Init+0xac>)
 800114c:	f003 fa94 	bl	8004678 <HAL_TIM_PWM_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001156:	f7ff fd71 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800115a:	2300      	movs	r3, #0
 800115c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001162:	f107 0320 	add.w	r3, r7, #32
 8001166:	4619      	mov	r1, r3
 8001168:	4810      	ldr	r0, [pc, #64]	@ (80011ac <MX_TIM2_Init+0xac>)
 800116a:	f003 fd81 	bl	8004c70 <HAL_TIMEx_MasterConfigSynchronization>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001174:	f7ff fd62 	bl	8000c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001178:	2360      	movs	r3, #96	@ 0x60
 800117a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800117c:	2300      	movs	r3, #0
 800117e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001180:	2300      	movs	r3, #0
 8001182:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	2208      	movs	r2, #8
 800118c:	4619      	mov	r1, r3
 800118e:	4807      	ldr	r0, [pc, #28]	@ (80011ac <MX_TIM2_Init+0xac>)
 8001190:	f003 fac2 	bl	8004718 <HAL_TIM_PWM_ConfigChannel>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800119a:	f7ff fd4f 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800119e:	4803      	ldr	r0, [pc, #12]	@ (80011ac <MX_TIM2_Init+0xac>)
 80011a0:	f000 f822 	bl	80011e8 <HAL_TIM_MspPostInit>

}
 80011a4:	bf00      	nop
 80011a6:	3728      	adds	r7, #40	@ 0x28
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200001d8 	.word	0x200001d8

080011b0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c0:	d10b      	bne.n	80011da <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011c2:	4b08      	ldr	r3, [pc, #32]	@ (80011e4 <HAL_TIM_PWM_MspInit+0x34>)
 80011c4:	69db      	ldr	r3, [r3, #28]
 80011c6:	4a07      	ldr	r2, [pc, #28]	@ (80011e4 <HAL_TIM_PWM_MspInit+0x34>)
 80011c8:	f043 0301 	orr.w	r3, r3, #1
 80011cc:	61d3      	str	r3, [r2, #28]
 80011ce:	4b05      	ldr	r3, [pc, #20]	@ (80011e4 <HAL_TIM_PWM_MspInit+0x34>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	40021000 	.word	0x40021000

080011e8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	f107 030c 	add.w	r3, r7, #12
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001206:	d12a      	bne.n	800125e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <HAL_TIM_MspPostInit+0x80>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a16      	ldr	r2, [pc, #88]	@ (8001268 <HAL_TIM_MspPostInit+0x80>)
 800120e:	f043 0308 	orr.w	r3, r3, #8
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b14      	ldr	r3, [pc, #80]	@ (8001268 <HAL_TIM_MspPostInit+0x80>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0308 	and.w	r3, r3, #8
 800121c:	60bb      	str	r3, [r7, #8]
 800121e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = PWM_Pin;
 8001220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001224:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWM_GPIO_Port, &GPIO_InitStruct);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	480d      	ldr	r0, [pc, #52]	@ (800126c <HAL_TIM_MspPostInit+0x84>)
 8001236:	f000 fe4f 	bl	8001ed8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800123a:	4b0d      	ldr	r3, [pc, #52]	@ (8001270 <HAL_TIM_MspPostInit+0x88>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	61fb      	str	r3, [r7, #28]
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800124e:	61fb      	str	r3, [r7, #28]
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001256:	61fb      	str	r3, [r7, #28]
 8001258:	4a05      	ldr	r2, [pc, #20]	@ (8001270 <HAL_TIM_MspPostInit+0x88>)
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800125e:	bf00      	nop
 8001260:	3720      	adds	r7, #32
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	40010c00 	.word	0x40010c00
 8001270:	40010000 	.word	0x40010000

08001274 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 800127a:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <MX_USART1_UART_Init+0x50>)
 800127c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800127e:	4b10      	ldr	r3, [pc, #64]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 8001280:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001284:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 8001288:	2200      	movs	r2, #0
 800128a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800128c:	4b0c      	ldr	r3, [pc, #48]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 800128e:	2200      	movs	r2, #0
 8001290:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001292:	4b0b      	ldr	r3, [pc, #44]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 8001294:	2200      	movs	r2, #0
 8001296:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 800129a:	220c      	movs	r2, #12
 800129c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800129e:	4b08      	ldr	r3, [pc, #32]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012a4:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012aa:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MX_USART1_UART_Init+0x4c>)
 80012ac:	f003 fd3e 	bl	8004d2c <HAL_UART_Init>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80012b6:	f7ff fcc1 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000220 	.word	0x20000220
 80012c4:	40013800 	.word	0x40013800

080012c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08a      	sub	sp, #40	@ 0x28
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 0314 	add.w	r3, r7, #20
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a35      	ldr	r2, [pc, #212]	@ (80013b8 <HAL_UART_MspInit+0xf0>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d163      	bne.n	80013b0 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80012e8:	4b34      	ldr	r3, [pc, #208]	@ (80013bc <HAL_UART_MspInit+0xf4>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	4a33      	ldr	r2, [pc, #204]	@ (80013bc <HAL_UART_MspInit+0xf4>)
 80012ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012f2:	6193      	str	r3, [r2, #24]
 80012f4:	4b31      	ldr	r3, [pc, #196]	@ (80013bc <HAL_UART_MspInit+0xf4>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012fc:	613b      	str	r3, [r7, #16]
 80012fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001300:	4b2e      	ldr	r3, [pc, #184]	@ (80013bc <HAL_UART_MspInit+0xf4>)
 8001302:	699b      	ldr	r3, [r3, #24]
 8001304:	4a2d      	ldr	r2, [pc, #180]	@ (80013bc <HAL_UART_MspInit+0xf4>)
 8001306:	f043 0308 	orr.w	r3, r3, #8
 800130a:	6193      	str	r3, [r2, #24]
 800130c:	4b2b      	ldr	r3, [pc, #172]	@ (80013bc <HAL_UART_MspInit+0xf4>)
 800130e:	699b      	ldr	r3, [r3, #24]
 8001310:	f003 0308 	and.w	r3, r3, #8
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001318:	2340      	movs	r3, #64	@ 0x40
 800131a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	4619      	mov	r1, r3
 800132a:	4825      	ldr	r0, [pc, #148]	@ (80013c0 <HAL_UART_MspInit+0xf8>)
 800132c:	f000 fdd4 	bl	8001ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001330:	2380      	movs	r3, #128	@ 0x80
 8001332:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001334:	2300      	movs	r3, #0
 8001336:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	2300      	movs	r3, #0
 800133a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	4619      	mov	r1, r3
 8001342:	481f      	ldr	r0, [pc, #124]	@ (80013c0 <HAL_UART_MspInit+0xf8>)
 8001344:	f000 fdc8 	bl	8001ed8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001348:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <HAL_UART_MspInit+0xfc>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	627b      	str	r3, [r7, #36]	@ 0x24
 800134e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001350:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001354:	627b      	str	r3, [r7, #36]	@ 0x24
 8001356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
 800135e:	4a19      	ldr	r2, [pc, #100]	@ (80013c4 <HAL_UART_MspInit+0xfc>)
 8001360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001362:	6053      	str	r3, [r2, #4]

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001364:	4b18      	ldr	r3, [pc, #96]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 8001366:	4a19      	ldr	r2, [pc, #100]	@ (80013cc <HAL_UART_MspInit+0x104>)
 8001368:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800136a:	4b17      	ldr	r3, [pc, #92]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 800136c:	2200      	movs	r2, #0
 800136e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001370:	4b15      	ldr	r3, [pc, #84]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001376:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 8001378:	2280      	movs	r2, #128	@ 0x80
 800137a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800137c:	4b12      	ldr	r3, [pc, #72]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001382:	4b11      	ldr	r3, [pc, #68]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 8001384:	2200      	movs	r2, #0
 8001386:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001388:	4b0f      	ldr	r3, [pc, #60]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 800138a:	2200      	movs	r2, #0
 800138c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800138e:	4b0e      	ldr	r3, [pc, #56]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 8001390:	2200      	movs	r2, #0
 8001392:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001394:	480c      	ldr	r0, [pc, #48]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 8001396:	f000 f9b1 	bl	80016fc <HAL_DMA_Init>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <HAL_UART_MspInit+0xdc>
    {
      Error_Handler();
 80013a0:	f7ff fc4c 	bl	8000c3c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4a08      	ldr	r2, [pc, #32]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 80013a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013aa:	4a07      	ldr	r2, [pc, #28]	@ (80013c8 <HAL_UART_MspInit+0x100>)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80013b0:	bf00      	nop
 80013b2:	3728      	adds	r7, #40	@ 0x28
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40013800 	.word	0x40013800
 80013bc:	40021000 	.word	0x40021000
 80013c0:	40010c00 	.word	0x40010c00
 80013c4:	40010000 	.word	0x40010000
 80013c8:	20000268 	.word	0x20000268
 80013cc:	40020058 	.word	0x40020058

080013d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013d0:	f7ff fe90 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480b      	ldr	r0, [pc, #44]	@ (8001404 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013d6:	490c      	ldr	r1, [pc, #48]	@ (8001408 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013d8:	4a0c      	ldr	r2, [pc, #48]	@ (800140c <LoopFillZerobss+0x16>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a09      	ldr	r2, [pc, #36]	@ (8001410 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80013ec:	4c09      	ldr	r4, [pc, #36]	@ (8001414 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013fa:	f008 fb67 	bl	8009acc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013fe:	f7ff fb3b 	bl	8000a78 <main>
  bx lr
 8001402:	4770      	bx	lr
  ldr r0, =_sdata
 8001404:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001408:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 800140c:	08009bb0 	.word	0x08009bb0
  ldr r2, =_sbss
 8001410:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8001414:	200014a8 	.word	0x200014a8

08001418 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001418:	e7fe      	b.n	8001418 <ADC1_2_IRQHandler>
	...

0800141c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001420:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <HAL_Init+0x28>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4a07      	ldr	r2, [pc, #28]	@ (8001444 <HAL_Init+0x28>)
 8001426:	f043 0310 	orr.w	r3, r3, #16
 800142a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800142c:	2003      	movs	r0, #3
 800142e:	f000 f923 	bl	8001678 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001432:	200f      	movs	r0, #15
 8001434:	f000 f808 	bl	8001448 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001438:	f7ff fdea 	bl	8001010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40022000 	.word	0x40022000

08001448 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001450:	4b12      	ldr	r3, [pc, #72]	@ (800149c <HAL_InitTick+0x54>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	4b12      	ldr	r3, [pc, #72]	@ (80014a0 <HAL_InitTick+0x58>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	4619      	mov	r1, r3
 800145a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800145e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001462:	fbb2 f3f3 	udiv	r3, r2, r3
 8001466:	4618      	mov	r0, r3
 8001468:	f000 f93b 	bl	80016e2 <HAL_SYSTICK_Config>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e00e      	b.n	8001494 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2b0f      	cmp	r3, #15
 800147a:	d80a      	bhi.n	8001492 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800147c:	2200      	movs	r2, #0
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	f04f 30ff 	mov.w	r0, #4294967295
 8001484:	f000 f903 	bl	800168e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001488:	4a06      	ldr	r2, [pc, #24]	@ (80014a4 <HAL_InitTick+0x5c>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800148e:	2300      	movs	r3, #0
 8001490:	e000      	b.n	8001494 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000004 	.word	0x20000004
 80014a0:	2000000c 	.word	0x2000000c
 80014a4:	20000008 	.word	0x20000008

080014a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014ac:	4b05      	ldr	r3, [pc, #20]	@ (80014c4 <HAL_IncTick+0x1c>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	461a      	mov	r2, r3
 80014b2:	4b05      	ldr	r3, [pc, #20]	@ (80014c8 <HAL_IncTick+0x20>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4413      	add	r3, r2
 80014b8:	4a03      	ldr	r2, [pc, #12]	@ (80014c8 <HAL_IncTick+0x20>)
 80014ba:	6013      	str	r3, [r2, #0]
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr
 80014c4:	2000000c 	.word	0x2000000c
 80014c8:	200002ac 	.word	0x200002ac

080014cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  return uwTick;
 80014d0:	4b02      	ldr	r3, [pc, #8]	@ (80014dc <HAL_GetTick+0x10>)
 80014d2:	681b      	ldr	r3, [r3, #0]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bc80      	pop	{r7}
 80014da:	4770      	bx	lr
 80014dc:	200002ac 	.word	0x200002ac

080014e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f003 0307 	and.w	r3, r3, #7
 80014ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f6:	68ba      	ldr	r2, [r7, #8]
 80014f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014fc:	4013      	ands	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800150c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001510:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001512:	4a04      	ldr	r2, [pc, #16]	@ (8001524 <__NVIC_SetPriorityGrouping+0x44>)
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	60d3      	str	r3, [r2, #12]
}
 8001518:	bf00      	nop
 800151a:	3714      	adds	r7, #20
 800151c:	46bd      	mov	sp, r7
 800151e:	bc80      	pop	{r7}
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	e000ed00 	.word	0xe000ed00

08001528 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800152c:	4b04      	ldr	r3, [pc, #16]	@ (8001540 <__NVIC_GetPriorityGrouping+0x18>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	f003 0307 	and.w	r3, r3, #7
}
 8001536:	4618      	mov	r0, r3
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	e000ed00 	.word	0xe000ed00

08001544 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800154e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	db0b      	blt.n	800156e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	f003 021f 	and.w	r2, r3, #31
 800155c:	4906      	ldr	r1, [pc, #24]	@ (8001578 <__NVIC_EnableIRQ+0x34>)
 800155e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001562:	095b      	lsrs	r3, r3, #5
 8001564:	2001      	movs	r0, #1
 8001566:	fa00 f202 	lsl.w	r2, r0, r2
 800156a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800156e:	bf00      	nop
 8001570:	370c      	adds	r7, #12
 8001572:	46bd      	mov	sp, r7
 8001574:	bc80      	pop	{r7}
 8001576:	4770      	bx	lr
 8001578:	e000e100 	.word	0xe000e100

0800157c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	6039      	str	r1, [r7, #0]
 8001586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158c:	2b00      	cmp	r3, #0
 800158e:	db0a      	blt.n	80015a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	b2da      	uxtb	r2, r3
 8001594:	490c      	ldr	r1, [pc, #48]	@ (80015c8 <__NVIC_SetPriority+0x4c>)
 8001596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159a:	0112      	lsls	r2, r2, #4
 800159c:	b2d2      	uxtb	r2, r2
 800159e:	440b      	add	r3, r1
 80015a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015a4:	e00a      	b.n	80015bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4908      	ldr	r1, [pc, #32]	@ (80015cc <__NVIC_SetPriority+0x50>)
 80015ac:	79fb      	ldrb	r3, [r7, #7]
 80015ae:	f003 030f 	and.w	r3, r3, #15
 80015b2:	3b04      	subs	r3, #4
 80015b4:	0112      	lsls	r2, r2, #4
 80015b6:	b2d2      	uxtb	r2, r2
 80015b8:	440b      	add	r3, r1
 80015ba:	761a      	strb	r2, [r3, #24]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	e000e100 	.word	0xe000e100
 80015cc:	e000ed00 	.word	0xe000ed00

080015d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b089      	sub	sp, #36	@ 0x24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f003 0307 	and.w	r3, r3, #7
 80015e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	f1c3 0307 	rsb	r3, r3, #7
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	bf28      	it	cs
 80015ee:	2304      	movcs	r3, #4
 80015f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3304      	adds	r3, #4
 80015f6:	2b06      	cmp	r3, #6
 80015f8:	d902      	bls.n	8001600 <NVIC_EncodePriority+0x30>
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	3b03      	subs	r3, #3
 80015fe:	e000      	b.n	8001602 <NVIC_EncodePriority+0x32>
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001604:	f04f 32ff 	mov.w	r2, #4294967295
 8001608:	69bb      	ldr	r3, [r7, #24]
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	43da      	mvns	r2, r3
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	401a      	ands	r2, r3
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001618:	f04f 31ff 	mov.w	r1, #4294967295
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	fa01 f303 	lsl.w	r3, r1, r3
 8001622:	43d9      	mvns	r1, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001628:	4313      	orrs	r3, r2
         );
}
 800162a:	4618      	mov	r0, r3
 800162c:	3724      	adds	r7, #36	@ 0x24
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3b01      	subs	r3, #1
 8001640:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001644:	d301      	bcc.n	800164a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001646:	2301      	movs	r3, #1
 8001648:	e00f      	b.n	800166a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800164a:	4a0a      	ldr	r2, [pc, #40]	@ (8001674 <SysTick_Config+0x40>)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	3b01      	subs	r3, #1
 8001650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001652:	210f      	movs	r1, #15
 8001654:	f04f 30ff 	mov.w	r0, #4294967295
 8001658:	f7ff ff90 	bl	800157c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800165c:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <SysTick_Config+0x40>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001662:	4b04      	ldr	r3, [pc, #16]	@ (8001674 <SysTick_Config+0x40>)
 8001664:	2207      	movs	r2, #7
 8001666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001668:	2300      	movs	r3, #0
}
 800166a:	4618      	mov	r0, r3
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	e000e010 	.word	0xe000e010

08001678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001680:	6878      	ldr	r0, [r7, #4]
 8001682:	f7ff ff2d 	bl	80014e0 <__NVIC_SetPriorityGrouping>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800168e:	b580      	push	{r7, lr}
 8001690:	b086      	sub	sp, #24
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	60b9      	str	r1, [r7, #8]
 8001698:	607a      	str	r2, [r7, #4]
 800169a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800169c:	2300      	movs	r3, #0
 800169e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016a0:	f7ff ff42 	bl	8001528 <__NVIC_GetPriorityGrouping>
 80016a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	68b9      	ldr	r1, [r7, #8]
 80016aa:	6978      	ldr	r0, [r7, #20]
 80016ac:	f7ff ff90 	bl	80015d0 <NVIC_EncodePriority>
 80016b0:	4602      	mov	r2, r0
 80016b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b6:	4611      	mov	r1, r2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff ff5f 	bl	800157c <__NVIC_SetPriority>
}
 80016be:	bf00      	nop
 80016c0:	3718      	adds	r7, #24
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}

080016c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c6:	b580      	push	{r7, lr}
 80016c8:	b082      	sub	sp, #8
 80016ca:	af00      	add	r7, sp, #0
 80016cc:	4603      	mov	r3, r0
 80016ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff ff35 	bl	8001544 <__NVIC_EnableIRQ>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}

080016e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b082      	sub	sp, #8
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff ffa2 	bl	8001634 <SysTick_Config>
 80016f0:	4603      	mov	r3, r0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e043      	b.n	800179a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	461a      	mov	r2, r3
 8001718:	4b22      	ldr	r3, [pc, #136]	@ (80017a4 <HAL_DMA_Init+0xa8>)
 800171a:	4413      	add	r3, r2
 800171c:	4a22      	ldr	r2, [pc, #136]	@ (80017a8 <HAL_DMA_Init+0xac>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	091b      	lsrs	r3, r3, #4
 8001724:	009a      	lsls	r2, r3, #2
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a1f      	ldr	r2, [pc, #124]	@ (80017ac <HAL_DMA_Init+0xb0>)
 800172e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001746:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800174a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001754:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001760:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800176c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	4313      	orrs	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001798:	2300      	movs	r3, #0
}
 800179a:	4618      	mov	r0, r3
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	bffdfff8 	.word	0xbffdfff8
 80017a8:	cccccccd 	.word	0xcccccccd
 80017ac:	40020000 	.word	0x40020000

080017b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	60b9      	str	r1, [r7, #8]
 80017ba:	607a      	str	r2, [r7, #4]
 80017bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017be:	2300      	movs	r3, #0
 80017c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d101      	bne.n	80017d0 <HAL_DMA_Start_IT+0x20>
 80017cc:	2302      	movs	r3, #2
 80017ce:	e04b      	b.n	8001868 <HAL_DMA_Start_IT+0xb8>
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2201      	movs	r2, #1
 80017d4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	d13a      	bne.n	800185a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2202      	movs	r2, #2
 80017e8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2200      	movs	r2, #0
 80017f0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f022 0201 	bic.w	r2, r2, #1
 8001800:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	f000 f937 	bl	8001a7c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001812:	2b00      	cmp	r3, #0
 8001814:	d008      	beq.n	8001828 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f042 020e 	orr.w	r2, r2, #14
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	e00f      	b.n	8001848 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 020a 	orr.w	r2, r2, #10
 8001846:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 0201 	orr.w	r2, r2, #1
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	e005      	b.n	8001866 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001862:	2302      	movs	r3, #2
 8001864:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001866:	7dfb      	ldrb	r3, [r7, #23]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188c:	2204      	movs	r2, #4
 800188e:	409a      	lsls	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	4013      	ands	r3, r2
 8001894:	2b00      	cmp	r3, #0
 8001896:	d04f      	beq.n	8001938 <HAL_DMA_IRQHandler+0xc8>
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d04a      	beq.n	8001938 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0320 	and.w	r3, r3, #32
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d107      	bne.n	80018c0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 0204 	bic.w	r2, r2, #4
 80018be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a66      	ldr	r2, [pc, #408]	@ (8001a60 <HAL_DMA_IRQHandler+0x1f0>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d029      	beq.n	800191e <HAL_DMA_IRQHandler+0xae>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a65      	ldr	r2, [pc, #404]	@ (8001a64 <HAL_DMA_IRQHandler+0x1f4>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d022      	beq.n	800191a <HAL_DMA_IRQHandler+0xaa>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a63      	ldr	r2, [pc, #396]	@ (8001a68 <HAL_DMA_IRQHandler+0x1f8>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d01a      	beq.n	8001914 <HAL_DMA_IRQHandler+0xa4>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a62      	ldr	r2, [pc, #392]	@ (8001a6c <HAL_DMA_IRQHandler+0x1fc>)
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d012      	beq.n	800190e <HAL_DMA_IRQHandler+0x9e>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a60      	ldr	r2, [pc, #384]	@ (8001a70 <HAL_DMA_IRQHandler+0x200>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d00a      	beq.n	8001908 <HAL_DMA_IRQHandler+0x98>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a5f      	ldr	r2, [pc, #380]	@ (8001a74 <HAL_DMA_IRQHandler+0x204>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d102      	bne.n	8001902 <HAL_DMA_IRQHandler+0x92>
 80018fc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001900:	e00e      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 8001902:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001906:	e00b      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 8001908:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800190c:	e008      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 800190e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001912:	e005      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 8001914:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001918:	e002      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 800191a:	2340      	movs	r3, #64	@ 0x40
 800191c:	e000      	b.n	8001920 <HAL_DMA_IRQHandler+0xb0>
 800191e:	2304      	movs	r3, #4
 8001920:	4a55      	ldr	r2, [pc, #340]	@ (8001a78 <HAL_DMA_IRQHandler+0x208>)
 8001922:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 8094 	beq.w	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001936:	e08e      	b.n	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800193c:	2202      	movs	r2, #2
 800193e:	409a      	lsls	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4013      	ands	r3, r2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d056      	beq.n	80019f6 <HAL_DMA_IRQHandler+0x186>
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d051      	beq.n	80019f6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0320 	and.w	r3, r3, #32
 800195c:	2b00      	cmp	r3, #0
 800195e:	d10b      	bne.n	8001978 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 020a 	bic.w	r2, r2, #10
 800196e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a38      	ldr	r2, [pc, #224]	@ (8001a60 <HAL_DMA_IRQHandler+0x1f0>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d029      	beq.n	80019d6 <HAL_DMA_IRQHandler+0x166>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a37      	ldr	r2, [pc, #220]	@ (8001a64 <HAL_DMA_IRQHandler+0x1f4>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d022      	beq.n	80019d2 <HAL_DMA_IRQHandler+0x162>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a35      	ldr	r2, [pc, #212]	@ (8001a68 <HAL_DMA_IRQHandler+0x1f8>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d01a      	beq.n	80019cc <HAL_DMA_IRQHandler+0x15c>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a34      	ldr	r2, [pc, #208]	@ (8001a6c <HAL_DMA_IRQHandler+0x1fc>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d012      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x156>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a32      	ldr	r2, [pc, #200]	@ (8001a70 <HAL_DMA_IRQHandler+0x200>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d00a      	beq.n	80019c0 <HAL_DMA_IRQHandler+0x150>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a31      	ldr	r2, [pc, #196]	@ (8001a74 <HAL_DMA_IRQHandler+0x204>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d102      	bne.n	80019ba <HAL_DMA_IRQHandler+0x14a>
 80019b4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80019b8:	e00e      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019ba:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019be:	e00b      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80019c4:	e008      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019ca:	e005      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019d0:	e002      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019d2:	2320      	movs	r3, #32
 80019d4:	e000      	b.n	80019d8 <HAL_DMA_IRQHandler+0x168>
 80019d6:	2302      	movs	r3, #2
 80019d8:	4a27      	ldr	r2, [pc, #156]	@ (8001a78 <HAL_DMA_IRQHandler+0x208>)
 80019da:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d034      	beq.n	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019f4:	e02f      	b.n	8001a56 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fa:	2208      	movs	r2, #8
 80019fc:	409a      	lsls	r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4013      	ands	r3, r2
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d028      	beq.n	8001a58 <HAL_DMA_IRQHandler+0x1e8>
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	f003 0308 	and.w	r3, r3, #8
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d023      	beq.n	8001a58 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 020e 	bic.w	r2, r2, #14
 8001a1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a28:	2101      	movs	r1, #1
 8001a2a:	fa01 f202 	lsl.w	r2, r1, r2
 8001a2e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d004      	beq.n	8001a58 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	4798      	blx	r3
    }
  }
  return;
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
}
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40020008 	.word	0x40020008
 8001a64:	4002001c 	.word	0x4002001c
 8001a68:	40020030 	.word	0x40020030
 8001a6c:	40020044 	.word	0x40020044
 8001a70:	40020058 	.word	0x40020058
 8001a74:	4002006c 	.word	0x4002006c
 8001a78:	40020000 	.word	0x40020000

08001a7c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
 8001a88:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a92:	2101      	movs	r1, #1
 8001a94:	fa01 f202 	lsl.w	r2, r1, r2
 8001a98:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	2b10      	cmp	r3, #16
 8001aa8:	d108      	bne.n	8001abc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001aba:	e007      	b.n	8001acc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	68ba      	ldr	r2, [r7, #8]
 8001ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
	...

08001ad8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	60f8      	str	r0, [r7, #12]
 8001ae0:	60b9      	str	r1, [r7, #8]
 8001ae2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001aee:	2300      	movs	r3, #0
 8001af0:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001af2:	4b2f      	ldr	r3, [pc, #188]	@ (8001bb0 <HAL_FLASH_Program+0xd8>)
 8001af4:	7e1b      	ldrb	r3, [r3, #24]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d101      	bne.n	8001afe <HAL_FLASH_Program+0x26>
 8001afa:	2302      	movs	r3, #2
 8001afc:	e054      	b.n	8001ba8 <HAL_FLASH_Program+0xd0>
 8001afe:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb0 <HAL_FLASH_Program+0xd8>)
 8001b00:	2201      	movs	r2, #1
 8001b02:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b04:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001b08:	f000 f8a8 	bl	8001c5c <FLASH_WaitForLastOperation>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001b10:	7dfb      	ldrb	r3, [r7, #23]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d144      	bne.n	8001ba0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d102      	bne.n	8001b22 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	757b      	strb	r3, [r7, #21]
 8001b20:	e007      	b.n	8001b32 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d102      	bne.n	8001b2e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	757b      	strb	r3, [r7, #21]
 8001b2c:	e001      	b.n	8001b32 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001b2e:	2304      	movs	r3, #4
 8001b30:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001b32:	2300      	movs	r3, #0
 8001b34:	75bb      	strb	r3, [r7, #22]
 8001b36:	e02d      	b.n	8001b94 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001b38:	7dbb      	ldrb	r3, [r7, #22]
 8001b3a:	005a      	lsls	r2, r3, #1
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	eb02 0c03 	add.w	ip, r2, r3
 8001b42:	7dbb      	ldrb	r3, [r7, #22]
 8001b44:	0119      	lsls	r1, r3, #4
 8001b46:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001b4a:	f1c1 0620 	rsb	r6, r1, #32
 8001b4e:	f1a1 0020 	sub.w	r0, r1, #32
 8001b52:	fa22 f401 	lsr.w	r4, r2, r1
 8001b56:	fa03 f606 	lsl.w	r6, r3, r6
 8001b5a:	4334      	orrs	r4, r6
 8001b5c:	fa23 f000 	lsr.w	r0, r3, r0
 8001b60:	4304      	orrs	r4, r0
 8001b62:	fa23 f501 	lsr.w	r5, r3, r1
 8001b66:	b2a3      	uxth	r3, r4
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4660      	mov	r0, ip
 8001b6c:	f000 f85a 	bl	8001c24 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b70:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001b74:	f000 f872 	bl	8001c5c <FLASH_WaitForLastOperation>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8001bb4 <HAL_FLASH_Program+0xdc>)
 8001b7e:	691b      	ldr	r3, [r3, #16]
 8001b80:	4a0c      	ldr	r2, [pc, #48]	@ (8001bb4 <HAL_FLASH_Program+0xdc>)
 8001b82:	f023 0301 	bic.w	r3, r3, #1
 8001b86:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001b88:	7dfb      	ldrb	r3, [r7, #23]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d107      	bne.n	8001b9e <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001b8e:	7dbb      	ldrb	r3, [r7, #22]
 8001b90:	3301      	adds	r3, #1
 8001b92:	75bb      	strb	r3, [r7, #22]
 8001b94:	7dba      	ldrb	r2, [r7, #22]
 8001b96:	7d7b      	ldrb	r3, [r7, #21]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d3cd      	bcc.n	8001b38 <HAL_FLASH_Program+0x60>
 8001b9c:	e000      	b.n	8001ba0 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001b9e:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001ba0:	4b03      	ldr	r3, [pc, #12]	@ (8001bb0 <HAL_FLASH_Program+0xd8>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	761a      	strb	r2, [r3, #24]

  return status;
 8001ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	371c      	adds	r7, #28
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bb0:	200002b0 	.word	0x200002b0
 8001bb4:	40022000 	.word	0x40022000

08001bb8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf8 <HAL_FLASH_Unlock+0x40>)
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d00d      	beq.n	8001bea <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001bce:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf8 <HAL_FLASH_Unlock+0x40>)
 8001bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001bfc <HAL_FLASH_Unlock+0x44>)
 8001bd2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001bd4:	4b08      	ldr	r3, [pc, #32]	@ (8001bf8 <HAL_FLASH_Unlock+0x40>)
 8001bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c00 <HAL_FLASH_Unlock+0x48>)
 8001bd8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001bda:	4b07      	ldr	r3, [pc, #28]	@ (8001bf8 <HAL_FLASH_Unlock+0x40>)
 8001bdc:	691b      	ldr	r3, [r3, #16]
 8001bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001bea:	79fb      	ldrb	r3, [r7, #7]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bc80      	pop	{r7}
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	40022000 	.word	0x40022000
 8001bfc:	45670123 	.word	0x45670123
 8001c00:	cdef89ab 	.word	0xcdef89ab

08001c04 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001c08:	4b05      	ldr	r3, [pc, #20]	@ (8001c20 <HAL_FLASH_Lock+0x1c>)
 8001c0a:	691b      	ldr	r3, [r3, #16]
 8001c0c:	4a04      	ldr	r2, [pc, #16]	@ (8001c20 <HAL_FLASH_Lock+0x1c>)
 8001c0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c12:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40022000 	.word	0x40022000

08001c24 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c30:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <FLASH_Program_HalfWord+0x30>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001c36:	4b08      	ldr	r3, [pc, #32]	@ (8001c58 <FLASH_Program_HalfWord+0x34>)
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	4a07      	ldr	r2, [pc, #28]	@ (8001c58 <FLASH_Program_HalfWord+0x34>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	887a      	ldrh	r2, [r7, #2]
 8001c46:	801a      	strh	r2, [r3, #0]
}
 8001c48:	bf00      	nop
 8001c4a:	370c      	adds	r7, #12
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bc80      	pop	{r7}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	200002b0 	.word	0x200002b0
 8001c58:	40022000 	.word	0x40022000

08001c5c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001c64:	f7ff fc32 	bl	80014cc <HAL_GetTick>
 8001c68:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001c6a:	e010      	b.n	8001c8e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c72:	d00c      	beq.n	8001c8e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d007      	beq.n	8001c8a <FLASH_WaitForLastOperation+0x2e>
 8001c7a:	f7ff fc27 	bl	80014cc <HAL_GetTick>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	687a      	ldr	r2, [r7, #4]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d201      	bcs.n	8001c8e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e025      	b.n	8001cda <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001c8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ce4 <FLASH_WaitForLastOperation+0x88>)
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d1e8      	bne.n	8001c6c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001c9a:	4b12      	ldr	r3, [pc, #72]	@ (8001ce4 <FLASH_WaitForLastOperation+0x88>)
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	f003 0320 	and.w	r3, r3, #32
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d002      	beq.n	8001cac <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce4 <FLASH_WaitForLastOperation+0x88>)
 8001ca8:	2220      	movs	r2, #32
 8001caa:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001cac:	4b0d      	ldr	r3, [pc, #52]	@ (8001ce4 <FLASH_WaitForLastOperation+0x88>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	f003 0310 	and.w	r3, r3, #16
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d10b      	bne.n	8001cd0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <FLASH_WaitForLastOperation+0x88>)
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d105      	bne.n	8001cd0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001cc4:	4b07      	ldr	r3, [pc, #28]	@ (8001ce4 <FLASH_WaitForLastOperation+0x88>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d003      	beq.n	8001cd8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001cd0:	f000 f80a 	bl	8001ce8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e000      	b.n	8001cda <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40022000 	.word	0x40022000

08001ce8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001cf2:	4b23      	ldr	r3, [pc, #140]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	f003 0310 	and.w	r3, r3, #16
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d009      	beq.n	8001d12 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001cfe:	4b21      	ldr	r3, [pc, #132]	@ (8001d84 <FLASH_SetErrorCode+0x9c>)
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f043 0302 	orr.w	r3, r3, #2
 8001d06:	4a1f      	ldr	r2, [pc, #124]	@ (8001d84 <FLASH_SetErrorCode+0x9c>)
 8001d08:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f043 0310 	orr.w	r3, r3, #16
 8001d10:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001d12:	4b1b      	ldr	r3, [pc, #108]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f003 0304 	and.w	r3, r3, #4
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d009      	beq.n	8001d32 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001d1e:	4b19      	ldr	r3, [pc, #100]	@ (8001d84 <FLASH_SetErrorCode+0x9c>)
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	4a17      	ldr	r2, [pc, #92]	@ (8001d84 <FLASH_SetErrorCode+0x9c>)
 8001d28:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f043 0304 	orr.w	r3, r3, #4
 8001d30:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001d32:	4b13      	ldr	r3, [pc, #76]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00b      	beq.n	8001d56 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001d3e:	4b11      	ldr	r3, [pc, #68]	@ (8001d84 <FLASH_SetErrorCode+0x9c>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f043 0304 	orr.w	r3, r3, #4
 8001d46:	4a0f      	ldr	r2, [pc, #60]	@ (8001d84 <FLASH_SetErrorCode+0x9c>)
 8001d48:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d4c:	69db      	ldr	r3, [r3, #28]
 8001d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d50:	f023 0301 	bic.w	r3, r3, #1
 8001d54:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f240 1201 	movw	r2, #257	@ 0x101
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d106      	bne.n	8001d6e <FLASH_SetErrorCode+0x86>
 8001d60:	4b07      	ldr	r3, [pc, #28]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d62:	69db      	ldr	r3, [r3, #28]
 8001d64:	4a06      	ldr	r2, [pc, #24]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d66:	f023 0301 	bic.w	r3, r3, #1
 8001d6a:	61d3      	str	r3, [r2, #28]
}  
 8001d6c:	e002      	b.n	8001d74 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001d6e:	4a04      	ldr	r2, [pc, #16]	@ (8001d80 <FLASH_SetErrorCode+0x98>)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	60d3      	str	r3, [r2, #12]
}  
 8001d74:	bf00      	nop
 8001d76:	370c      	adds	r7, #12
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc80      	pop	{r7}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40022000 	.word	0x40022000
 8001d84:	200002b0 	.word	0x200002b0

08001d88 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e58 <HAL_FLASHEx_Erase+0xd0>)
 8001d9c:	7e1b      	ldrb	r3, [r3, #24]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <HAL_FLASHEx_Erase+0x1e>
 8001da2:	2302      	movs	r3, #2
 8001da4:	e053      	b.n	8001e4e <HAL_FLASHEx_Erase+0xc6>
 8001da6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e58 <HAL_FLASHEx_Erase+0xd0>)
 8001da8:	2201      	movs	r2, #1
 8001daa:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d116      	bne.n	8001de2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001db4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001db8:	f7ff ff50 	bl	8001c5c <FLASH_WaitForLastOperation>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d141      	bne.n	8001e46 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001dc2:	2001      	movs	r0, #1
 8001dc4:	f000 f84c 	bl	8001e60 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001dc8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001dcc:	f7ff ff46 	bl	8001c5c <FLASH_WaitForLastOperation>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001dd4:	4b21      	ldr	r3, [pc, #132]	@ (8001e5c <HAL_FLASHEx_Erase+0xd4>)
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	4a20      	ldr	r2, [pc, #128]	@ (8001e5c <HAL_FLASHEx_Erase+0xd4>)
 8001dda:	f023 0304 	bic.w	r3, r3, #4
 8001dde:	6113      	str	r3, [r2, #16]
 8001de0:	e031      	b.n	8001e46 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001de2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001de6:	f7ff ff39 	bl	8001c5c <FLASH_WaitForLastOperation>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d12a      	bne.n	8001e46 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	f04f 32ff 	mov.w	r2, #4294967295
 8001df6:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	e019      	b.n	8001e34 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001e00:	68b8      	ldr	r0, [r7, #8]
 8001e02:	f000 f849 	bl	8001e98 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e06:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001e0a:	f7ff ff27 	bl	8001c5c <FLASH_WaitForLastOperation>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001e12:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <HAL_FLASHEx_Erase+0xd4>)
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	4a11      	ldr	r2, [pc, #68]	@ (8001e5c <HAL_FLASHEx_Erase+0xd4>)
 8001e18:	f023 0302 	bic.w	r3, r3, #2
 8001e1c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d003      	beq.n	8001e2c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	601a      	str	r2, [r3, #0]
            break;
 8001e2a:	e00c      	b.n	8001e46 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e32:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	029a      	lsls	r2, r3, #10
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	4413      	add	r3, r2
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d3dc      	bcc.n	8001e00 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001e46:	4b04      	ldr	r3, [pc, #16]	@ (8001e58 <HAL_FLASHEx_Erase+0xd0>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	761a      	strb	r2, [r3, #24]

  return status;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	200002b0 	.word	0x200002b0
 8001e5c:	40022000 	.word	0x40022000

08001e60 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e68:	4b09      	ldr	r3, [pc, #36]	@ (8001e90 <FLASH_MassErase+0x30>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <FLASH_MassErase+0x34>)
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	4a08      	ldr	r2, [pc, #32]	@ (8001e94 <FLASH_MassErase+0x34>)
 8001e74:	f043 0304 	orr.w	r3, r3, #4
 8001e78:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001e7a:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <FLASH_MassErase+0x34>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	4a05      	ldr	r2, [pc, #20]	@ (8001e94 <FLASH_MassErase+0x34>)
 8001e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e84:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	200002b0 	.word	0x200002b0
 8001e94:	40022000 	.word	0x40022000

08001e98 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed0 <FLASH_PageErase+0x38>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed4 <FLASH_PageErase+0x3c>)
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed4 <FLASH_PageErase+0x3c>)
 8001eac:	f043 0302 	orr.w	r3, r3, #2
 8001eb0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001eb2:	4a08      	ldr	r2, [pc, #32]	@ (8001ed4 <FLASH_PageErase+0x3c>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001eb8:	4b06      	ldr	r3, [pc, #24]	@ (8001ed4 <FLASH_PageErase+0x3c>)
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	4a05      	ldr	r2, [pc, #20]	@ (8001ed4 <FLASH_PageErase+0x3c>)
 8001ebe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ec2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bc80      	pop	{r7}
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	200002b0 	.word	0x200002b0
 8001ed4:	40022000 	.word	0x40022000

08001ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b08b      	sub	sp, #44	@ 0x2c
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eea:	e169      	b.n	80021c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001eec:	2201      	movs	r2, #1
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	69fa      	ldr	r2, [r7, #28]
 8001efc:	4013      	ands	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	f040 8158 	bne.w	80021ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	4a9a      	ldr	r2, [pc, #616]	@ (8002178 <HAL_GPIO_Init+0x2a0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d05e      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f14:	4a98      	ldr	r2, [pc, #608]	@ (8002178 <HAL_GPIO_Init+0x2a0>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d875      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f1a:	4a98      	ldr	r2, [pc, #608]	@ (800217c <HAL_GPIO_Init+0x2a4>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d058      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f20:	4a96      	ldr	r2, [pc, #600]	@ (800217c <HAL_GPIO_Init+0x2a4>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d86f      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f26:	4a96      	ldr	r2, [pc, #600]	@ (8002180 <HAL_GPIO_Init+0x2a8>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d052      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f2c:	4a94      	ldr	r2, [pc, #592]	@ (8002180 <HAL_GPIO_Init+0x2a8>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d869      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f32:	4a94      	ldr	r2, [pc, #592]	@ (8002184 <HAL_GPIO_Init+0x2ac>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d04c      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f38:	4a92      	ldr	r2, [pc, #584]	@ (8002184 <HAL_GPIO_Init+0x2ac>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d863      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f3e:	4a92      	ldr	r2, [pc, #584]	@ (8002188 <HAL_GPIO_Init+0x2b0>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d046      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
 8001f44:	4a90      	ldr	r2, [pc, #576]	@ (8002188 <HAL_GPIO_Init+0x2b0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d85d      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f4a:	2b12      	cmp	r3, #18
 8001f4c:	d82a      	bhi.n	8001fa4 <HAL_GPIO_Init+0xcc>
 8001f4e:	2b12      	cmp	r3, #18
 8001f50:	d859      	bhi.n	8002006 <HAL_GPIO_Init+0x12e>
 8001f52:	a201      	add	r2, pc, #4	@ (adr r2, 8001f58 <HAL_GPIO_Init+0x80>)
 8001f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f58:	08001fd3 	.word	0x08001fd3
 8001f5c:	08001fad 	.word	0x08001fad
 8001f60:	08001fbf 	.word	0x08001fbf
 8001f64:	08002001 	.word	0x08002001
 8001f68:	08002007 	.word	0x08002007
 8001f6c:	08002007 	.word	0x08002007
 8001f70:	08002007 	.word	0x08002007
 8001f74:	08002007 	.word	0x08002007
 8001f78:	08002007 	.word	0x08002007
 8001f7c:	08002007 	.word	0x08002007
 8001f80:	08002007 	.word	0x08002007
 8001f84:	08002007 	.word	0x08002007
 8001f88:	08002007 	.word	0x08002007
 8001f8c:	08002007 	.word	0x08002007
 8001f90:	08002007 	.word	0x08002007
 8001f94:	08002007 	.word	0x08002007
 8001f98:	08002007 	.word	0x08002007
 8001f9c:	08001fb5 	.word	0x08001fb5
 8001fa0:	08001fc9 	.word	0x08001fc9
 8001fa4:	4a79      	ldr	r2, [pc, #484]	@ (800218c <HAL_GPIO_Init+0x2b4>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d013      	beq.n	8001fd2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001faa:	e02c      	b.n	8002006 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	623b      	str	r3, [r7, #32]
          break;
 8001fb2:	e029      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	623b      	str	r3, [r7, #32]
          break;
 8001fbc:	e024      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	3308      	adds	r3, #8
 8001fc4:	623b      	str	r3, [r7, #32]
          break;
 8001fc6:	e01f      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	330c      	adds	r3, #12
 8001fce:	623b      	str	r3, [r7, #32]
          break;
 8001fd0:	e01a      	b.n	8002008 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d102      	bne.n	8001fe0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fda:	2304      	movs	r3, #4
 8001fdc:	623b      	str	r3, [r7, #32]
          break;
 8001fde:	e013      	b.n	8002008 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d105      	bne.n	8001ff4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	69fa      	ldr	r2, [r7, #28]
 8001ff0:	611a      	str	r2, [r3, #16]
          break;
 8001ff2:	e009      	b.n	8002008 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff4:	2308      	movs	r3, #8
 8001ff6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69fa      	ldr	r2, [r7, #28]
 8001ffc:	615a      	str	r2, [r3, #20]
          break;
 8001ffe:	e003      	b.n	8002008 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002000:	2300      	movs	r3, #0
 8002002:	623b      	str	r3, [r7, #32]
          break;
 8002004:	e000      	b.n	8002008 <HAL_GPIO_Init+0x130>
          break;
 8002006:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	2bff      	cmp	r3, #255	@ 0xff
 800200c:	d801      	bhi.n	8002012 <HAL_GPIO_Init+0x13a>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	e001      	b.n	8002016 <HAL_GPIO_Init+0x13e>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	3304      	adds	r3, #4
 8002016:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	2bff      	cmp	r3, #255	@ 0xff
 800201c:	d802      	bhi.n	8002024 <HAL_GPIO_Init+0x14c>
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	e002      	b.n	800202a <HAL_GPIO_Init+0x152>
 8002024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002026:	3b08      	subs	r3, #8
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	210f      	movs	r1, #15
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	fa01 f303 	lsl.w	r3, r1, r3
 8002038:	43db      	mvns	r3, r3
 800203a:	401a      	ands	r2, r3
 800203c:	6a39      	ldr	r1, [r7, #32]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	fa01 f303 	lsl.w	r3, r1, r3
 8002044:	431a      	orrs	r2, r3
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 80b1 	beq.w	80021ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002058:	4b4d      	ldr	r3, [pc, #308]	@ (8002190 <HAL_GPIO_Init+0x2b8>)
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	4a4c      	ldr	r2, [pc, #304]	@ (8002190 <HAL_GPIO_Init+0x2b8>)
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	6193      	str	r3, [r2, #24]
 8002064:	4b4a      	ldr	r3, [pc, #296]	@ (8002190 <HAL_GPIO_Init+0x2b8>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002070:	4a48      	ldr	r2, [pc, #288]	@ (8002194 <HAL_GPIO_Init+0x2bc>)
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	089b      	lsrs	r3, r3, #2
 8002076:	3302      	adds	r3, #2
 8002078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	220f      	movs	r2, #15
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	43db      	mvns	r3, r3
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	4013      	ands	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a40      	ldr	r2, [pc, #256]	@ (8002198 <HAL_GPIO_Init+0x2c0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d013      	beq.n	80020c4 <HAL_GPIO_Init+0x1ec>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a3f      	ldr	r2, [pc, #252]	@ (800219c <HAL_GPIO_Init+0x2c4>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d00d      	beq.n	80020c0 <HAL_GPIO_Init+0x1e8>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a3e      	ldr	r2, [pc, #248]	@ (80021a0 <HAL_GPIO_Init+0x2c8>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d007      	beq.n	80020bc <HAL_GPIO_Init+0x1e4>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a3d      	ldr	r2, [pc, #244]	@ (80021a4 <HAL_GPIO_Init+0x2cc>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d101      	bne.n	80020b8 <HAL_GPIO_Init+0x1e0>
 80020b4:	2303      	movs	r3, #3
 80020b6:	e006      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020b8:	2304      	movs	r3, #4
 80020ba:	e004      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020bc:	2302      	movs	r3, #2
 80020be:	e002      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020c0:	2301      	movs	r3, #1
 80020c2:	e000      	b.n	80020c6 <HAL_GPIO_Init+0x1ee>
 80020c4:	2300      	movs	r3, #0
 80020c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020c8:	f002 0203 	and.w	r2, r2, #3
 80020cc:	0092      	lsls	r2, r2, #2
 80020ce:	4093      	lsls	r3, r2
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020d6:	492f      	ldr	r1, [pc, #188]	@ (8002194 <HAL_GPIO_Init+0x2bc>)
 80020d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020da:	089b      	lsrs	r3, r3, #2
 80020dc:	3302      	adds	r3, #2
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d006      	beq.n	80020fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020f0:	4b2d      	ldr	r3, [pc, #180]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	492c      	ldr	r1, [pc, #176]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 80020f6:	69bb      	ldr	r3, [r7, #24]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	608b      	str	r3, [r1, #8]
 80020fc:	e006      	b.n	800210c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80020fe:	4b2a      	ldr	r3, [pc, #168]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	43db      	mvns	r3, r3
 8002106:	4928      	ldr	r1, [pc, #160]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002108:	4013      	ands	r3, r2
 800210a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002118:	4b23      	ldr	r3, [pc, #140]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	4922      	ldr	r1, [pc, #136]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800211e:	69bb      	ldr	r3, [r7, #24]
 8002120:	4313      	orrs	r3, r2
 8002122:	60cb      	str	r3, [r1, #12]
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002126:	4b20      	ldr	r3, [pc, #128]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002128:	68da      	ldr	r2, [r3, #12]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	43db      	mvns	r3, r3
 800212e:	491e      	ldr	r1, [pc, #120]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002130:	4013      	ands	r3, r2
 8002132:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002142:	685a      	ldr	r2, [r3, #4]
 8002144:	4918      	ldr	r1, [pc, #96]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	604b      	str	r3, [r1, #4]
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800214e:	4b16      	ldr	r3, [pc, #88]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002150:	685a      	ldr	r2, [r3, #4]
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	43db      	mvns	r3, r3
 8002156:	4914      	ldr	r1, [pc, #80]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 8002158:	4013      	ands	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d021      	beq.n	80021ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002168:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	490e      	ldr	r1, [pc, #56]	@ (80021a8 <HAL_GPIO_Init+0x2d0>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	600b      	str	r3, [r1, #0]
 8002174:	e021      	b.n	80021ba <HAL_GPIO_Init+0x2e2>
 8002176:	bf00      	nop
 8002178:	10320000 	.word	0x10320000
 800217c:	10310000 	.word	0x10310000
 8002180:	10220000 	.word	0x10220000
 8002184:	10210000 	.word	0x10210000
 8002188:	10120000 	.word	0x10120000
 800218c:	10110000 	.word	0x10110000
 8002190:	40021000 	.word	0x40021000
 8002194:	40010000 	.word	0x40010000
 8002198:	40010800 	.word	0x40010800
 800219c:	40010c00 	.word	0x40010c00
 80021a0:	40011000 	.word	0x40011000
 80021a4:	40011400 	.word	0x40011400
 80021a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021ac:	4b0b      	ldr	r3, [pc, #44]	@ (80021dc <HAL_GPIO_Init+0x304>)
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	4909      	ldr	r1, [pc, #36]	@ (80021dc <HAL_GPIO_Init+0x304>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021bc:	3301      	adds	r3, #1
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c6:	fa22 f303 	lsr.w	r3, r2, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f47f ae8e 	bne.w	8001eec <HAL_GPIO_Init+0x14>
  }
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	372c      	adds	r7, #44	@ 0x2c
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	40010400 	.word	0x40010400

080021e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	460b      	mov	r3, r1
 80021ea:	807b      	strh	r3, [r7, #2]
 80021ec:	4613      	mov	r3, r2
 80021ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021f0:	787b      	ldrb	r3, [r7, #1]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021f6:	887a      	ldrh	r2, [r7, #2]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80021fc:	e003      	b.n	8002206 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80021fe:	887b      	ldrh	r3, [r7, #2]
 8002200:	041a      	lsls	r2, r3, #16
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	611a      	str	r2, [r3, #16]
}
 8002206:	bf00      	nop
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr

08002210 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002210:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002212:	b08b      	sub	sp, #44	@ 0x2c
 8002214:	af06      	add	r7, sp, #24
 8002216:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e0f1      	b.n	8002406 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 32a9 	ldrb.w	r3, [r3, #681]	@ 0x2a9
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d106      	bne.n	800223c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f007 f996 	bl	8009568 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2203      	movs	r2, #3
 8002240:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f003 f90f 	bl	800546c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	603b      	str	r3, [r7, #0]
 8002254:	687e      	ldr	r6, [r7, #4]
 8002256:	466d      	mov	r5, sp
 8002258:	f106 0410 	add.w	r4, r6, #16
 800225c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800225e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002260:	6823      	ldr	r3, [r4, #0]
 8002262:	602b      	str	r3, [r5, #0]
 8002264:	1d33      	adds	r3, r6, #4
 8002266:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002268:	6838      	ldr	r0, [r7, #0]
 800226a:	f003 f8d9 	bl	8005420 <USB_CoreInit>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d005      	beq.n	8002280 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e0c2      	b.n	8002406 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2100      	movs	r1, #0
 8002286:	4618      	mov	r0, r3
 8002288:	f003 f90a 	bl	80054a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800228c:	2300      	movs	r3, #0
 800228e:	73fb      	strb	r3, [r7, #15]
 8002290:	e040      	b.n	8002314 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	6879      	ldr	r1, [r7, #4]
 8002296:	1c5a      	adds	r2, r3, #1
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	440b      	add	r3, r1
 80022a2:	3301      	adds	r3, #1
 80022a4:	2201      	movs	r2, #1
 80022a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	1c5a      	adds	r2, r3, #1
 80022ae:	4613      	mov	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	4413      	add	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	440b      	add	r3, r1
 80022b8:	7bfa      	ldrb	r2, [r7, #15]
 80022ba:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	1c5a      	adds	r2, r3, #1
 80022c2:	4613      	mov	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	4413      	add	r3, r2
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	440b      	add	r3, r1
 80022cc:	3303      	adds	r3, #3
 80022ce:	2200      	movs	r2, #0
 80022d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	4613      	mov	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4413      	add	r3, r2
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	440b      	add	r3, r1
 80022e0:	3338      	adds	r3, #56	@ 0x38
 80022e2:	2200      	movs	r2, #0
 80022e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022e6:	7bfa      	ldrb	r2, [r7, #15]
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	4613      	mov	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	00db      	lsls	r3, r3, #3
 80022f2:	440b      	add	r3, r1
 80022f4:	333c      	adds	r3, #60	@ 0x3c
 80022f6:	2200      	movs	r2, #0
 80022f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022fa:	7bfa      	ldrb	r2, [r7, #15]
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	4413      	add	r3, r2
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	440b      	add	r3, r1
 8002308:	3340      	adds	r3, #64	@ 0x40
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800230e:	7bfb      	ldrb	r3, [r7, #15]
 8002310:	3301      	adds	r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
 8002314:	7bfa      	ldrb	r2, [r7, #15]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	d3b9      	bcc.n	8002292 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800231e:	2300      	movs	r3, #0
 8002320:	73fb      	strb	r3, [r7, #15]
 8002322:	e044      	b.n	80023ae <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002324:	7bfa      	ldrb	r2, [r7, #15]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4413      	add	r3, r2
 800232e:	00db      	lsls	r3, r3, #3
 8002330:	440b      	add	r3, r1
 8002332:	f203 1369 	addw	r3, r3, #361	@ 0x169
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800233a:	7bfa      	ldrb	r2, [r7, #15]
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	4613      	mov	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	4413      	add	r3, r2
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	440b      	add	r3, r1
 8002348:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800234c:	7bfa      	ldrb	r2, [r7, #15]
 800234e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002350:	7bfa      	ldrb	r2, [r7, #15]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4413      	add	r3, r2
 800235a:	00db      	lsls	r3, r3, #3
 800235c:	440b      	add	r3, r1
 800235e:	f203 136b 	addw	r3, r3, #363	@ 0x16b
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002366:	7bfa      	ldrb	r2, [r7, #15]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4413      	add	r3, r2
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	440b      	add	r3, r1
 8002374:	f503 73bc 	add.w	r3, r3, #376	@ 0x178
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800237c:	7bfa      	ldrb	r2, [r7, #15]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	440b      	add	r3, r1
 800238a:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002392:	7bfa      	ldrb	r2, [r7, #15]
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	00db      	lsls	r3, r3, #3
 800239e:	440b      	add	r3, r1
 80023a0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80023a4:	2200      	movs	r2, #0
 80023a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
 80023aa:	3301      	adds	r3, #1
 80023ac:	73fb      	strb	r3, [r7, #15]
 80023ae:	7bfa      	ldrb	r2, [r7, #15]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d3b5      	bcc.n	8002324 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	603b      	str	r3, [r7, #0]
 80023be:	687e      	ldr	r6, [r7, #4]
 80023c0:	466d      	mov	r5, sp
 80023c2:	f106 0410 	add.w	r4, r6, #16
 80023c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023ca:	6823      	ldr	r3, [r4, #0]
 80023cc:	602b      	str	r3, [r5, #0]
 80023ce:	1d33      	adds	r3, r6, #4
 80023d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023d2:	6838      	ldr	r0, [r7, #0]
 80023d4:	f003 f870 	bl	80054b8 <USB_DevInit>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d005      	beq.n	80023ea <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2202      	movs	r2, #2
 80023e2:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
    return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e00d      	b.n	8002406 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2201      	movs	r2, #1
 80023f6:	f883 22a9 	strb.w	r2, [r3, #681]	@ 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f005 faf1 	bl	80079e6 <USB_DevDisconnect>

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800240e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800240e:	b580      	push	{r7, lr}
 8002410:	b082      	sub	sp, #8
 8002412:	af00      	add	r7, sp, #0
 8002414:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800241c:	2b01      	cmp	r3, #1
 800241e:	d101      	bne.n	8002424 <HAL_PCD_Start+0x16>
 8002420:	2302      	movs	r3, #2
 8002422:	e016      	b.n	8002452 <HAL_PCD_Start+0x44>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f003 f805 	bl	8005440 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002436:	2101      	movs	r1, #1
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f007 fb08 	bl	8009a4e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f005 fac5 	bl	80079d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b088      	sub	sp, #32
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f005 fac7 	bl	80079fa <USB_ReadInterrupts>
 800246c:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 fb1b 	bl	8002ab4 <PCD_EP_ISR_Handler>

    return;
 800247e:	e119      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002486:	2b00      	cmp	r3, #0
 8002488:	d013      	beq.n	80024b2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002492:	b29a      	uxth	r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800249c:	b292      	uxth	r2, r2
 800249e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f007 f8db 	bl	800965e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80024a8:	2100      	movs	r1, #0
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f905 	bl	80026ba <HAL_PCD_SetAddress>

    return;
 80024b0:	e100      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00c      	beq.n	80024d6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024ce:	b292      	uxth	r2, r2
 80024d0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80024d4:	e0ee      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00c      	beq.n	80024fa <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024f2:	b292      	uxth	r2, r2
 80024f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80024f8:	e0dc      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80024fa:	69bb      	ldr	r3, [r7, #24]
 80024fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002500:	2b00      	cmp	r3, #0
 8002502:	d027      	beq.n	8002554 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800250c:	b29a      	uxth	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f022 0204 	bic.w	r2, r2, #4
 8002516:	b292      	uxth	r2, r2
 8002518:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002524:	b29a      	uxth	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0208 	bic.w	r2, r2, #8
 800252e:	b292      	uxth	r2, r2
 8002530:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f007 f8cb 	bl	80096d0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002542:	b29a      	uxth	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800254c:	b292      	uxth	r2, r2
 800254e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002552:	e0af      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 8083 	beq.w	8002666 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002560:	2300      	movs	r3, #0
 8002562:	77fb      	strb	r3, [r7, #31]
 8002564:	e010      	b.n	8002588 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	461a      	mov	r2, r3
 800256c:	7ffb      	ldrb	r3, [r7, #31]
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	441a      	add	r2, r3
 8002572:	7ffb      	ldrb	r3, [r7, #31]
 8002574:	8812      	ldrh	r2, [r2, #0]
 8002576:	b292      	uxth	r2, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	3320      	adds	r3, #32
 800257c:	443b      	add	r3, r7
 800257e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002582:	7ffb      	ldrb	r3, [r7, #31]
 8002584:	3301      	adds	r3, #1
 8002586:	77fb      	strb	r3, [r7, #31]
 8002588:	7ffb      	ldrb	r3, [r7, #31]
 800258a:	2b07      	cmp	r3, #7
 800258c:	d9eb      	bls.n	8002566 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002596:	b29a      	uxth	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f042 0201 	orr.w	r2, r2, #1
 80025a0:	b292      	uxth	r2, r2
 80025a2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0201 	bic.w	r2, r2, #1
 80025b8:	b292      	uxth	r2, r2
 80025ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80025be:	bf00      	nop
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d0f6      	beq.n	80025c0 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80025da:	b29a      	uxth	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025e4:	b292      	uxth	r2, r2
 80025e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80025ea:	2300      	movs	r3, #0
 80025ec:	77fb      	strb	r3, [r7, #31]
 80025ee:	e00f      	b.n	8002610 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80025f0:	7ffb      	ldrb	r3, [r7, #31]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	4611      	mov	r1, r2
 80025f8:	7ffa      	ldrb	r2, [r7, #31]
 80025fa:	0092      	lsls	r2, r2, #2
 80025fc:	440a      	add	r2, r1
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	3320      	adds	r3, #32
 8002602:	443b      	add	r3, r7
 8002604:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002608:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800260a:	7ffb      	ldrb	r3, [r7, #31]
 800260c:	3301      	adds	r3, #1
 800260e:	77fb      	strb	r3, [r7, #31]
 8002610:	7ffb      	ldrb	r3, [r7, #31]
 8002612:	2b07      	cmp	r3, #7
 8002614:	d9ec      	bls.n	80025f0 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800261e:	b29a      	uxth	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f042 0208 	orr.w	r2, r2, #8
 8002628:	b292      	uxth	r2, r2
 800262a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002636:	b29a      	uxth	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002640:	b292      	uxth	r2, r2
 8002642:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800264e:	b29a      	uxth	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 0204 	orr.w	r2, r2, #4
 8002658:	b292      	uxth	r2, r2
 800265a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f007 f81c 	bl	800969c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002664:	e026      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00f      	beq.n	8002690 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002678:	b29a      	uxth	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002682:	b292      	uxth	r2, r2
 8002684:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f006 ffda 	bl	8009642 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800268e:	e011      	b.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00c      	beq.n	80026b4 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026ac:	b292      	uxth	r2, r2
 80026ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80026b2:	bf00      	nop
  }
}
 80026b4:	3720      	adds	r7, #32
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b082      	sub	sp, #8
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
 80026c2:	460b      	mov	r3, r1
 80026c4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d101      	bne.n	80026d4 <HAL_PCD_SetAddress+0x1a>
 80026d0:	2302      	movs	r3, #2
 80026d2:	e013      	b.n	80026fc <HAL_PCD_SetAddress+0x42>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  hpcd->USB_Address = address;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	78fa      	ldrb	r2, [r7, #3]
 80026e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	4611      	mov	r1, r2
 80026ec:	4618      	mov	r0, r3
 80026ee:	f005 f95d 	bl	80079ac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 80026fa:	2300      	movs	r3, #0
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}

08002704 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
 800270c:	4608      	mov	r0, r1
 800270e:	4611      	mov	r1, r2
 8002710:	461a      	mov	r2, r3
 8002712:	4603      	mov	r3, r0
 8002714:	70fb      	strb	r3, [r7, #3]
 8002716:	460b      	mov	r3, r1
 8002718:	803b      	strh	r3, [r7, #0]
 800271a:	4613      	mov	r3, r2
 800271c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800271e:	2300      	movs	r3, #0
 8002720:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002722:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002726:	2b00      	cmp	r3, #0
 8002728:	da0e      	bge.n	8002748 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800272a:	78fb      	ldrb	r3, [r7, #3]
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	1c5a      	adds	r2, r3, #1
 8002732:	4613      	mov	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	4413      	add	r3, r2
 8002738:	00db      	lsls	r3, r3, #3
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	4413      	add	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2201      	movs	r2, #1
 8002744:	705a      	strb	r2, [r3, #1]
 8002746:	e00e      	b.n	8002766 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	f003 0207 	and.w	r2, r3, #7
 800274e:	4613      	mov	r3, r2
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	4413      	add	r3, r2
 8002754:	00db      	lsls	r3, r3, #3
 8002756:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	4413      	add	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002766:	78fb      	ldrb	r3, [r7, #3]
 8002768:	f003 0307 	and.w	r3, r3, #7
 800276c:	b2da      	uxtb	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002772:	883a      	ldrh	r2, [r7, #0]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	78ba      	ldrb	r2, [r7, #2]
 800277c:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800277e:	78bb      	ldrb	r3, [r7, #2]
 8002780:	2b02      	cmp	r3, #2
 8002782:	d102      	bne.n	800278a <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2200      	movs	r2, #0
 8002788:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_PCD_EP_Open+0x94>
 8002794:	2302      	movs	r3, #2
 8002796:	e00e      	b.n	80027b6 <HAL_PCD_EP_Open+0xb2>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	68f9      	ldr	r1, [r7, #12]
 80027a6:	4618      	mov	r0, r3
 80027a8:	f002 fea6 	bl	80054f8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return ret;
 80027b4:	7afb      	ldrb	r3, [r7, #11]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b084      	sub	sp, #16
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
 80027c6:	460b      	mov	r3, r1
 80027c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80027ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	da0e      	bge.n	80027f0 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027d2:	78fb      	ldrb	r3, [r7, #3]
 80027d4:	f003 0307 	and.w	r3, r3, #7
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	4613      	mov	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4413      	add	r3, r2
 80027e0:	00db      	lsls	r3, r3, #3
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	4413      	add	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2201      	movs	r2, #1
 80027ec:	705a      	strb	r2, [r3, #1]
 80027ee:	e00e      	b.n	800280e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027f0:	78fb      	ldrb	r3, [r7, #3]
 80027f2:	f003 0207 	and.w	r2, r3, #7
 80027f6:	4613      	mov	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4413      	add	r3, r2
 80027fc:	00db      	lsls	r3, r3, #3
 80027fe:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	4413      	add	r3, r2
 8002806:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2200      	movs	r2, #0
 800280c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800280e:	78fb      	ldrb	r3, [r7, #3]
 8002810:	f003 0307 	and.w	r3, r3, #7
 8002814:	b2da      	uxtb	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_PCD_EP_Close+0x6a>
 8002824:	2302      	movs	r3, #2
 8002826:	e00e      	b.n	8002846 <HAL_PCD_EP_Close+0x88>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68f9      	ldr	r1, [r7, #12]
 8002836:	4618      	mov	r0, r3
 8002838:	f003 fa1e 	bl	8005c78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  return HAL_OK;
 8002844:	2300      	movs	r3, #0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	60f8      	str	r0, [r7, #12]
 8002856:	607a      	str	r2, [r7, #4]
 8002858:	603b      	str	r3, [r7, #0]
 800285a:	460b      	mov	r3, r1
 800285c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800285e:	7afb      	ldrb	r3, [r7, #11]
 8002860:	f003 0207 	and.w	r2, r3, #7
 8002864:	4613      	mov	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	4413      	add	r3, r2
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	4413      	add	r3, r2
 8002874:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2200      	movs	r2, #0
 8002886:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	2200      	movs	r2, #0
 800288c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800288e:	7afb      	ldrb	r3, [r7, #11]
 8002890:	f003 0307 	and.w	r3, r3, #7
 8002894:	b2da      	uxtb	r2, r3
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6979      	ldr	r1, [r7, #20]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f003 fbd5 	bl	8006050 <USB_EPStartXfer>

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	460b      	mov	r3, r1
 80028ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	f003 0207 	and.w	r2, r3, #7
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	440b      	add	r3, r1
 80028ce:	f503 73c2 	add.w	r3, r3, #388	@ 0x184
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr

080028de <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b086      	sub	sp, #24
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	607a      	str	r2, [r7, #4]
 80028e8:	603b      	str	r3, [r7, #0]
 80028ea:	460b      	mov	r3, r1
 80028ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028ee:	7afb      	ldrb	r3, [r7, #11]
 80028f0:	f003 0307 	and.w	r3, r3, #7
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	4613      	mov	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	4413      	add	r3, r2
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	4413      	add	r3, r2
 8002902:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	683a      	ldr	r2, [r7, #0]
 800290e:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	683a      	ldr	r2, [r7, #0]
 800291c:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	2200      	movs	r2, #0
 8002922:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	2201      	movs	r2, #1
 8002928:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800292a:	7afb      	ldrb	r3, [r7, #11]
 800292c:	f003 0307 	and.w	r3, r3, #7
 8002930:	b2da      	uxtb	r2, r3
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6979      	ldr	r1, [r7, #20]
 800293c:	4618      	mov	r0, r3
 800293e:	f003 fb87 	bl	8006050 <USB_EPStartXfer>

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	460b      	mov	r3, r1
 8002956:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002958:	78fb      	ldrb	r3, [r7, #3]
 800295a:	f003 0207 	and.w	r2, r3, #7
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	429a      	cmp	r2, r3
 8002964:	d901      	bls.n	800296a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e04c      	b.n	8002a04 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800296a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800296e:	2b00      	cmp	r3, #0
 8002970:	da0e      	bge.n	8002990 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002972:	78fb      	ldrb	r3, [r7, #3]
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	4613      	mov	r3, r2
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2201      	movs	r2, #1
 800298c:	705a      	strb	r2, [r3, #1]
 800298e:	e00c      	b.n	80029aa <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002990:	78fa      	ldrb	r2, [r7, #3]
 8002992:	4613      	mov	r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	00db      	lsls	r3, r3, #3
 800299a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	4413      	add	r3, r2
 80029a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2201      	movs	r2, #1
 80029ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029b0:	78fb      	ldrb	r3, [r7, #3]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_PCD_EP_SetStall+0x7e>
 80029c6:	2302      	movs	r3, #2
 80029c8:	e01c      	b.n	8002a04 <HAL_PCD_EP_SetStall+0xb8>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68f9      	ldr	r1, [r7, #12]
 80029d8:	4618      	mov	r0, r3
 80029da:	f004 feea 	bl	80077b2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80029de:	78fb      	ldrb	r3, [r7, #3]
 80029e0:	f003 0307 	and.w	r3, r3, #7
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d108      	bne.n	80029fa <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 80029f2:	4619      	mov	r1, r3
 80029f4:	4610      	mov	r0, r2
 80029f6:	f005 f80f 	bl	8007a18 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2200      	movs	r2, #0
 80029fe:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	460b      	mov	r3, r1
 8002a16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	f003 020f 	and.w	r2, r3, #15
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d901      	bls.n	8002a2a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	e040      	b.n	8002aac <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002a2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	da0e      	bge.n	8002a50 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a32:	78fb      	ldrb	r3, [r7, #3]
 8002a34:	f003 0307 	and.w	r3, r3, #7
 8002a38:	1c5a      	adds	r2, r3, #1
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	00db      	lsls	r3, r3, #3
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	4413      	add	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	705a      	strb	r2, [r3, #1]
 8002a4e:	e00e      	b.n	8002a6e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002a50:	78fb      	ldrb	r3, [r7, #3]
 8002a52:	f003 0207 	and.w	r2, r3, #7
 8002a56:	4613      	mov	r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	4413      	add	r3, r2
 8002a5c:	00db      	lsls	r3, r3, #3
 8002a5e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a74:	78fb      	ldrb	r3, [r7, #3]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_PCD_EP_ClrStall+0x82>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e00e      	b.n	8002aac <HAL_PCD_EP_ClrStall+0xa0>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68f9      	ldr	r1, [r7, #12]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f004 fed8 	bl	8007852 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 22a8 	strb.w	r2, [r3, #680]	@ 0x2a8

  return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b096      	sub	sp, #88	@ 0x58
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002abc:	e3be      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
  {
    wIstr = hpcd->Instance->ISTR;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002ac6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002aca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	f003 030f 	and.w	r3, r3, #15
 8002ad4:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8002ad8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	f040 8178 	bne.w	8002dd2 <PCD_EP_ISR_Handler+0x31e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8002ae2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002ae6:	f003 0310 	and.w	r3, r3, #16
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d151      	bne.n	8002b92 <PCD_EP_ISR_Handler+0xde>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	881b      	ldrh	r3, [r3, #0]
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002afe:	81fb      	strh	r3, [r7, #14]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	89fb      	ldrh	r3, [r7, #14]
 8002b06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	3328      	adds	r3, #40	@ 0x28
 8002b16:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	461a      	mov	r2, r3
 8002b24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	005b      	lsls	r3, r3, #1
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	4413      	add	r3, r2
 8002b36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b3a:	881b      	ldrh	r3, [r3, #0]
 8002b3c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002b40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b42:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002b44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b46:	695a      	ldr	r2, [r3, #20]
 8002b48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b4a:	69db      	ldr	r3, [r3, #28]
 8002b4c:	441a      	add	r2, r3
 8002b4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b50:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002b52:	2100      	movs	r1, #0
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f006 fd5a 	bl	800960e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 836a 	beq.w	800323c <PCD_EP_ISR_Handler+0x788>
 8002b68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f040 8365 	bne.w	800323c <PCD_EP_ISR_Handler+0x788>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002b90:	e354      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002b98:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	881b      	ldrh	r3, [r3, #0]
 8002ba0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002ba4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d034      	beq.n	8002c1a <PCD_EP_ISR_Handler+0x166>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	461a      	mov	r2, r3
 8002bbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	00db      	lsls	r3, r3, #3
 8002bc2:	4413      	add	r3, r2
 8002bc4:	3306      	adds	r3, #6
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	4413      	add	r3, r2
 8002bce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002bd2:	881b      	ldrh	r3, [r3, #0]
 8002bd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bda:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f503 712c 	add.w	r1, r3, #688	@ 0x2b0
 8002be6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002be8:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002bea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bec:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	f004 ff63 	bl	8007aba <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002c00:	4013      	ands	r3, r2
 8002c02:	823b      	strh	r3, [r7, #16]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	8a3a      	ldrh	r2, [r7, #16]
 8002c0a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c0e:	b292      	uxth	r2, r2
 8002c10:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f006 fcce 	bl	80095b4 <HAL_PCD_SetupStageCallback>
 8002c18:	e310      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002c1a:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f280 830c 	bge.w	800323c <PCD_EP_ISR_Handler+0x788>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	881b      	ldrh	r3, [r3, #0]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002c30:	4013      	ands	r3, r2
 8002c32:	83fb      	strh	r3, [r7, #30]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	8bfa      	ldrh	r2, [r7, #30]
 8002c3a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002c3e:	b292      	uxth	r2, r2
 8002c40:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	4413      	add	r3, r2
 8002c56:	3306      	adds	r3, #6
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6812      	ldr	r2, [r2, #0]
 8002c5e:	4413      	add	r3, r2
 8002c60:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002c64:	881b      	ldrh	r3, [r3, #0]
 8002c66:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002c6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c6c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002c6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d019      	beq.n	8002caa <PCD_EP_ISR_Handler+0x1f6>
 8002c76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d015      	beq.n	8002caa <PCD_EP_ISR_Handler+0x1f6>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6818      	ldr	r0, [r3, #0]
 8002c82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c84:	6959      	ldr	r1, [r3, #20]
 8002c86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c88:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002c8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c8c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	f004 ff13 	bl	8007aba <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002c94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c96:	695a      	ldr	r2, [r3, #20]
 8002c98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	441a      	add	r2, r3
 8002c9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ca0:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f006 fc97 	bl	80095d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002cb4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002cb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	f040 82bd 	bne.w	800323c <PCD_EP_ISR_Handler+0x788>
 8002cc2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002cc6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002cca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002cce:	f000 82b5 	beq.w	800323c <PCD_EP_ISR_Handler+0x788>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	61bb      	str	r3, [r7, #24]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002cf0:	617b      	str	r3, [r7, #20]
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	881b      	ldrh	r3, [r3, #0]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cfc:	b29a      	uxth	r2, r3
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	801a      	strh	r2, [r3, #0]
 8002d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	2b3e      	cmp	r3, #62	@ 0x3e
 8002d08:	d91d      	bls.n	8002d46 <PCD_EP_ISR_Handler+0x292>
 8002d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	095b      	lsrs	r3, r3, #5
 8002d10:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	f003 031f 	and.w	r3, r3, #31
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d102      	bne.n	8002d24 <PCD_EP_ISR_Handler+0x270>
 8002d1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d20:	3b01      	subs	r3, #1
 8002d22:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	881b      	ldrh	r3, [r3, #0]
 8002d28:	b29a      	uxth	r2, r3
 8002d2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	029b      	lsls	r3, r3, #10
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	4313      	orrs	r3, r2
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	801a      	strh	r2, [r3, #0]
 8002d44:	e026      	b.n	8002d94 <PCD_EP_ISR_Handler+0x2e0>
 8002d46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d48:	691b      	ldr	r3, [r3, #16]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10a      	bne.n	8002d64 <PCD_EP_ISR_Handler+0x2b0>
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	881b      	ldrh	r3, [r3, #0]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	801a      	strh	r2, [r3, #0]
 8002d62:	e017      	b.n	8002d94 <PCD_EP_ISR_Handler+0x2e0>
 8002d64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	085b      	lsrs	r3, r3, #1
 8002d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <PCD_EP_ISR_Handler+0x2ca>
 8002d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	029b      	lsls	r3, r3, #10
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	881b      	ldrh	r3, [r3, #0]
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002da0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002da4:	827b      	strh	r3, [r7, #18]
 8002da6:	8a7b      	ldrh	r3, [r7, #18]
 8002da8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8002dac:	827b      	strh	r3, [r7, #18]
 8002dae:	8a7b      	ldrh	r3, [r7, #18]
 8002db0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002db4:	827b      	strh	r3, [r7, #18]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	8a7b      	ldrh	r3, [r7, #18]
 8002dbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002dc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002dc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	8013      	strh	r3, [r2, #0]
 8002dd0:	e234      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002de6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f280 80fc 	bge.w	8002fe8 <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	4413      	add	r3, r2
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002e06:	4013      	ands	r3, r2
 8002e08:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	461a      	mov	r2, r3
 8002e12:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002e1e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002e22:	b292      	uxth	r2, r2
 8002e24:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002e26:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	00db      	lsls	r3, r3, #3
 8002e32:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e3e:	7b1b      	ldrb	r3, [r3, #12]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d125      	bne.n	8002e90 <PCD_EP_ISR_Handler+0x3dc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	461a      	mov	r2, r3
 8002e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	4413      	add	r3, r2
 8002e58:	3306      	adds	r3, #6
 8002e5a:	005b      	lsls	r3, r3, #1
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	4413      	add	r3, r2
 8002e62:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e66:	881b      	ldrh	r3, [r3, #0]
 8002e68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e6c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002e70:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 8092 	beq.w	8002f9e <PCD_EP_ISR_Handler+0x4ea>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6818      	ldr	r0, [r3, #0]
 8002e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e80:	6959      	ldr	r1, [r3, #20]
 8002e82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e84:	88da      	ldrh	r2, [r3, #6]
 8002e86:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002e8a:	f004 fe16 	bl	8007aba <USB_ReadPMA>
 8002e8e:	e086      	b.n	8002f9e <PCD_EP_ISR_Handler+0x4ea>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e92:	78db      	ldrb	r3, [r3, #3]
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d10a      	bne.n	8002eae <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002e98:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f9d9 	bl	8003258 <HAL_PCD_EP_DB_Receive>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8002eac:	e077      	b.n	8002f9e <PCD_EP_ISR_Handler+0x4ea>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	461a      	mov	r2, r3
 8002eb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	881b      	ldrh	r3, [r3, #0]
 8002ebe:	b29b      	uxth	r3, r3
 8002ec0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ec4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ec8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	441a      	add	r2, r3
 8002eda:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002eea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	b29b      	uxth	r3, r3
 8002f04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d024      	beq.n	8002f56 <PCD_EP_ISR_Handler+0x4a2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	461a      	mov	r2, r3
 8002f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	00db      	lsls	r3, r3, #3
 8002f1e:	4413      	add	r3, r2
 8002f20:	3302      	adds	r3, #2
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	687a      	ldr	r2, [r7, #4]
 8002f26:	6812      	ldr	r2, [r2, #0]
 8002f28:	4413      	add	r3, r2
 8002f2a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f34:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002f38:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d02e      	beq.n	8002f9e <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f46:	6959      	ldr	r1, [r3, #20]
 8002f48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f4a:	891a      	ldrh	r2, [r3, #8]
 8002f4c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002f50:	f004 fdb3 	bl	8007aba <USB_ReadPMA>
 8002f54:	e023      	b.n	8002f9e <PCD_EP_ISR_Handler+0x4ea>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	00db      	lsls	r3, r3, #3
 8002f68:	4413      	add	r3, r2
 8002f6a:	3306      	adds	r3, #6
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6812      	ldr	r2, [r2, #0]
 8002f72:	4413      	add	r3, r2
 8002f74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f7e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002f82:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d009      	beq.n	8002f9e <PCD_EP_ISR_Handler+0x4ea>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6818      	ldr	r0, [r3, #0]
 8002f8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f90:	6959      	ldr	r1, [r3, #20]
 8002f92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f94:	895a      	ldrh	r2, [r3, #10]
 8002f96:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002f9a:	f004 fd8e 	bl	8007aba <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002f9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fa0:	69da      	ldr	r2, [r3, #28]
 8002fa2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002fa6:	441a      	add	r2, r3
 8002fa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002faa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fae:	695a      	ldr	r2, [r3, #20]
 8002fb0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002fb4:	441a      	add	r2, r3
 8002fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fb8:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002fba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d005      	beq.n	8002fce <PCD_EP_ISR_Handler+0x51a>
 8002fc2:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d206      	bcs.n	8002fdc <PCD_EP_ISR_Handler+0x528>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002fce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	f006 faff 	bl	80095d8 <HAL_PCD_DataOutStageCallback>
 8002fda:	e005      	b.n	8002fe8 <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f003 f834 	bl	8006050 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002fe8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002fec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8123 	beq.w	800323c <PCD_EP_ISR_Handler+0x788>
      {
        ep = &hpcd->IN_ep[epindex];
 8002ff6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002ffa:	1c5a      	adds	r2, r3, #1
 8002ffc:	4613      	mov	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4413      	add	r3, r2
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	4413      	add	r3, r2
 8003008:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	461a      	mov	r2, r3
 8003010:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	b29b      	uxth	r3, r3
 800301c:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003024:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	461a      	mov	r2, r3
 800302e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	441a      	add	r2, r3
 8003036:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800303a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800303e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003042:	b29b      	uxth	r3, r3
 8003044:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8003046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003048:	78db      	ldrb	r3, [r3, #3]
 800304a:	2b01      	cmp	r3, #1
 800304c:	f040 80a2 	bne.w	8003194 <PCD_EP_ISR_Handler+0x6e0>
        {
          ep->xfer_len = 0U;
 8003050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003052:	2200      	movs	r2, #0
 8003054:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8003056:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003058:	7b1b      	ldrb	r3, [r3, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 8093 	beq.w	8003186 <PCD_EP_ISR_Handler+0x6d2>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003060:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003068:	2b00      	cmp	r3, #0
 800306a:	d046      	beq.n	80030fa <PCD_EP_ISR_Handler+0x646>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800306c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800306e:	785b      	ldrb	r3, [r3, #1]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d126      	bne.n	80030c2 <PCD_EP_ISR_Handler+0x60e>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	627b      	str	r3, [r7, #36]	@ 0x24
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003082:	b29b      	uxth	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003088:	4413      	add	r3, r2
 800308a:	627b      	str	r3, [r7, #36]	@ 0x24
 800308c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	011a      	lsls	r2, r3, #4
 8003092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003094:	4413      	add	r3, r2
 8003096:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800309a:	623b      	str	r3, [r7, #32]
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	801a      	strh	r2, [r3, #0]
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	881b      	ldrh	r3, [r3, #0]
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80030b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	6a3b      	ldr	r3, [r7, #32]
 80030be:	801a      	strh	r2, [r3, #0]
 80030c0:	e061      	b.n	8003186 <PCD_EP_ISR_Handler+0x6d2>
 80030c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030c4:	785b      	ldrb	r3, [r3, #1]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d15d      	bne.n	8003186 <PCD_EP_ISR_Handler+0x6d2>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030d8:	b29b      	uxth	r3, r3
 80030da:	461a      	mov	r2, r3
 80030dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030de:	4413      	add	r3, r2
 80030e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	011a      	lsls	r2, r3, #4
 80030e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ea:	4413      	add	r3, r2
 80030ec:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030f4:	2200      	movs	r2, #0
 80030f6:	801a      	strh	r2, [r3, #0]
 80030f8:	e045      	b.n	8003186 <PCD_EP_ISR_Handler+0x6d2>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003100:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003102:	785b      	ldrb	r3, [r3, #1]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d126      	bne.n	8003156 <PCD_EP_ISR_Handler+0x6a2>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	637b      	str	r3, [r7, #52]	@ 0x34
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003116:	b29b      	uxth	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800311c:	4413      	add	r3, r2
 800311e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003120:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003122:	781b      	ldrb	r3, [r3, #0]
 8003124:	011a      	lsls	r2, r3, #4
 8003126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003128:	4413      	add	r3, r2
 800312a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800312e:	633b      	str	r3, [r7, #48]	@ 0x30
 8003130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	b29b      	uxth	r3, r3
 8003136:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800313a:	b29a      	uxth	r2, r3
 800313c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800313e:	801a      	strh	r2, [r3, #0]
 8003140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003142:	881b      	ldrh	r3, [r3, #0]
 8003144:	b29b      	uxth	r3, r3
 8003146:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800314a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800314e:	b29a      	uxth	r2, r3
 8003150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003152:	801a      	strh	r2, [r3, #0]
 8003154:	e017      	b.n	8003186 <PCD_EP_ISR_Handler+0x6d2>
 8003156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003158:	785b      	ldrb	r3, [r3, #1]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d113      	bne.n	8003186 <PCD_EP_ISR_Handler+0x6d2>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003166:	b29b      	uxth	r3, r3
 8003168:	461a      	mov	r2, r3
 800316a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800316c:	4413      	add	r3, r2
 800316e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003170:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	011a      	lsls	r2, r3, #4
 8003176:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003178:	4413      	add	r3, r2
 800317a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800317e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003182:	2200      	movs	r2, #0
 8003184:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	4619      	mov	r1, r3
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f006 fa3e 	bl	800960e <HAL_PCD_DataInStageCallback>
 8003192:	e053      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003194:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003198:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800319c:	2b00      	cmp	r3, #0
 800319e:	d146      	bne.n	800322e <PCD_EP_ISR_Handler+0x77a>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031a8:	b29b      	uxth	r3, r3
 80031aa:	461a      	mov	r2, r3
 80031ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	00db      	lsls	r3, r3, #3
 80031b2:	4413      	add	r3, r2
 80031b4:	3302      	adds	r3, #2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	687a      	ldr	r2, [r7, #4]
 80031ba:	6812      	ldr	r2, [r2, #0]
 80031bc:	4413      	add	r3, r2
 80031be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80031c8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80031cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ce:	699a      	ldr	r2, [r3, #24]
 80031d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d907      	bls.n	80031e8 <PCD_EP_ISR_Handler+0x734>
            {
              ep->xfer_len -= TxPctSize;
 80031d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031da:	699a      	ldr	r2, [r3, #24]
 80031dc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80031e0:	1ad2      	subs	r2, r2, r3
 80031e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031e4:	619a      	str	r2, [r3, #24]
 80031e6:	e002      	b.n	80031ee <PCD_EP_ISR_Handler+0x73a>
            }
            else
            {
              ep->xfer_len = 0U;
 80031e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031ea:	2200      	movs	r2, #0
 80031ec:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80031ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d106      	bne.n	8003204 <PCD_EP_ISR_Handler+0x750>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	4619      	mov	r1, r3
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f006 fa06 	bl	800960e <HAL_PCD_DataInStageCallback>
 8003202:	e01b      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8003204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003206:	695a      	ldr	r2, [r3, #20]
 8003208:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800320c:	441a      	add	r2, r3
 800320e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003210:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8003212:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003214:	69da      	ldr	r2, [r3, #28]
 8003216:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800321a:	441a      	add	r2, r3
 800321c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800321e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003226:	4618      	mov	r0, r3
 8003228:	f002 ff12 	bl	8006050 <USB_EPStartXfer>
 800322c:	e006      	b.n	800323c <PCD_EP_ISR_Handler+0x788>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800322e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003232:	461a      	mov	r2, r3
 8003234:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f91b 	bl	8003472 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003244:	b29b      	uxth	r3, r3
 8003246:	b21b      	sxth	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	f6ff ac38 	blt.w	8002abe <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3758      	adds	r7, #88	@ 0x58
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	4613      	mov	r3, r2
 8003264:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003266:	88fb      	ldrh	r3, [r7, #6]
 8003268:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d07e      	beq.n	800336e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003278:	b29b      	uxth	r3, r3
 800327a:	461a      	mov	r2, r3
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	781b      	ldrb	r3, [r3, #0]
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	4413      	add	r3, r2
 8003284:	3302      	adds	r3, #2
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	68fa      	ldr	r2, [r7, #12]
 800328a:	6812      	ldr	r2, [r2, #0]
 800328c:	4413      	add	r3, r2
 800328e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003292:	881b      	ldrh	r3, [r3, #0]
 8003294:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003298:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	699a      	ldr	r2, [r3, #24]
 800329e:	8b7b      	ldrh	r3, [r7, #26]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d306      	bcc.n	80032b2 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80032a4:	68bb      	ldr	r3, [r7, #8]
 80032a6:	699a      	ldr	r2, [r3, #24]
 80032a8:	8b7b      	ldrh	r3, [r7, #26]
 80032aa:	1ad2      	subs	r2, r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	619a      	str	r2, [r3, #24]
 80032b0:	e002      	b.n	80032b8 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	2200      	movs	r2, #0
 80032b6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d123      	bne.n	8003308 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	461a      	mov	r2, r3
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032da:	833b      	strh	r3, [r7, #24]
 80032dc:	8b3b      	ldrh	r3, [r7, #24]
 80032de:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80032e2:	833b      	strh	r3, [r7, #24]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	441a      	add	r2, r3
 80032f2:	8b3b      	ldrh	r3, [r7, #24]
 80032f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80032f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80032fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003300:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003304:	b29b      	uxth	r3, r3
 8003306:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003308:	88fb      	ldrh	r3, [r7, #6]
 800330a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800330e:	2b00      	cmp	r3, #0
 8003310:	d01f      	beq.n	8003352 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	4413      	add	r3, r2
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	b29b      	uxth	r3, r3
 8003324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800332c:	82fb      	strh	r3, [r7, #22]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	461a      	mov	r2, r3
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	441a      	add	r2, r3
 800333c:	8afb      	ldrh	r3, [r7, #22]
 800333e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003342:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003346:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800334a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800334e:	b29b      	uxth	r3, r3
 8003350:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003352:	8b7b      	ldrh	r3, [r7, #26]
 8003354:	2b00      	cmp	r3, #0
 8003356:	f000 8087 	beq.w	8003468 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	6959      	ldr	r1, [r3, #20]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	891a      	ldrh	r2, [r3, #8]
 8003366:	8b7b      	ldrh	r3, [r7, #26]
 8003368:	f004 fba7 	bl	8007aba <USB_ReadPMA>
 800336c:	e07c      	b.n	8003468 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003376:	b29b      	uxth	r3, r3
 8003378:	461a      	mov	r2, r3
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4413      	add	r3, r2
 8003382:	3306      	adds	r3, #6
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	4413      	add	r3, r2
 800338c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003396:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	699a      	ldr	r2, [r3, #24]
 800339c:	8b7b      	ldrh	r3, [r7, #26]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d306      	bcc.n	80033b0 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	699a      	ldr	r2, [r3, #24]
 80033a6:	8b7b      	ldrh	r3, [r7, #26]
 80033a8:	1ad2      	subs	r2, r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	619a      	str	r2, [r3, #24]
 80033ae:	e002      	b.n	80033b6 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	2200      	movs	r2, #0
 80033b4:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d123      	bne.n	8003406 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	781b      	ldrb	r3, [r3, #0]
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4413      	add	r3, r2
 80033cc:	881b      	ldrh	r3, [r3, #0]
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033d8:	83fb      	strh	r3, [r7, #30]
 80033da:	8bfb      	ldrh	r3, [r7, #30]
 80033dc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80033e0:	83fb      	strh	r3, [r7, #30]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	461a      	mov	r2, r3
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	441a      	add	r2, r3
 80033f0:	8bfb      	ldrh	r3, [r7, #30]
 80033f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80033f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80033fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80033fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003402:	b29b      	uxth	r3, r3
 8003404:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800340c:	2b00      	cmp	r3, #0
 800340e:	d11f      	bne.n	8003450 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	461a      	mov	r2, r3
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	b29b      	uxth	r3, r3
 8003422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800342a:	83bb      	strh	r3, [r7, #28]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	461a      	mov	r2, r3
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	441a      	add	r2, r3
 800343a:	8bbb      	ldrh	r3, [r7, #28]
 800343c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003440:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003448:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800344c:	b29b      	uxth	r3, r3
 800344e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003450:	8b7b      	ldrh	r3, [r7, #26]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d008      	beq.n	8003468 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6818      	ldr	r0, [r3, #0]
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	6959      	ldr	r1, [r3, #20]
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	895a      	ldrh	r2, [r3, #10]
 8003462:	8b7b      	ldrh	r3, [r7, #26]
 8003464:	f004 fb29 	bl	8007aba <USB_ReadPMA>
    }
  }

  return count;
 8003468:	8b7b      	ldrh	r3, [r7, #26]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3720      	adds	r7, #32
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b0a4      	sub	sp, #144	@ 0x90
 8003476:	af00      	add	r7, sp, #0
 8003478:	60f8      	str	r0, [r7, #12]
 800347a:	60b9      	str	r1, [r7, #8]
 800347c:	4613      	mov	r3, r2
 800347e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003480:	88fb      	ldrh	r3, [r7, #6]
 8003482:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 81dd 	beq.w	8003846 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003494:	b29b      	uxth	r3, r3
 8003496:	461a      	mov	r2, r3
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4413      	add	r3, r2
 80034a0:	3302      	adds	r3, #2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	68fa      	ldr	r2, [r7, #12]
 80034a6:	6812      	ldr	r2, [r2, #0]
 80034a8:	4413      	add	r3, r2
 80034aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80034ae:	881b      	ldrh	r3, [r3, #0]
 80034b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034b4:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	699a      	ldr	r2, [r3, #24]
 80034bc:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d907      	bls.n	80034d4 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	699a      	ldr	r2, [r3, #24]
 80034c8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80034cc:	1ad2      	subs	r2, r2, r3
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	619a      	str	r2, [r3, #24]
 80034d2:	e002      	b.n	80034da <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2200      	movs	r2, #0
 80034d8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f040 80b9 	bne.w	8003656 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	785b      	ldrb	r3, [r3, #1]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d126      	bne.n	800353a <HAL_PCD_EP_DB_Transmit+0xc8>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003500:	4413      	add	r3, r2
 8003502:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	781b      	ldrb	r3, [r3, #0]
 8003508:	011a      	lsls	r2, r3, #4
 800350a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800350c:	4413      	add	r3, r2
 800350e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003512:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003516:	881b      	ldrh	r3, [r3, #0]
 8003518:	b29b      	uxth	r3, r3
 800351a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800351e:	b29a      	uxth	r2, r3
 8003520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003522:	801a      	strh	r2, [r3, #0]
 8003524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003526:	881b      	ldrh	r3, [r3, #0]
 8003528:	b29b      	uxth	r3, r3
 800352a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800352e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003532:	b29a      	uxth	r2, r3
 8003534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003536:	801a      	strh	r2, [r3, #0]
 8003538:	e01a      	b.n	8003570 <HAL_PCD_EP_DB_Transmit+0xfe>
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	785b      	ldrb	r3, [r3, #1]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d116      	bne.n	8003570 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	637b      	str	r3, [r7, #52]	@ 0x34
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003550:	b29b      	uxth	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003556:	4413      	add	r3, r2
 8003558:	637b      	str	r3, [r7, #52]	@ 0x34
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	011a      	lsls	r2, r3, #4
 8003560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003562:	4413      	add	r3, r2
 8003564:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003568:	633b      	str	r3, [r7, #48]	@ 0x30
 800356a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800356c:	2200      	movs	r2, #0
 800356e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	627b      	str	r3, [r7, #36]	@ 0x24
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	785b      	ldrb	r3, [r3, #1]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d126      	bne.n	80035cc <HAL_PCD_EP_DB_Transmit+0x15a>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	61fb      	str	r3, [r7, #28]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800358c:	b29b      	uxth	r3, r3
 800358e:	461a      	mov	r2, r3
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	4413      	add	r3, r2
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	011a      	lsls	r2, r3, #4
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	4413      	add	r3, r2
 80035a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80035a4:	61bb      	str	r3, [r7, #24]
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	881b      	ldrh	r3, [r3, #0]
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	801a      	strh	r2, [r3, #0]
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	881b      	ldrh	r3, [r3, #0]
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80035c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	801a      	strh	r2, [r3, #0]
 80035ca:	e017      	b.n	80035fc <HAL_PCD_EP_DB_Transmit+0x18a>
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	785b      	ldrb	r3, [r3, #1]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d113      	bne.n	80035fc <HAL_PCD_EP_DB_Transmit+0x18a>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035dc:	b29b      	uxth	r3, r3
 80035de:	461a      	mov	r2, r3
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e2:	4413      	add	r3, r2
 80035e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	011a      	lsls	r2, r3, #4
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	4413      	add	r3, r2
 80035f0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80035f4:	623b      	str	r3, [r7, #32]
 80035f6:	6a3b      	ldr	r3, [r7, #32]
 80035f8:	2200      	movs	r2, #0
 80035fa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	4619      	mov	r1, r3
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f006 f803 	bl	800960e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003608:	88fb      	ldrh	r3, [r7, #6]
 800360a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 82fc 	beq.w	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	461a      	mov	r2, r3
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	4413      	add	r3, r2
 8003622:	881b      	ldrh	r3, [r3, #0]
 8003624:	b29b      	uxth	r3, r3
 8003626:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800362a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800362e:	82fb      	strh	r3, [r7, #22]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	461a      	mov	r2, r3
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	441a      	add	r2, r3
 800363e:	8afb      	ldrh	r3, [r7, #22]
 8003640:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003644:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003648:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800364c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003650:	b29b      	uxth	r3, r3
 8003652:	8013      	strh	r3, [r2, #0]
 8003654:	e2da      	b.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003656:	88fb      	ldrh	r3, [r7, #6]
 8003658:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d021      	beq.n	80036a4 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	461a      	mov	r2, r3
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	b29b      	uxth	r3, r3
 8003672:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003676:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800367a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	461a      	mov	r2, r3
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	441a      	add	r2, r3
 800368c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003690:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003694:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003698:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800369c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	f040 82ae 	bne.w	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	695a      	ldr	r2, [r3, #20]
 80036b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036b8:	441a      	add	r2, r3
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	69da      	ldr	r2, [r3, #28]
 80036c2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036c6:	441a      	add	r2, r3
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	6a1a      	ldr	r2, [r3, #32]
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d30b      	bcc.n	80036f0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	691b      	ldr	r3, [r3, #16]
 80036dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80036e0:	68bb      	ldr	r3, [r7, #8]
 80036e2:	6a1a      	ldr	r2, [r3, #32]
 80036e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80036e8:	1ad2      	subs	r2, r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	621a      	str	r2, [r3, #32]
 80036ee:	e017      	b.n	8003720 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d108      	bne.n	800370a <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80036f8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80036fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003708:	e00a      	b.n	8003720 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	6a1b      	ldr	r3, [r3, #32]
 8003716:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	2200      	movs	r2, #0
 800371e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	785b      	ldrb	r3, [r3, #1]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d165      	bne.n	80037f4 <HAL_PCD_EP_DB_Transmit+0x382>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003736:	b29b      	uxth	r3, r3
 8003738:	461a      	mov	r2, r3
 800373a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800373c:	4413      	add	r3, r2
 800373e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	011a      	lsls	r2, r3, #4
 8003746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003748:	4413      	add	r3, r2
 800374a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800374e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003752:	881b      	ldrh	r3, [r3, #0]
 8003754:	b29b      	uxth	r3, r3
 8003756:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800375a:	b29a      	uxth	r2, r3
 800375c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800375e:	801a      	strh	r2, [r3, #0]
 8003760:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003764:	2b3e      	cmp	r3, #62	@ 0x3e
 8003766:	d91d      	bls.n	80037a4 <HAL_PCD_EP_DB_Transmit+0x332>
 8003768:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800376c:	095b      	lsrs	r3, r3, #5
 800376e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003770:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003774:	f003 031f 	and.w	r3, r3, #31
 8003778:	2b00      	cmp	r3, #0
 800377a:	d102      	bne.n	8003782 <HAL_PCD_EP_DB_Transmit+0x310>
 800377c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800377e:	3b01      	subs	r3, #1
 8003780:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003784:	881b      	ldrh	r3, [r3, #0]
 8003786:	b29a      	uxth	r2, r3
 8003788:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800378a:	b29b      	uxth	r3, r3
 800378c:	029b      	lsls	r3, r3, #10
 800378e:	b29b      	uxth	r3, r3
 8003790:	4313      	orrs	r3, r2
 8003792:	b29b      	uxth	r3, r3
 8003794:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003798:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800379c:	b29a      	uxth	r2, r3
 800379e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037a0:	801a      	strh	r2, [r3, #0]
 80037a2:	e044      	b.n	800382e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80037a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d10a      	bne.n	80037c2 <HAL_PCD_EP_DB_Transmit+0x350>
 80037ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037ba:	b29a      	uxth	r2, r3
 80037bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037be:	801a      	strh	r2, [r3, #0]
 80037c0:	e035      	b.n	800382e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80037c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037c6:	085b      	lsrs	r3, r3, #1
 80037c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d002      	beq.n	80037dc <HAL_PCD_EP_DB_Transmit+0x36a>
 80037d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037d8:	3301      	adds	r3, #1
 80037da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	029b      	lsls	r3, r3, #10
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	4313      	orrs	r3, r2
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037f0:	801a      	strh	r2, [r3, #0]
 80037f2:	e01c      	b.n	800382e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	785b      	ldrb	r3, [r3, #1]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d118      	bne.n	800382e <HAL_PCD_EP_DB_Transmit+0x3bc>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	647b      	str	r3, [r7, #68]	@ 0x44
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800380a:	b29b      	uxth	r3, r3
 800380c:	461a      	mov	r2, r3
 800380e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003810:	4413      	add	r3, r2
 8003812:	647b      	str	r3, [r7, #68]	@ 0x44
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	011a      	lsls	r2, r3, #4
 800381a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800381c:	4413      	add	r3, r2
 800381e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003822:	643b      	str	r3, [r7, #64]	@ 0x40
 8003824:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003828:	b29a      	uxth	r2, r3
 800382a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800382c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	6959      	ldr	r1, [r3, #20]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	891a      	ldrh	r2, [r3, #8]
 800383a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800383e:	b29b      	uxth	r3, r3
 8003840:	f004 f8f5 	bl	8007a2e <USB_WritePMA>
 8003844:	e1e2      	b.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800384e:	b29b      	uxth	r3, r3
 8003850:	461a      	mov	r2, r3
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	781b      	ldrb	r3, [r3, #0]
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	4413      	add	r3, r2
 800385a:	3306      	adds	r3, #6
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	68fa      	ldr	r2, [r7, #12]
 8003860:	6812      	ldr	r2, [r2, #0]
 8003862:	4413      	add	r3, r2
 8003864:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800386e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	699a      	ldr	r2, [r3, #24]
 8003876:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800387a:	429a      	cmp	r2, r3
 800387c:	d307      	bcc.n	800388e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	699a      	ldr	r2, [r3, #24]
 8003882:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003886:	1ad2      	subs	r2, r2, r3
 8003888:	68bb      	ldr	r3, [r7, #8]
 800388a:	619a      	str	r2, [r3, #24]
 800388c:	e002      	b.n	8003894 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2200      	movs	r2, #0
 8003892:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	699b      	ldr	r3, [r3, #24]
 8003898:	2b00      	cmp	r3, #0
 800389a:	f040 80c0 	bne.w	8003a1e <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	785b      	ldrb	r3, [r3, #1]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d126      	bne.n	80038f4 <HAL_PCD_EP_DB_Transmit+0x482>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	461a      	mov	r2, r3
 80038b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038ba:	4413      	add	r3, r2
 80038bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	011a      	lsls	r2, r3, #4
 80038c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80038c6:	4413      	add	r3, r2
 80038c8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80038cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038d0:	881b      	ldrh	r3, [r3, #0]
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038d8:	b29a      	uxth	r2, r3
 80038da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038dc:	801a      	strh	r2, [r3, #0]
 80038de:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80038f0:	801a      	strh	r2, [r3, #0]
 80038f2:	e01a      	b.n	800392a <HAL_PCD_EP_DB_Transmit+0x4b8>
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	785b      	ldrb	r3, [r3, #1]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d116      	bne.n	800392a <HAL_PCD_EP_DB_Transmit+0x4b8>
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	667b      	str	r3, [r7, #100]	@ 0x64
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800390a:	b29b      	uxth	r3, r3
 800390c:	461a      	mov	r2, r3
 800390e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003910:	4413      	add	r3, r2
 8003912:	667b      	str	r3, [r7, #100]	@ 0x64
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	011a      	lsls	r2, r3, #4
 800391a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800391c:	4413      	add	r3, r2
 800391e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003922:	663b      	str	r3, [r7, #96]	@ 0x60
 8003924:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003926:	2200      	movs	r2, #0
 8003928:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	677b      	str	r3, [r7, #116]	@ 0x74
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	785b      	ldrb	r3, [r3, #1]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d12b      	bne.n	8003990 <HAL_PCD_EP_DB_Transmit+0x51e>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003946:	b29b      	uxth	r3, r3
 8003948:	461a      	mov	r2, r3
 800394a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800394c:	4413      	add	r3, r2
 800394e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	011a      	lsls	r2, r3, #4
 8003956:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003958:	4413      	add	r3, r2
 800395a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800395e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003962:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003966:	881b      	ldrh	r3, [r3, #0]
 8003968:	b29b      	uxth	r3, r3
 800396a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800396e:	b29a      	uxth	r2, r3
 8003970:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003974:	801a      	strh	r2, [r3, #0]
 8003976:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	b29b      	uxth	r3, r3
 800397e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003982:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003986:	b29a      	uxth	r2, r3
 8003988:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800398c:	801a      	strh	r2, [r3, #0]
 800398e:	e017      	b.n	80039c0 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	785b      	ldrb	r3, [r3, #1]
 8003994:	2b01      	cmp	r3, #1
 8003996:	d113      	bne.n	80039c0 <HAL_PCD_EP_DB_Transmit+0x54e>
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	461a      	mov	r2, r3
 80039a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039a6:	4413      	add	r3, r2
 80039a8:	677b      	str	r3, [r7, #116]	@ 0x74
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	011a      	lsls	r2, r3, #4
 80039b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039b2:	4413      	add	r3, r2
 80039b4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80039b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80039ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039bc:	2200      	movs	r2, #0
 80039be:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	4619      	mov	r1, r3
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f005 fe21 	bl	800960e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80039cc:	88fb      	ldrh	r3, [r7, #6]
 80039ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	f040 811a 	bne.w	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	461a      	mov	r2, r3
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4413      	add	r3, r2
 80039e6:	881b      	ldrh	r3, [r3, #0]
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039f2:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	461a      	mov	r2, r3
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	441a      	add	r2, r3
 8003a04:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003a08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	8013      	strh	r3, [r2, #0]
 8003a1c:	e0f6      	b.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003a1e:	88fb      	ldrh	r3, [r7, #6]
 8003a20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d121      	bne.n	8003a6c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	4413      	add	r3, r2
 8003a36:	881b      	ldrh	r3, [r3, #0]
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a42:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	441a      	add	r2, r3
 8003a54:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003a60:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	f040 80ca 	bne.w	8003c0c <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	695a      	ldr	r2, [r3, #20]
 8003a7c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003a80:	441a      	add	r2, r3
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	69da      	ldr	r2, [r3, #28]
 8003a8a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003a8e:	441a      	add	r2, r3
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	6a1a      	ldr	r2, [r3, #32]
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	691b      	ldr	r3, [r3, #16]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d30b      	bcc.n	8003ab8 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	6a1a      	ldr	r2, [r3, #32]
 8003aac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ab0:	1ad2      	subs	r2, r2, r3
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	621a      	str	r2, [r3, #32]
 8003ab6:	e017      	b.n	8003ae8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d108      	bne.n	8003ad2 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8003ac0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003ac4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003ad0:	e00a      	b.n	8003ae8 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	2200      	movs	r2, #0
 8003ade:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	657b      	str	r3, [r7, #84]	@ 0x54
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	785b      	ldrb	r3, [r3, #1]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d165      	bne.n	8003bc2 <HAL_PCD_EP_DB_Transmit+0x750>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	461a      	mov	r2, r3
 8003b08:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b0a:	4413      	add	r3, r2
 8003b0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	011a      	lsls	r2, r3, #4
 8003b14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b16:	4413      	add	r3, r2
 8003b18:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003b1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b2c:	801a      	strh	r2, [r3, #0]
 8003b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b32:	2b3e      	cmp	r3, #62	@ 0x3e
 8003b34:	d91d      	bls.n	8003b72 <HAL_PCD_EP_DB_Transmit+0x700>
 8003b36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b42:	f003 031f 	and.w	r3, r3, #31
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d102      	bne.n	8003b50 <HAL_PCD_EP_DB_Transmit+0x6de>
 8003b4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b52:	881b      	ldrh	r3, [r3, #0]
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003b58:	b29b      	uxth	r3, r3
 8003b5a:	029b      	lsls	r3, r3, #10
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b6e:	801a      	strh	r2, [r3, #0]
 8003b70:	e041      	b.n	8003bf6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10a      	bne.n	8003b90 <HAL_PCD_EP_DB_Transmit+0x71e>
 8003b7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003b84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b8c:	801a      	strh	r2, [r3, #0]
 8003b8e:	e032      	b.n	8003bf6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003b90:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b94:	085b      	lsrs	r3, r3, #1
 8003b96:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <HAL_PCD_EP_DB_Transmit+0x738>
 8003ba4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003baa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bac:	881b      	ldrh	r3, [r3, #0]
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bb2:	b29b      	uxth	r3, r3
 8003bb4:	029b      	lsls	r3, r3, #10
 8003bb6:	b29b      	uxth	r3, r3
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003bbe:	801a      	strh	r2, [r3, #0]
 8003bc0:	e019      	b.n	8003bf6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	785b      	ldrb	r3, [r3, #1]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d115      	bne.n	8003bf6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003bd2:	b29b      	uxth	r3, r3
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bd8:	4413      	add	r3, r2
 8003bda:	657b      	str	r3, [r7, #84]	@ 0x54
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	781b      	ldrb	r3, [r3, #0]
 8003be0:	011a      	lsls	r2, r3, #4
 8003be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003be4:	4413      	add	r3, r2
 8003be6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003bea:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bf0:	b29a      	uxth	r2, r3
 8003bf2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bf4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6818      	ldr	r0, [r3, #0]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	6959      	ldr	r1, [r3, #20]
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	895a      	ldrh	r2, [r3, #10]
 8003c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	f003 ff11 	bl	8007a2e <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	461a      	mov	r2, r3
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	881b      	ldrh	r3, [r3, #0]
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c26:	82bb      	strh	r3, [r7, #20]
 8003c28:	8abb      	ldrh	r3, [r7, #20]
 8003c2a:	f083 0310 	eor.w	r3, r3, #16
 8003c2e:	82bb      	strh	r3, [r7, #20]
 8003c30:	8abb      	ldrh	r3, [r7, #20]
 8003c32:	f083 0320 	eor.w	r3, r3, #32
 8003c36:	82bb      	strh	r3, [r7, #20]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	441a      	add	r2, r3
 8003c46:	8abb      	ldrh	r3, [r7, #20]
 8003c48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003c4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003c50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	3790      	adds	r7, #144	@ 0x90
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8003c66:	b480      	push	{r7}
 8003c68:	b087      	sub	sp, #28
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	60f8      	str	r0, [r7, #12]
 8003c6e:	607b      	str	r3, [r7, #4]
 8003c70:	460b      	mov	r3, r1
 8003c72:	817b      	strh	r3, [r7, #10]
 8003c74:	4613      	mov	r3, r2
 8003c76:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003c78:	897b      	ldrh	r3, [r7, #10]
 8003c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00b      	beq.n	8003c9c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003c84:	897b      	ldrh	r3, [r7, #10]
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	1c5a      	adds	r2, r3, #1
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	4413      	add	r3, r2
 8003c92:	00db      	lsls	r3, r3, #3
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4413      	add	r3, r2
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	e009      	b.n	8003cb0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c9c:	897a      	ldrh	r2, [r7, #10]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	4413      	add	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003cb0:	893b      	ldrh	r3, [r7, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d107      	bne.n	8003cc6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	697b      	ldr	r3, [r7, #20]
 8003cc2:	80da      	strh	r2, [r3, #6]
 8003cc4:	e00b      	b.n	8003cde <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	b29a      	uxth	r2, r3
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	0c1b      	lsrs	r3, r3, #16
 8003cd8:	b29a      	uxth	r2, r3
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	371c      	adds	r7, #28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bc80      	pop	{r7}
 8003ce8:	4770      	bx	lr
	...

08003cec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e272      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f000 8087 	beq.w	8003e1a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d0c:	4b92      	ldr	r3, [pc, #584]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f003 030c 	and.w	r3, r3, #12
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d00c      	beq.n	8003d32 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d18:	4b8f      	ldr	r3, [pc, #572]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 030c 	and.w	r3, r3, #12
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d112      	bne.n	8003d4a <HAL_RCC_OscConfig+0x5e>
 8003d24:	4b8c      	ldr	r3, [pc, #560]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d30:	d10b      	bne.n	8003d4a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d32:	4b89      	ldr	r3, [pc, #548]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d06c      	beq.n	8003e18 <HAL_RCC_OscConfig+0x12c>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d168      	bne.n	8003e18 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e24c      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d52:	d106      	bne.n	8003d62 <HAL_RCC_OscConfig+0x76>
 8003d54:	4b80      	ldr	r3, [pc, #512]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a7f      	ldr	r2, [pc, #508]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d5e:	6013      	str	r3, [r2, #0]
 8003d60:	e02e      	b.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10c      	bne.n	8003d84 <HAL_RCC_OscConfig+0x98>
 8003d6a:	4b7b      	ldr	r3, [pc, #492]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a7a      	ldr	r2, [pc, #488]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d74:	6013      	str	r3, [r2, #0]
 8003d76:	4b78      	ldr	r3, [pc, #480]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a77      	ldr	r2, [pc, #476]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e01d      	b.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d8c:	d10c      	bne.n	8003da8 <HAL_RCC_OscConfig+0xbc>
 8003d8e:	4b72      	ldr	r3, [pc, #456]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a71      	ldr	r2, [pc, #452]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	4b6f      	ldr	r3, [pc, #444]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003da0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	e00b      	b.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
 8003da8:	4b6b      	ldr	r3, [pc, #428]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a6a      	ldr	r2, [pc, #424]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003dae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	4b68      	ldr	r3, [pc, #416]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a67      	ldr	r2, [pc, #412]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003dba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dbe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d013      	beq.n	8003df0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc8:	f7fd fb80 	bl	80014cc <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd0:	f7fd fb7c 	bl	80014cc <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b64      	cmp	r3, #100	@ 0x64
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e200      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003de2:	4b5d      	ldr	r3, [pc, #372]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0f0      	beq.n	8003dd0 <HAL_RCC_OscConfig+0xe4>
 8003dee:	e014      	b.n	8003e1a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df0:	f7fd fb6c 	bl	80014cc <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fd fb68 	bl	80014cc <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	@ 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e1ec      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e0a:	4b53      	ldr	r3, [pc, #332]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f0      	bne.n	8003df8 <HAL_RCC_OscConfig+0x10c>
 8003e16:	e000      	b.n	8003e1a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d063      	beq.n	8003eee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e26:	4b4c      	ldr	r3, [pc, #304]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d00b      	beq.n	8003e4a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e32:	4b49      	ldr	r3, [pc, #292]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	2b08      	cmp	r3, #8
 8003e3c:	d11c      	bne.n	8003e78 <HAL_RCC_OscConfig+0x18c>
 8003e3e:	4b46      	ldr	r3, [pc, #280]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d116      	bne.n	8003e78 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e4a:	4b43      	ldr	r3, [pc, #268]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_RCC_OscConfig+0x176>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d001      	beq.n	8003e62 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e1c0      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e62:	4b3d      	ldr	r3, [pc, #244]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	00db      	lsls	r3, r3, #3
 8003e70:	4939      	ldr	r1, [pc, #228]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e76:	e03a      	b.n	8003eee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d020      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e80:	4b36      	ldr	r3, [pc, #216]	@ (8003f5c <HAL_RCC_OscConfig+0x270>)
 8003e82:	2201      	movs	r2, #1
 8003e84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e86:	f7fd fb21 	bl	80014cc <HAL_GetTick>
 8003e8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e8c:	e008      	b.n	8003ea0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e8e:	f7fd fb1d 	bl	80014cc <HAL_GetTick>
 8003e92:	4602      	mov	r2, r0
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e1a1      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0f0      	beq.n	8003e8e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eac:	4b2a      	ldr	r3, [pc, #168]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	695b      	ldr	r3, [r3, #20]
 8003eb8:	00db      	lsls	r3, r3, #3
 8003eba:	4927      	ldr	r1, [pc, #156]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	600b      	str	r3, [r1, #0]
 8003ec0:	e015      	b.n	8003eee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ec2:	4b26      	ldr	r3, [pc, #152]	@ (8003f5c <HAL_RCC_OscConfig+0x270>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec8:	f7fd fb00 	bl	80014cc <HAL_GetTick>
 8003ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ece:	e008      	b.n	8003ee2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed0:	f7fd fafc 	bl	80014cc <HAL_GetTick>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	1ad3      	subs	r3, r2, r3
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d901      	bls.n	8003ee2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ede:	2303      	movs	r3, #3
 8003ee0:	e180      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d1f0      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d03a      	beq.n	8003f70 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d019      	beq.n	8003f36 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f02:	4b17      	ldr	r3, [pc, #92]	@ (8003f60 <HAL_RCC_OscConfig+0x274>)
 8003f04:	2201      	movs	r2, #1
 8003f06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f08:	f7fd fae0 	bl	80014cc <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f10:	f7fd fadc 	bl	80014cc <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e160      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f22:	4b0d      	ldr	r3, [pc, #52]	@ (8003f58 <HAL_RCC_OscConfig+0x26c>)
 8003f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0f0      	beq.n	8003f10 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003f2e:	2001      	movs	r0, #1
 8003f30:	f000 face 	bl	80044d0 <RCC_Delay>
 8003f34:	e01c      	b.n	8003f70 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f36:	4b0a      	ldr	r3, [pc, #40]	@ (8003f60 <HAL_RCC_OscConfig+0x274>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f3c:	f7fd fac6 	bl	80014cc <HAL_GetTick>
 8003f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f42:	e00f      	b.n	8003f64 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f44:	f7fd fac2 	bl	80014cc <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d908      	bls.n	8003f64 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e146      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000
 8003f5c:	42420000 	.word	0x42420000
 8003f60:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f64:	4b92      	ldr	r3, [pc, #584]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1e9      	bne.n	8003f44 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80a6 	beq.w	80040ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f82:	4b8b      	ldr	r3, [pc, #556]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10d      	bne.n	8003faa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f8e:	4b88      	ldr	r3, [pc, #544]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003f90:	69db      	ldr	r3, [r3, #28]
 8003f92:	4a87      	ldr	r2, [pc, #540]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003f94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f98:	61d3      	str	r3, [r2, #28]
 8003f9a:	4b85      	ldr	r3, [pc, #532]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fa2:	60bb      	str	r3, [r7, #8]
 8003fa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003faa:	4b82      	ldr	r3, [pc, #520]	@ (80041b4 <HAL_RCC_OscConfig+0x4c8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d118      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fb6:	4b7f      	ldr	r3, [pc, #508]	@ (80041b4 <HAL_RCC_OscConfig+0x4c8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a7e      	ldr	r2, [pc, #504]	@ (80041b4 <HAL_RCC_OscConfig+0x4c8>)
 8003fbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fc2:	f7fd fa83 	bl	80014cc <HAL_GetTick>
 8003fc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fc8:	e008      	b.n	8003fdc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fca:	f7fd fa7f 	bl	80014cc <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	2b64      	cmp	r3, #100	@ 0x64
 8003fd6:	d901      	bls.n	8003fdc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e103      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fdc:	4b75      	ldr	r3, [pc, #468]	@ (80041b4 <HAL_RCC_OscConfig+0x4c8>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0f0      	beq.n	8003fca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d106      	bne.n	8003ffe <HAL_RCC_OscConfig+0x312>
 8003ff0:	4b6f      	ldr	r3, [pc, #444]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	4a6e      	ldr	r2, [pc, #440]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8003ff6:	f043 0301 	orr.w	r3, r3, #1
 8003ffa:	6213      	str	r3, [r2, #32]
 8003ffc:	e02d      	b.n	800405a <HAL_RCC_OscConfig+0x36e>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10c      	bne.n	8004020 <HAL_RCC_OscConfig+0x334>
 8004006:	4b6a      	ldr	r3, [pc, #424]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	4a69      	ldr	r2, [pc, #420]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800400c:	f023 0301 	bic.w	r3, r3, #1
 8004010:	6213      	str	r3, [r2, #32]
 8004012:	4b67      	ldr	r3, [pc, #412]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004014:	6a1b      	ldr	r3, [r3, #32]
 8004016:	4a66      	ldr	r2, [pc, #408]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004018:	f023 0304 	bic.w	r3, r3, #4
 800401c:	6213      	str	r3, [r2, #32]
 800401e:	e01c      	b.n	800405a <HAL_RCC_OscConfig+0x36e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	68db      	ldr	r3, [r3, #12]
 8004024:	2b05      	cmp	r3, #5
 8004026:	d10c      	bne.n	8004042 <HAL_RCC_OscConfig+0x356>
 8004028:	4b61      	ldr	r3, [pc, #388]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	4a60      	ldr	r2, [pc, #384]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800402e:	f043 0304 	orr.w	r3, r3, #4
 8004032:	6213      	str	r3, [r2, #32]
 8004034:	4b5e      	ldr	r3, [pc, #376]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	4a5d      	ldr	r2, [pc, #372]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	6213      	str	r3, [r2, #32]
 8004040:	e00b      	b.n	800405a <HAL_RCC_OscConfig+0x36e>
 8004042:	4b5b      	ldr	r3, [pc, #364]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	4a5a      	ldr	r2, [pc, #360]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	6213      	str	r3, [r2, #32]
 800404e:	4b58      	ldr	r3, [pc, #352]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	4a57      	ldr	r2, [pc, #348]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004054:	f023 0304 	bic.w	r3, r3, #4
 8004058:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d015      	beq.n	800408e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004062:	f7fd fa33 	bl	80014cc <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004068:	e00a      	b.n	8004080 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800406a:	f7fd fa2f 	bl	80014cc <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004078:	4293      	cmp	r3, r2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e0b1      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004080:	4b4b      	ldr	r3, [pc, #300]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004082:	6a1b      	ldr	r3, [r3, #32]
 8004084:	f003 0302 	and.w	r3, r3, #2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d0ee      	beq.n	800406a <HAL_RCC_OscConfig+0x37e>
 800408c:	e014      	b.n	80040b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800408e:	f7fd fa1d 	bl	80014cc <HAL_GetTick>
 8004092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004094:	e00a      	b.n	80040ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004096:	f7fd fa19 	bl	80014cc <HAL_GetTick>
 800409a:	4602      	mov	r2, r0
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	1ad3      	subs	r3, r2, r3
 80040a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e09b      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ac:	4b40      	ldr	r3, [pc, #256]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 80040ae:	6a1b      	ldr	r3, [r3, #32]
 80040b0:	f003 0302 	and.w	r3, r3, #2
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1ee      	bne.n	8004096 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80040b8:	7dfb      	ldrb	r3, [r7, #23]
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d105      	bne.n	80040ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040be:	4b3c      	ldr	r3, [pc, #240]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	4a3b      	ldr	r2, [pc, #236]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 80040c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f000 8087 	beq.w	80041e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040d4:	4b36      	ldr	r3, [pc, #216]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f003 030c 	and.w	r3, r3, #12
 80040dc:	2b08      	cmp	r3, #8
 80040de:	d061      	beq.n	80041a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d146      	bne.n	8004176 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040e8:	4b33      	ldr	r3, [pc, #204]	@ (80041b8 <HAL_RCC_OscConfig+0x4cc>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040ee:	f7fd f9ed 	bl	80014cc <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f6:	f7fd f9e9 	bl	80014cc <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e06d      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004108:	4b29      	ldr	r3, [pc, #164]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f0      	bne.n	80040f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800411c:	d108      	bne.n	8004130 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800411e:	4b24      	ldr	r3, [pc, #144]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	4921      	ldr	r1, [pc, #132]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800412c:	4313      	orrs	r3, r2
 800412e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004130:	4b1f      	ldr	r3, [pc, #124]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a19      	ldr	r1, [r3, #32]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	430b      	orrs	r3, r1
 8004142:	491b      	ldr	r1, [pc, #108]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004148:	4b1b      	ldr	r3, [pc, #108]	@ (80041b8 <HAL_RCC_OscConfig+0x4cc>)
 800414a:	2201      	movs	r2, #1
 800414c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fd f9bd 	bl	80014cc <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004156:	f7fd f9b9 	bl	80014cc <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e03d      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004168:	4b11      	ldr	r3, [pc, #68]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x46a>
 8004174:	e035      	b.n	80041e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004176:	4b10      	ldr	r3, [pc, #64]	@ (80041b8 <HAL_RCC_OscConfig+0x4cc>)
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417c:	f7fd f9a6 	bl	80014cc <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004184:	f7fd f9a2 	bl	80014cc <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e026      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004196:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <HAL_RCC_OscConfig+0x4c4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x498>
 80041a2:	e01e      	b.n	80041e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e019      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
 80041b0:	40021000 	.word	0x40021000
 80041b4:	40007000 	.word	0x40007000
 80041b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80041bc:	4b0b      	ldr	r3, [pc, #44]	@ (80041ec <HAL_RCC_OscConfig+0x500>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a1b      	ldr	r3, [r3, #32]
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d106      	bne.n	80041de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041da:	429a      	cmp	r2, r3
 80041dc:	d001      	beq.n	80041e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e000      	b.n	80041e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3718      	adds	r7, #24
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40021000 	.word	0x40021000

080041f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e0d0      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004204:	4b6a      	ldr	r3, [pc, #424]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	429a      	cmp	r2, r3
 8004210:	d910      	bls.n	8004234 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004212:	4b67      	ldr	r3, [pc, #412]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f023 0207 	bic.w	r2, r3, #7
 800421a:	4965      	ldr	r1, [pc, #404]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	4313      	orrs	r3, r2
 8004220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004222:	4b63      	ldr	r3, [pc, #396]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 0307 	and.w	r3, r3, #7
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d001      	beq.n	8004234 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e0b8      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d020      	beq.n	8004282 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800424c:	4b59      	ldr	r3, [pc, #356]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	4a58      	ldr	r2, [pc, #352]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004252:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004256:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	d005      	beq.n	8004270 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004264:	4b53      	ldr	r3, [pc, #332]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	4a52      	ldr	r2, [pc, #328]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800426a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800426e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004270:	4b50      	ldr	r3, [pc, #320]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	494d      	ldr	r1, [pc, #308]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800427e:	4313      	orrs	r3, r2
 8004280:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d040      	beq.n	8004310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d107      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004296:	4b47      	ldr	r3, [pc, #284]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d115      	bne.n	80042ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e07f      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d107      	bne.n	80042be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ae:	4b41      	ldr	r3, [pc, #260]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d109      	bne.n	80042ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e073      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042be:	4b3d      	ldr	r3, [pc, #244]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e06b      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ce:	4b39      	ldr	r3, [pc, #228]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f023 0203 	bic.w	r2, r3, #3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	4936      	ldr	r1, [pc, #216]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042e0:	f7fd f8f4 	bl	80014cc <HAL_GetTick>
 80042e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e6:	e00a      	b.n	80042fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e8:	f7fd f8f0 	bl	80014cc <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d901      	bls.n	80042fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e053      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042fe:	4b2d      	ldr	r3, [pc, #180]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f003 020c 	and.w	r2, r3, #12
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	429a      	cmp	r2, r3
 800430e:	d1eb      	bne.n	80042e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004310:	4b27      	ldr	r3, [pc, #156]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d210      	bcs.n	8004340 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431e:	4b24      	ldr	r3, [pc, #144]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f023 0207 	bic.w	r2, r3, #7
 8004326:	4922      	ldr	r1, [pc, #136]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800432e:	4b20      	ldr	r3, [pc, #128]	@ (80043b0 <HAL_RCC_ClockConfig+0x1c0>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0307 	and.w	r3, r3, #7
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e032      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0304 	and.w	r3, r3, #4
 8004348:	2b00      	cmp	r3, #0
 800434a:	d008      	beq.n	800435e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800434c:	4b19      	ldr	r3, [pc, #100]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	4916      	ldr	r1, [pc, #88]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800435a:	4313      	orrs	r3, r2
 800435c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d009      	beq.n	800437e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800436a:	4b12      	ldr	r3, [pc, #72]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	490e      	ldr	r1, [pc, #56]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 800437a:	4313      	orrs	r3, r2
 800437c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800437e:	f000 f821 	bl	80043c4 <HAL_RCC_GetSysClockFreq>
 8004382:	4602      	mov	r2, r0
 8004384:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <HAL_RCC_ClockConfig+0x1c4>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	091b      	lsrs	r3, r3, #4
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	490a      	ldr	r1, [pc, #40]	@ (80043b8 <HAL_RCC_ClockConfig+0x1c8>)
 8004390:	5ccb      	ldrb	r3, [r1, r3]
 8004392:	fa22 f303 	lsr.w	r3, r2, r3
 8004396:	4a09      	ldr	r2, [pc, #36]	@ (80043bc <HAL_RCC_ClockConfig+0x1cc>)
 8004398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800439a:	4b09      	ldr	r3, [pc, #36]	@ (80043c0 <HAL_RCC_ClockConfig+0x1d0>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fd f852 	bl	8001448 <HAL_InitTick>

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40022000 	.word	0x40022000
 80043b4:	40021000 	.word	0x40021000
 80043b8:	08009b7c 	.word	0x08009b7c
 80043bc:	20000004 	.word	0x20000004
 80043c0:	20000008 	.word	0x20000008

080043c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043ca:	2300      	movs	r3, #0
 80043cc:	60fb      	str	r3, [r7, #12]
 80043ce:	2300      	movs	r3, #0
 80043d0:	60bb      	str	r3, [r7, #8]
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	2300      	movs	r3, #0
 80043d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80043de:	4b1e      	ldr	r3, [pc, #120]	@ (8004458 <HAL_RCC_GetSysClockFreq+0x94>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	2b04      	cmp	r3, #4
 80043ec:	d002      	beq.n	80043f4 <HAL_RCC_GetSysClockFreq+0x30>
 80043ee:	2b08      	cmp	r3, #8
 80043f0:	d003      	beq.n	80043fa <HAL_RCC_GetSysClockFreq+0x36>
 80043f2:	e027      	b.n	8004444 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043f4:	4b19      	ldr	r3, [pc, #100]	@ (800445c <HAL_RCC_GetSysClockFreq+0x98>)
 80043f6:	613b      	str	r3, [r7, #16]
      break;
 80043f8:	e027      	b.n	800444a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	0c9b      	lsrs	r3, r3, #18
 80043fe:	f003 030f 	and.w	r3, r3, #15
 8004402:	4a17      	ldr	r2, [pc, #92]	@ (8004460 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004404:	5cd3      	ldrb	r3, [r2, r3]
 8004406:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800440e:	2b00      	cmp	r3, #0
 8004410:	d010      	beq.n	8004434 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004412:	4b11      	ldr	r3, [pc, #68]	@ (8004458 <HAL_RCC_GetSysClockFreq+0x94>)
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	0c5b      	lsrs	r3, r3, #17
 8004418:	f003 0301 	and.w	r3, r3, #1
 800441c:	4a11      	ldr	r2, [pc, #68]	@ (8004464 <HAL_RCC_GetSysClockFreq+0xa0>)
 800441e:	5cd3      	ldrb	r3, [r2, r3]
 8004420:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a0d      	ldr	r2, [pc, #52]	@ (800445c <HAL_RCC_GetSysClockFreq+0x98>)
 8004426:	fb03 f202 	mul.w	r2, r3, r2
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	617b      	str	r3, [r7, #20]
 8004432:	e004      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a0c      	ldr	r2, [pc, #48]	@ (8004468 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004438:	fb02 f303 	mul.w	r3, r2, r3
 800443c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	613b      	str	r3, [r7, #16]
      break;
 8004442:	e002      	b.n	800444a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004444:	4b05      	ldr	r3, [pc, #20]	@ (800445c <HAL_RCC_GetSysClockFreq+0x98>)
 8004446:	613b      	str	r3, [r7, #16]
      break;
 8004448:	bf00      	nop
    }
  }
  return sysclockfreq;
 800444a:	693b      	ldr	r3, [r7, #16]
}
 800444c:	4618      	mov	r0, r3
 800444e:	371c      	adds	r7, #28
 8004450:	46bd      	mov	sp, r7
 8004452:	bc80      	pop	{r7}
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	40021000 	.word	0x40021000
 800445c:	007a1200 	.word	0x007a1200
 8004460:	08009b94 	.word	0x08009b94
 8004464:	08009ba4 	.word	0x08009ba4
 8004468:	003d0900 	.word	0x003d0900

0800446c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004470:	4b02      	ldr	r3, [pc, #8]	@ (800447c <HAL_RCC_GetHCLKFreq+0x10>)
 8004472:	681b      	ldr	r3, [r3, #0]
}
 8004474:	4618      	mov	r0, r3
 8004476:	46bd      	mov	sp, r7
 8004478:	bc80      	pop	{r7}
 800447a:	4770      	bx	lr
 800447c:	20000004 	.word	0x20000004

08004480 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004484:	f7ff fff2 	bl	800446c <HAL_RCC_GetHCLKFreq>
 8004488:	4602      	mov	r2, r0
 800448a:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	0a1b      	lsrs	r3, r3, #8
 8004490:	f003 0307 	and.w	r3, r3, #7
 8004494:	4903      	ldr	r1, [pc, #12]	@ (80044a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004496:	5ccb      	ldrb	r3, [r1, r3]
 8004498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800449c:	4618      	mov	r0, r3
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40021000 	.word	0x40021000
 80044a4:	08009b8c 	.word	0x08009b8c

080044a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80044ac:	f7ff ffde 	bl	800446c <HAL_RCC_GetHCLKFreq>
 80044b0:	4602      	mov	r2, r0
 80044b2:	4b05      	ldr	r3, [pc, #20]	@ (80044c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	0adb      	lsrs	r3, r3, #11
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	4903      	ldr	r1, [pc, #12]	@ (80044cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80044be:	5ccb      	ldrb	r3, [r1, r3]
 80044c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40021000 	.word	0x40021000
 80044cc:	08009b8c 	.word	0x08009b8c

080044d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80044d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <RCC_Delay+0x34>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a0a      	ldr	r2, [pc, #40]	@ (8004508 <RCC_Delay+0x38>)
 80044de:	fba2 2303 	umull	r2, r3, r2, r3
 80044e2:	0a5b      	lsrs	r3, r3, #9
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	fb02 f303 	mul.w	r3, r2, r3
 80044ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80044ec:	bf00      	nop
  }
  while (Delay --);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	1e5a      	subs	r2, r3, #1
 80044f2:	60fa      	str	r2, [r7, #12]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1f9      	bne.n	80044ec <RCC_Delay+0x1c>
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr
 8004504:	20000004 	.word	0x20000004
 8004508:	10624dd3 	.word	0x10624dd3

0800450c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b086      	sub	sp, #24
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004514:	2300      	movs	r3, #0
 8004516:	613b      	str	r3, [r7, #16]
 8004518:	2300      	movs	r3, #0
 800451a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d07d      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004528:	2300      	movs	r3, #0
 800452a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800452c:	4b4f      	ldr	r3, [pc, #316]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800452e:	69db      	ldr	r3, [r3, #28]
 8004530:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10d      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004538:	4b4c      	ldr	r3, [pc, #304]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800453a:	69db      	ldr	r3, [r3, #28]
 800453c:	4a4b      	ldr	r2, [pc, #300]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800453e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004542:	61d3      	str	r3, [r2, #28]
 8004544:	4b49      	ldr	r3, [pc, #292]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004546:	69db      	ldr	r3, [r3, #28]
 8004548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800454c:	60bb      	str	r3, [r7, #8]
 800454e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004550:	2301      	movs	r3, #1
 8004552:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004554:	4b46      	ldr	r3, [pc, #280]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455c:	2b00      	cmp	r3, #0
 800455e:	d118      	bne.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004560:	4b43      	ldr	r3, [pc, #268]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a42      	ldr	r2, [pc, #264]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004566:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800456a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800456c:	f7fc ffae 	bl	80014cc <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004572:	e008      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004574:	f7fc ffaa 	bl	80014cc <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b64      	cmp	r3, #100	@ 0x64
 8004580:	d901      	bls.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e06d      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004586:	4b3a      	ldr	r3, [pc, #232]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0f0      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004592:	4b36      	ldr	r3, [pc, #216]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800459a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d02e      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d027      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045b0:	4b2e      	ldr	r3, [pc, #184]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045b2:	6a1b      	ldr	r3, [r3, #32]
 80045b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045ba:	4b2e      	ldr	r3, [pc, #184]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80045c6:	4a29      	ldr	r2, [pc, #164]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d014      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d6:	f7fc ff79 	bl	80014cc <HAL_GetTick>
 80045da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045dc:	e00a      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045de:	f7fc ff75 	bl	80014cc <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e036      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f4:	4b1d      	ldr	r3, [pc, #116]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0ee      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004600:	4b1a      	ldr	r3, [pc, #104]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	4917      	ldr	r1, [pc, #92]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800460e:	4313      	orrs	r3, r2
 8004610:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004612:	7dfb      	ldrb	r3, [r7, #23]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d105      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004618:	4b14      	ldr	r3, [pc, #80]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	4a13      	ldr	r2, [pc, #76]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800461e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004622:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0302 	and.w	r3, r3, #2
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004630:	4b0e      	ldr	r3, [pc, #56]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	490b      	ldr	r1, [pc, #44]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0310 	and.w	r3, r3, #16
 800464a:	2b00      	cmp	r3, #0
 800464c:	d008      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800464e:	4b07      	ldr	r3, [pc, #28]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	4904      	ldr	r1, [pc, #16]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800465c:	4313      	orrs	r3, r2
 800465e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	40021000 	.word	0x40021000
 8004670:	40007000 	.word	0x40007000
 8004674:	42420440 	.word	0x42420440

08004678 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b082      	sub	sp, #8
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d101      	bne.n	800468a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e041      	b.n	800470e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004690:	b2db      	uxtb	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d106      	bne.n	80046a4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7fc fd86 	bl	80011b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4610      	mov	r0, r2
 80046b8:	f000 f8f0 	bl	800489c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
	...

08004718 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004724:	2300      	movs	r3, #0
 8004726:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800472e:	2b01      	cmp	r3, #1
 8004730:	d101      	bne.n	8004736 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004732:	2302      	movs	r3, #2
 8004734:	e0ae      	b.n	8004894 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b0c      	cmp	r3, #12
 8004742:	f200 809f 	bhi.w	8004884 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004746:	a201      	add	r2, pc, #4	@ (adr r2, 800474c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474c:	08004781 	.word	0x08004781
 8004750:	08004885 	.word	0x08004885
 8004754:	08004885 	.word	0x08004885
 8004758:	08004885 	.word	0x08004885
 800475c:	080047c1 	.word	0x080047c1
 8004760:	08004885 	.word	0x08004885
 8004764:	08004885 	.word	0x08004885
 8004768:	08004885 	.word	0x08004885
 800476c:	08004803 	.word	0x08004803
 8004770:	08004885 	.word	0x08004885
 8004774:	08004885 	.word	0x08004885
 8004778:	08004885 	.word	0x08004885
 800477c:	08004843 	.word	0x08004843
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	68b9      	ldr	r1, [r7, #8]
 8004786:	4618      	mov	r0, r3
 8004788:	f000 f8ea 	bl	8004960 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	699a      	ldr	r2, [r3, #24]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f042 0208 	orr.w	r2, r2, #8
 800479a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	699a      	ldr	r2, [r3, #24]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0204 	bic.w	r2, r2, #4
 80047aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6999      	ldr	r1, [r3, #24]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	691a      	ldr	r2, [r3, #16]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	430a      	orrs	r2, r1
 80047bc:	619a      	str	r2, [r3, #24]
      break;
 80047be:	e064      	b.n	800488a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68b9      	ldr	r1, [r7, #8]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 f930 	bl	8004a2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	699a      	ldr	r2, [r3, #24]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	699a      	ldr	r2, [r3, #24]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6999      	ldr	r1, [r3, #24]
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	021a      	lsls	r2, r3, #8
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	619a      	str	r2, [r3, #24]
      break;
 8004800:	e043      	b.n	800488a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68b9      	ldr	r1, [r7, #8]
 8004808:	4618      	mov	r0, r3
 800480a:	f000 f979 	bl	8004b00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	69da      	ldr	r2, [r3, #28]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0208 	orr.w	r2, r2, #8
 800481c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	69da      	ldr	r2, [r3, #28]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0204 	bic.w	r2, r2, #4
 800482c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69d9      	ldr	r1, [r3, #28]
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	691a      	ldr	r2, [r3, #16]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	61da      	str	r2, [r3, #28]
      break;
 8004840:	e023      	b.n	800488a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	68b9      	ldr	r1, [r7, #8]
 8004848:	4618      	mov	r0, r3
 800484a:	f000 f9c3 	bl	8004bd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	69da      	ldr	r2, [r3, #28]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800485c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69da      	ldr	r2, [r3, #28]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800486c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	69d9      	ldr	r1, [r3, #28]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	691b      	ldr	r3, [r3, #16]
 8004878:	021a      	lsls	r2, r3, #8
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	61da      	str	r2, [r3, #28]
      break;
 8004882:	e002      	b.n	800488a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	75fb      	strb	r3, [r7, #23]
      break;
 8004888:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004892:	7dfb      	ldrb	r3, [r7, #23]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	4a29      	ldr	r2, [pc, #164]	@ (8004954 <TIM_Base_SetConfig+0xb8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d00b      	beq.n	80048cc <TIM_Base_SetConfig+0x30>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ba:	d007      	beq.n	80048cc <TIM_Base_SetConfig+0x30>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a26      	ldr	r2, [pc, #152]	@ (8004958 <TIM_Base_SetConfig+0xbc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d003      	beq.n	80048cc <TIM_Base_SetConfig+0x30>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4a25      	ldr	r2, [pc, #148]	@ (800495c <TIM_Base_SetConfig+0xc0>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d108      	bne.n	80048de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a1c      	ldr	r2, [pc, #112]	@ (8004954 <TIM_Base_SetConfig+0xb8>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d00b      	beq.n	80048fe <TIM_Base_SetConfig+0x62>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ec:	d007      	beq.n	80048fe <TIM_Base_SetConfig+0x62>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a19      	ldr	r2, [pc, #100]	@ (8004958 <TIM_Base_SetConfig+0xbc>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d003      	beq.n	80048fe <TIM_Base_SetConfig+0x62>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a18      	ldr	r2, [pc, #96]	@ (800495c <TIM_Base_SetConfig+0xc0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d108      	bne.n	8004910 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004904:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	4313      	orrs	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	695b      	ldr	r3, [r3, #20]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	68fa      	ldr	r2, [r7, #12]
 8004922:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a07      	ldr	r2, [pc, #28]	@ (8004954 <TIM_Base_SetConfig+0xb8>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d103      	bne.n	8004944 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	615a      	str	r2, [r3, #20]
}
 800494a:	bf00      	nop
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	bc80      	pop	{r7}
 8004952:	4770      	bx	lr
 8004954:	40012c00 	.word	0x40012c00
 8004958:	40000400 	.word	0x40000400
 800495c:	40000800 	.word	0x40000800

08004960 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004960:	b480      	push	{r7}
 8004962:	b087      	sub	sp, #28
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
 8004968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	f023 0201 	bic.w	r2, r3, #1
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800498e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0303 	bic.w	r3, r3, #3
 8004996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	4313      	orrs	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f023 0302 	bic.w	r3, r3, #2
 80049a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a28 <TIM_OC1_SetConfig+0xc8>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d10c      	bne.n	80049d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	f023 0308 	bic.w	r3, r3, #8
 80049c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	697a      	ldr	r2, [r7, #20]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f023 0304 	bic.w	r3, r3, #4
 80049d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a13      	ldr	r2, [pc, #76]	@ (8004a28 <TIM_OC1_SetConfig+0xc8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d111      	bne.n	8004a02 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80049ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	693a      	ldr	r2, [r7, #16]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	699b      	ldr	r3, [r3, #24]
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	693a      	ldr	r2, [r7, #16]
 8004a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685a      	ldr	r2, [r3, #4]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	697a      	ldr	r2, [r7, #20]
 8004a1a:	621a      	str	r2, [r3, #32]
}
 8004a1c:	bf00      	nop
 8004a1e:	371c      	adds	r7, #28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bc80      	pop	{r7}
 8004a24:	4770      	bx	lr
 8004a26:	bf00      	nop
 8004a28:	40012c00 	.word	0x40012c00

08004a2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	f023 0210 	bic.w	r2, r3, #16
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	f023 0320 	bic.w	r3, r3, #32
 8004a76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a1d      	ldr	r2, [pc, #116]	@ (8004afc <TIM_OC2_SetConfig+0xd0>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d10d      	bne.n	8004aa8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	011b      	lsls	r3, r3, #4
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aa6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a14      	ldr	r2, [pc, #80]	@ (8004afc <TIM_OC2_SetConfig+0xd0>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d113      	bne.n	8004ad8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ab6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004abe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	695b      	ldr	r3, [r3, #20]
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	693a      	ldr	r2, [r7, #16]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685a      	ldr	r2, [r3, #4]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	621a      	str	r2, [r3, #32]
}
 8004af2:	bf00      	nop
 8004af4:	371c      	adds	r7, #28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bc80      	pop	{r7}
 8004afa:	4770      	bx	lr
 8004afc:	40012c00 	.word	0x40012c00

08004b00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f023 0303 	bic.w	r3, r3, #3
 8004b36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68fa      	ldr	r2, [r7, #12]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	021b      	lsls	r3, r3, #8
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd0 <TIM_OC3_SetConfig+0xd0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d10d      	bne.n	8004b7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	021b      	lsls	r3, r3, #8
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a14      	ldr	r2, [pc, #80]	@ (8004bd0 <TIM_OC3_SetConfig+0xd0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d113      	bne.n	8004baa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	695b      	ldr	r3, [r3, #20]
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	011b      	lsls	r3, r3, #4
 8004ba4:	693a      	ldr	r2, [r7, #16]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	693a      	ldr	r2, [r7, #16]
 8004bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	685a      	ldr	r2, [r3, #4]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	697a      	ldr	r2, [r7, #20]
 8004bc2:	621a      	str	r2, [r3, #32]
}
 8004bc4:	bf00      	nop
 8004bc6:	371c      	adds	r7, #28
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	40012c00 	.word	0x40012c00

08004bd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b087      	sub	sp, #28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	021b      	lsls	r3, r3, #8
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	031b      	lsls	r3, r3, #12
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8004c6c <TIM_OC4_SetConfig+0x98>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d109      	bne.n	8004c48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004c3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	695b      	ldr	r3, [r3, #20]
 8004c40:	019b      	lsls	r3, r3, #6
 8004c42:	697a      	ldr	r2, [r7, #20]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	621a      	str	r2, [r3, #32]
}
 8004c62:	bf00      	nop
 8004c64:	371c      	adds	r7, #28
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr
 8004c6c:	40012c00 	.word	0x40012c00

08004c70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e046      	b.n	8004d16 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68fa      	ldr	r2, [r7, #12]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a16      	ldr	r2, [pc, #88]	@ (8004d20 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004cc8:	4293      	cmp	r3, r2
 8004cca:	d00e      	beq.n	8004cea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cd4:	d009      	beq.n	8004cea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a12      	ldr	r2, [pc, #72]	@ (8004d24 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d004      	beq.n	8004cea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a10      	ldr	r2, [pc, #64]	@ (8004d28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d10c      	bne.n	8004d04 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3714      	adds	r7, #20
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bc80      	pop	{r7}
 8004d1e:	4770      	bx	lr
 8004d20:	40012c00 	.word	0x40012c00
 8004d24:	40000400 	.word	0x40000400
 8004d28:	40000800 	.word	0x40000800

08004d2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e042      	b.n	8004dc4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7fc fab8 	bl	80012c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2224      	movs	r2, #36	@ 0x24
 8004d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68da      	ldr	r2, [r3, #12]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 fac7 	bl	8005304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695a      	ldr	r2, [r3, #20]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004da4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2220      	movs	r2, #32
 8004db8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08c      	sub	sp, #48	@ 0x30
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b20      	cmp	r3, #32
 8004de4:	d14a      	bne.n	8004e7c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d002      	beq.n	8004df2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004dec:	88fb      	ldrh	r3, [r7, #6]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e043      	b.n	8004e7e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004e02:	88fb      	ldrh	r3, [r7, #6]
 8004e04:	461a      	mov	r2, r3
 8004e06:	68b9      	ldr	r1, [r7, #8]
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f000 f957 	bl	80050bc <UART_Start_Receive_DMA>
 8004e0e:	4603      	mov	r3, r0
 8004e10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004e14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d12c      	bne.n	8004e76 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d125      	bne.n	8004e70 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e24:	2300      	movs	r3, #0
 8004e26:	613b      	str	r3, [r7, #16]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	613b      	str	r3, [r7, #16]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	613b      	str	r3, [r7, #16]
 8004e38:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	330c      	adds	r3, #12
 8004e40:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	e853 3f00 	ldrex	r3, [r3]
 8004e48:	617b      	str	r3, [r7, #20]
   return(result);
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	f043 0310 	orr.w	r3, r3, #16
 8004e50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	330c      	adds	r3, #12
 8004e58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004e5a:	627a      	str	r2, [r7, #36]	@ 0x24
 8004e5c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e5e:	6a39      	ldr	r1, [r7, #32]
 8004e60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e62:	e841 2300 	strex	r3, r2, [r1]
 8004e66:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1e5      	bne.n	8004e3a <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8004e6e:	e002      	b.n	8004e76 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8004e76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004e7a:	e000      	b.n	8004e7e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8004e7c:	2302      	movs	r3, #2
  }
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3730      	adds	r7, #48	@ 0x30
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bc80      	pop	{r7}
 8004e96:	4770      	bx	lr

08004e98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ea0:	bf00      	nop
 8004ea2:	370c      	adds	r7, #12
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bc80      	pop	{r7}
 8004ea8:	4770      	bx	lr

08004eaa <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004eaa:	b480      	push	{r7}
 8004eac:	b083      	sub	sp, #12
 8004eae:	af00      	add	r7, sp, #0
 8004eb0:	6078      	str	r0, [r7, #4]
 8004eb2:	460b      	mov	r3, r1
 8004eb4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bc80      	pop	{r7}
 8004ebe:	4770      	bx	lr

08004ec0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b09c      	sub	sp, #112	@ 0x70
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ecc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f003 0320 	and.w	r3, r3, #32
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d172      	bne.n	8004fc2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004edc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ede:	2200      	movs	r2, #0
 8004ee0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ee2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	330c      	adds	r3, #12
 8004ee8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eec:	e853 3f00 	ldrex	r3, [r3]
 8004ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ef2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ef4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	330c      	adds	r3, #12
 8004f00:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004f02:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004f04:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f0a:	e841 2300 	strex	r3, r2, [r1]
 8004f0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1e5      	bne.n	8004ee2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	3314      	adds	r3, #20
 8004f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f20:	e853 3f00 	ldrex	r3, [r3]
 8004f24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f28:	f023 0301 	bic.w	r3, r3, #1
 8004f2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	3314      	adds	r3, #20
 8004f34:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004f36:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f38:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f3e:	e841 2300 	strex	r3, r2, [r1]
 8004f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1e5      	bne.n	8004f16 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	3314      	adds	r3, #20
 8004f50:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f54:	e853 3f00 	ldrex	r3, [r3]
 8004f58:	623b      	str	r3, [r7, #32]
   return(result);
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f60:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3314      	adds	r3, #20
 8004f68:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004f6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004f70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f72:	e841 2300 	strex	r3, r2, [r1]
 8004f76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1e5      	bne.n	8004f4a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f80:	2220      	movs	r2, #32
 8004f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d119      	bne.n	8004fc2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	330c      	adds	r3, #12
 8004f94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	e853 3f00 	ldrex	r3, [r3]
 8004f9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f023 0310 	bic.w	r3, r3, #16
 8004fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fa6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	330c      	adds	r3, #12
 8004fac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004fae:	61fa      	str	r2, [r7, #28]
 8004fb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb2:	69b9      	ldr	r1, [r7, #24]
 8004fb4:	69fa      	ldr	r2, [r7, #28]
 8004fb6:	e841 2300 	strex	r3, r2, [r1]
 8004fba:	617b      	str	r3, [r7, #20]
   return(result);
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d1e5      	bne.n	8004f8e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d106      	bne.n	8004fde <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004fd2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fd8:	f7ff ff67 	bl	8004eaa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004fdc:	e002      	b.n	8004fe4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004fde:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004fe0:	f7fb fe0e 	bl	8000c00 <HAL_UART_RxCpltCallback>
}
 8004fe4:	bf00      	nop
 8004fe6:	3770      	adds	r7, #112	@ 0x70
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005004:	2b01      	cmp	r3, #1
 8005006:	d108      	bne.n	800501a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800500c:	085b      	lsrs	r3, r3, #1
 800500e:	b29b      	uxth	r3, r3
 8005010:	4619      	mov	r1, r3
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f7ff ff49 	bl	8004eaa <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005018:	e002      	b.n	8005020 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f7ff ff33 	bl	8004e86 <HAL_UART_RxHalfCpltCallback>
}
 8005020:	bf00      	nop
 8005022:	3710      	adds	r7, #16
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}

08005028 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005030:	2300      	movs	r3, #0
 8005032:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005038:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	695b      	ldr	r3, [r3, #20]
 8005040:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005044:	2b00      	cmp	r3, #0
 8005046:	bf14      	ite	ne
 8005048:	2301      	movne	r3, #1
 800504a:	2300      	moveq	r3, #0
 800504c:	b2db      	uxtb	r3, r3
 800504e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b21      	cmp	r3, #33	@ 0x21
 800505a:	d108      	bne.n	800506e <UART_DMAError+0x46>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d005      	beq.n	800506e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	2200      	movs	r2, #0
 8005066:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8005068:	68b8      	ldr	r0, [r7, #8]
 800506a:	f000 f8c1 	bl	80051f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695b      	ldr	r3, [r3, #20]
 8005074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005078:	2b00      	cmp	r3, #0
 800507a:	bf14      	ite	ne
 800507c:	2301      	movne	r3, #1
 800507e:	2300      	moveq	r3, #0
 8005080:	b2db      	uxtb	r3, r3
 8005082:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800508a:	b2db      	uxtb	r3, r3
 800508c:	2b22      	cmp	r3, #34	@ 0x22
 800508e:	d108      	bne.n	80050a2 <UART_DMAError+0x7a>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d005      	beq.n	80050a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	2200      	movs	r2, #0
 800509a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800509c:	68b8      	ldr	r0, [r7, #8]
 800509e:	f000 f8ce 	bl	800523e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050a6:	f043 0210 	orr.w	r2, r3, #16
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80050ae:	68b8      	ldr	r0, [r7, #8]
 80050b0:	f7ff fef2 	bl	8004e98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050b4:	bf00      	nop
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b098      	sub	sp, #96	@ 0x60
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	4613      	mov	r3, r2
 80050c8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	88fa      	ldrh	r2, [r7, #6]
 80050d4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2222      	movs	r2, #34	@ 0x22
 80050e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e8:	4a3e      	ldr	r2, [pc, #248]	@ (80051e4 <UART_Start_Receive_DMA+0x128>)
 80050ea:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f0:	4a3d      	ldr	r2, [pc, #244]	@ (80051e8 <UART_Start_Receive_DMA+0x12c>)
 80050f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f8:	4a3c      	ldr	r2, [pc, #240]	@ (80051ec <UART_Start_Receive_DMA+0x130>)
 80050fa:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005100:	2200      	movs	r2, #0
 8005102:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005104:	f107 0308 	add.w	r3, r7, #8
 8005108:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	3304      	adds	r3, #4
 8005114:	4619      	mov	r1, r3
 8005116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	88fb      	ldrh	r3, [r7, #6]
 800511c:	f7fc fb48 	bl	80017b0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005120:	2300      	movs	r3, #0
 8005122:	613b      	str	r3, [r7, #16]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	613b      	str	r3, [r7, #16]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	613b      	str	r3, [r7, #16]
 8005134:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	691b      	ldr	r3, [r3, #16]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d019      	beq.n	8005172 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	330c      	adds	r3, #12
 8005144:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005148:	e853 3f00 	ldrex	r3, [r3]
 800514c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800514e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005154:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	330c      	adds	r3, #12
 800515c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800515e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005160:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005162:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005164:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005166:	e841 2300 	strex	r3, r2, [r1]
 800516a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800516c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1e5      	bne.n	800513e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	3314      	adds	r3, #20
 8005178:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800517a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800517c:	e853 3f00 	ldrex	r3, [r3]
 8005180:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005184:	f043 0301 	orr.w	r3, r3, #1
 8005188:	657b      	str	r3, [r7, #84]	@ 0x54
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	3314      	adds	r3, #20
 8005190:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005192:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005194:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005196:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005198:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e5      	bne.n	8005172 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3314      	adds	r3, #20
 80051ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	617b      	str	r3, [r7, #20]
   return(result);
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80051bc:	653b      	str	r3, [r7, #80]	@ 0x50
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3314      	adds	r3, #20
 80051c4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80051c6:	627a      	str	r2, [r7, #36]	@ 0x24
 80051c8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ca:	6a39      	ldr	r1, [r7, #32]
 80051cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ce:	e841 2300 	strex	r3, r2, [r1]
 80051d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1e5      	bne.n	80051a6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3760      	adds	r7, #96	@ 0x60
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	08004ec1 	.word	0x08004ec1
 80051e8:	08004fed 	.word	0x08004fed
 80051ec:	08005029 	.word	0x08005029

080051f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b089      	sub	sp, #36	@ 0x24
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	330c      	adds	r3, #12
 80051fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	e853 3f00 	ldrex	r3, [r3]
 8005206:	60bb      	str	r3, [r7, #8]
   return(result);
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800520e:	61fb      	str	r3, [r7, #28]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	330c      	adds	r3, #12
 8005216:	69fa      	ldr	r2, [r7, #28]
 8005218:	61ba      	str	r2, [r7, #24]
 800521a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800521c:	6979      	ldr	r1, [r7, #20]
 800521e:	69ba      	ldr	r2, [r7, #24]
 8005220:	e841 2300 	strex	r3, r2, [r1]
 8005224:	613b      	str	r3, [r7, #16]
   return(result);
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d1e5      	bne.n	80051f8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005234:	bf00      	nop
 8005236:	3724      	adds	r7, #36	@ 0x24
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr

0800523e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800523e:	b480      	push	{r7}
 8005240:	b095      	sub	sp, #84	@ 0x54
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	330c      	adds	r3, #12
 800524c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005258:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800525c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	330c      	adds	r3, #12
 8005264:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005266:	643a      	str	r2, [r7, #64]	@ 0x40
 8005268:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800526c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1e5      	bne.n	8005246 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3314      	adds	r3, #20
 8005280:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	e853 3f00 	ldrex	r3, [r3]
 8005288:	61fb      	str	r3, [r7, #28]
   return(result);
 800528a:	69fb      	ldr	r3, [r7, #28]
 800528c:	f023 0301 	bic.w	r3, r3, #1
 8005290:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3314      	adds	r3, #20
 8005298:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800529a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800529c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052a2:	e841 2300 	strex	r3, r2, [r1]
 80052a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1e5      	bne.n	800527a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d119      	bne.n	80052ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	330c      	adds	r3, #12
 80052bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	e853 3f00 	ldrex	r3, [r3]
 80052c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f023 0310 	bic.w	r3, r3, #16
 80052cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	330c      	adds	r3, #12
 80052d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052d6:	61ba      	str	r2, [r7, #24]
 80052d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052da:	6979      	ldr	r1, [r7, #20]
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	e841 2300 	strex	r3, r2, [r1]
 80052e2:	613b      	str	r3, [r7, #16]
   return(result);
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1e5      	bne.n	80052b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2220      	movs	r2, #32
 80052ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2200      	movs	r2, #0
 80052f6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052f8:	bf00      	nop
 80052fa:	3754      	adds	r7, #84	@ 0x54
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bc80      	pop	{r7}
 8005300:	4770      	bx	lr
	...

08005304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689a      	ldr	r2, [r3, #8]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	431a      	orrs	r2, r3
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	695b      	ldr	r3, [r3, #20]
 8005330:	4313      	orrs	r3, r2
 8005332:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800533e:	f023 030c 	bic.w	r3, r3, #12
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	6812      	ldr	r2, [r2, #0]
 8005346:	68b9      	ldr	r1, [r7, #8]
 8005348:	430b      	orrs	r3, r1
 800534a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	699a      	ldr	r2, [r3, #24]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	430a      	orrs	r2, r1
 8005360:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a2c      	ldr	r2, [pc, #176]	@ (8005418 <UART_SetConfig+0x114>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d103      	bne.n	8005374 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800536c:	f7ff f89c 	bl	80044a8 <HAL_RCC_GetPCLK2Freq>
 8005370:	60f8      	str	r0, [r7, #12]
 8005372:	e002      	b.n	800537a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005374:	f7ff f884 	bl	8004480 <HAL_RCC_GetPCLK1Freq>
 8005378:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	4613      	mov	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	4413      	add	r3, r2
 8005382:	009a      	lsls	r2, r3, #2
 8005384:	441a      	add	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005390:	4a22      	ldr	r2, [pc, #136]	@ (800541c <UART_SetConfig+0x118>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	095b      	lsrs	r3, r3, #5
 8005398:	0119      	lsls	r1, r3, #4
 800539a:	68fa      	ldr	r2, [r7, #12]
 800539c:	4613      	mov	r3, r2
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4413      	add	r3, r2
 80053a2:	009a      	lsls	r2, r3, #2
 80053a4:	441a      	add	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80053b0:	4b1a      	ldr	r3, [pc, #104]	@ (800541c <UART_SetConfig+0x118>)
 80053b2:	fba3 0302 	umull	r0, r3, r3, r2
 80053b6:	095b      	lsrs	r3, r3, #5
 80053b8:	2064      	movs	r0, #100	@ 0x64
 80053ba:	fb00 f303 	mul.w	r3, r0, r3
 80053be:	1ad3      	subs	r3, r2, r3
 80053c0:	011b      	lsls	r3, r3, #4
 80053c2:	3332      	adds	r3, #50	@ 0x32
 80053c4:	4a15      	ldr	r2, [pc, #84]	@ (800541c <UART_SetConfig+0x118>)
 80053c6:	fba2 2303 	umull	r2, r3, r2, r3
 80053ca:	095b      	lsrs	r3, r3, #5
 80053cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053d0:	4419      	add	r1, r3
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	009a      	lsls	r2, r3, #2
 80053dc:	441a      	add	r2, r3
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80053e8:	4b0c      	ldr	r3, [pc, #48]	@ (800541c <UART_SetConfig+0x118>)
 80053ea:	fba3 0302 	umull	r0, r3, r3, r2
 80053ee:	095b      	lsrs	r3, r3, #5
 80053f0:	2064      	movs	r0, #100	@ 0x64
 80053f2:	fb00 f303 	mul.w	r3, r0, r3
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	011b      	lsls	r3, r3, #4
 80053fa:	3332      	adds	r3, #50	@ 0x32
 80053fc:	4a07      	ldr	r2, [pc, #28]	@ (800541c <UART_SetConfig+0x118>)
 80053fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005402:	095b      	lsrs	r3, r3, #5
 8005404:	f003 020f 	and.w	r2, r3, #15
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	440a      	add	r2, r1
 800540e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005410:	bf00      	nop
 8005412:	3710      	adds	r7, #16
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40013800 	.word	0x40013800
 800541c:	51eb851f 	.word	0x51eb851f

08005420 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005420:	b084      	sub	sp, #16
 8005422:	b480      	push	{r7}
 8005424:	b083      	sub	sp, #12
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]
 800542a:	f107 0014 	add.w	r0, r7, #20
 800542e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	370c      	adds	r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	bc80      	pop	{r7}
 800543c:	b004      	add	sp, #16
 800543e:	4770      	bx	lr

08005440 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005450:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005454:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	b29a      	uxth	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3714      	adds	r7, #20
 8005466:	46bd      	mov	sp, r7
 8005468:	bc80      	pop	{r7}
 800546a:	4770      	bx	lr

0800546c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005474:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8005478:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005480:	b29a      	uxth	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	b29b      	uxth	r3, r3
 8005486:	43db      	mvns	r3, r3
 8005488:	b29b      	uxth	r3, r3
 800548a:	4013      	ands	r3, r2
 800548c:	b29a      	uxth	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	bc80      	pop	{r7}
 800549e:	4770      	bx	lr

080054a0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	460b      	mov	r3, r1
 80054aa:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bc80      	pop	{r7}
 80054b6:	4770      	bx	lr

080054b8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80054b8:	b084      	sub	sp, #16
 80054ba:	b480      	push	{r7}
 80054bc:	b083      	sub	sp, #12
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
 80054c2:	f107 0014 	add.w	r0, r7, #20
 80054c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2201      	movs	r2, #1
 80054ce:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bc80      	pop	{r7}
 80054f4:	b004      	add	sp, #16
 80054f6:	4770      	bx	lr

080054f8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b09d      	sub	sp, #116	@ 0x74
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	4413      	add	r3, r2
 8005512:	881b      	ldrh	r3, [r3, #0]
 8005514:	b29b      	uxth	r3, r3
 8005516:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800551a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800551e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	78db      	ldrb	r3, [r3, #3]
 8005526:	2b03      	cmp	r3, #3
 8005528:	d81f      	bhi.n	800556a <USB_ActivateEndpoint+0x72>
 800552a:	a201      	add	r2, pc, #4	@ (adr r2, 8005530 <USB_ActivateEndpoint+0x38>)
 800552c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005530:	08005541 	.word	0x08005541
 8005534:	0800555d 	.word	0x0800555d
 8005538:	08005573 	.word	0x08005573
 800553c:	0800554f 	.word	0x0800554f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005540:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005544:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005548:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800554c:	e012      	b.n	8005574 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800554e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005552:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8005556:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800555a:	e00b      	b.n	8005574 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800555c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005560:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005564:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8005568:	e004      	b.n	8005574 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8005570:	e000      	b.n	8005574 <USB_ActivateEndpoint+0x7c>
      break;
 8005572:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	441a      	add	r2, r3
 800557e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005582:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005586:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800558a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800558e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005592:	b29b      	uxth	r3, r3
 8005594:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	4413      	add	r3, r2
 80055a0:	881b      	ldrh	r3, [r3, #0]
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	683a      	ldr	r2, [r7, #0]
 80055b0:	7812      	ldrb	r2, [r2, #0]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	441a      	add	r2, r3
 80055c2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80055c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	7b1b      	ldrb	r3, [r3, #12]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f040 8178 	bne.w	80058d4 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	785b      	ldrb	r3, [r3, #1]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	f000 8084 	beq.w	80056f6 <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	61bb      	str	r3, [r7, #24]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	461a      	mov	r2, r3
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	4413      	add	r3, r2
 8005600:	61bb      	str	r3, [r7, #24]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	011a      	lsls	r2, r3, #4
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	4413      	add	r3, r2
 800560c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005610:	617b      	str	r3, [r7, #20]
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	88db      	ldrh	r3, [r3, #6]
 8005616:	085b      	lsrs	r3, r3, #1
 8005618:	b29b      	uxth	r3, r3
 800561a:	005b      	lsls	r3, r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4413      	add	r3, r2
 800562c:	881b      	ldrh	r3, [r3, #0]
 800562e:	827b      	strh	r3, [r7, #18]
 8005630:	8a7b      	ldrh	r3, [r7, #18]
 8005632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005636:	2b00      	cmp	r3, #0
 8005638:	d01b      	beq.n	8005672 <USB_ActivateEndpoint+0x17a>
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	881b      	ldrh	r3, [r3, #0]
 8005646:	b29b      	uxth	r3, r3
 8005648:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800564c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005650:	823b      	strh	r3, [r7, #16]
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	781b      	ldrb	r3, [r3, #0]
 8005658:	009b      	lsls	r3, r3, #2
 800565a:	441a      	add	r2, r3
 800565c:	8a3b      	ldrh	r3, [r7, #16]
 800565e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005662:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005666:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800566a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800566e:	b29b      	uxth	r3, r3
 8005670:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	78db      	ldrb	r3, [r3, #3]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d020      	beq.n	80056bc <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	4413      	add	r3, r2
 8005684:	881b      	ldrh	r3, [r3, #0]
 8005686:	b29b      	uxth	r3, r3
 8005688:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800568c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005690:	81bb      	strh	r3, [r7, #12]
 8005692:	89bb      	ldrh	r3, [r7, #12]
 8005694:	f083 0320 	eor.w	r3, r3, #32
 8005698:	81bb      	strh	r3, [r7, #12]
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	441a      	add	r2, r3
 80056a4:	89bb      	ldrh	r3, [r7, #12]
 80056a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	8013      	strh	r3, [r2, #0]
 80056ba:	e2d5      	b.n	8005c68 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	4413      	add	r3, r2
 80056c6:	881b      	ldrh	r3, [r3, #0]
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056d2:	81fb      	strh	r3, [r7, #14]
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	781b      	ldrb	r3, [r3, #0]
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	441a      	add	r2, r3
 80056de:	89fb      	ldrh	r3, [r7, #14]
 80056e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	8013      	strh	r3, [r2, #0]
 80056f4:	e2b8      	b.n	8005c68 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005700:	b29b      	uxth	r3, r3
 8005702:	461a      	mov	r2, r3
 8005704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005706:	4413      	add	r3, r2
 8005708:	633b      	str	r3, [r7, #48]	@ 0x30
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	781b      	ldrb	r3, [r3, #0]
 800570e:	011a      	lsls	r2, r3, #4
 8005710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005712:	4413      	add	r3, r2
 8005714:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8005718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	88db      	ldrh	r3, [r3, #6]
 800571e:	085b      	lsrs	r3, r3, #1
 8005720:	b29b      	uxth	r3, r3
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	b29a      	uxth	r2, r3
 8005726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005728:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005734:	b29b      	uxth	r3, r3
 8005736:	461a      	mov	r2, r3
 8005738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573a:	4413      	add	r3, r2
 800573c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	011a      	lsls	r2, r3, #4
 8005744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005746:	4413      	add	r3, r2
 8005748:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800574c:	627b      	str	r3, [r7, #36]	@ 0x24
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	881b      	ldrh	r3, [r3, #0]
 8005752:	b29b      	uxth	r3, r3
 8005754:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005758:	b29a      	uxth	r2, r3
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575c:	801a      	strh	r2, [r3, #0]
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	691b      	ldr	r3, [r3, #16]
 8005762:	2b3e      	cmp	r3, #62	@ 0x3e
 8005764:	d91d      	bls.n	80057a2 <USB_ActivateEndpoint+0x2aa>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	691b      	ldr	r3, [r3, #16]
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 031f 	and.w	r3, r3, #31
 8005776:	2b00      	cmp	r3, #0
 8005778:	d102      	bne.n	8005780 <USB_ActivateEndpoint+0x288>
 800577a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800577c:	3b01      	subs	r3, #1
 800577e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005782:	881b      	ldrh	r3, [r3, #0]
 8005784:	b29a      	uxth	r2, r3
 8005786:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005788:	b29b      	uxth	r3, r3
 800578a:	029b      	lsls	r3, r3, #10
 800578c:	b29b      	uxth	r3, r3
 800578e:	4313      	orrs	r3, r2
 8005790:	b29b      	uxth	r3, r3
 8005792:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005796:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800579a:	b29a      	uxth	r2, r3
 800579c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579e:	801a      	strh	r2, [r3, #0]
 80057a0:	e026      	b.n	80057f0 <USB_ActivateEndpoint+0x2f8>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	691b      	ldr	r3, [r3, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10a      	bne.n	80057c0 <USB_ActivateEndpoint+0x2c8>
 80057aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ac:	881b      	ldrh	r3, [r3, #0]
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057b8:	b29a      	uxth	r2, r3
 80057ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057bc:	801a      	strh	r2, [r3, #0]
 80057be:	e017      	b.n	80057f0 <USB_ActivateEndpoint+0x2f8>
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	085b      	lsrs	r3, r3, #1
 80057c6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	691b      	ldr	r3, [r3, #16]
 80057cc:	f003 0301 	and.w	r3, r3, #1
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <USB_ActivateEndpoint+0x2e2>
 80057d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80057d6:	3301      	adds	r3, #1
 80057d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	881b      	ldrh	r3, [r3, #0]
 80057de:	b29a      	uxth	r2, r3
 80057e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	029b      	lsls	r3, r3, #10
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	4313      	orrs	r3, r2
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ee:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	4413      	add	r3, r2
 80057fa:	881b      	ldrh	r3, [r3, #0]
 80057fc:	847b      	strh	r3, [r7, #34]	@ 0x22
 80057fe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005800:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d01b      	beq.n	8005840 <USB_ActivateEndpoint+0x348>
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	881b      	ldrh	r3, [r3, #0]
 8005814:	b29b      	uxth	r3, r3
 8005816:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800581a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800581e:	843b      	strh	r3, [r7, #32]
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	441a      	add	r2, r3
 800582a:	8c3b      	ldrh	r3, [r7, #32]
 800582c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005830:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005834:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800583c:	b29b      	uxth	r3, r3
 800583e:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d124      	bne.n	8005892 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005848:	687a      	ldr	r2, [r7, #4]
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	881b      	ldrh	r3, [r3, #0]
 8005854:	b29b      	uxth	r3, r3
 8005856:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800585a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800585e:	83bb      	strh	r3, [r7, #28]
 8005860:	8bbb      	ldrh	r3, [r7, #28]
 8005862:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005866:	83bb      	strh	r3, [r7, #28]
 8005868:	8bbb      	ldrh	r3, [r7, #28]
 800586a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800586e:	83bb      	strh	r3, [r7, #28]
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	441a      	add	r2, r3
 800587a:	8bbb      	ldrh	r3, [r7, #28]
 800587c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005880:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005884:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800588c:	b29b      	uxth	r3, r3
 800588e:	8013      	strh	r3, [r2, #0]
 8005890:	e1ea      	b.n	8005c68 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	781b      	ldrb	r3, [r3, #0]
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4413      	add	r3, r2
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a8:	83fb      	strh	r3, [r7, #30]
 80058aa:	8bfb      	ldrh	r3, [r7, #30]
 80058ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80058b0:	83fb      	strh	r3, [r7, #30]
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	441a      	add	r2, r3
 80058bc:	8bfb      	ldrh	r3, [r7, #30]
 80058be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80058c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80058c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80058ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	8013      	strh	r3, [r2, #0]
 80058d2:	e1c9      	b.n	8005c68 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	78db      	ldrb	r3, [r3, #3]
 80058d8:	2b02      	cmp	r3, #2
 80058da:	d11e      	bne.n	800591a <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	4413      	add	r3, r2
 80058e6:	881b      	ldrh	r3, [r3, #0]
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058f2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	441a      	add	r2, r3
 8005900:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005904:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005908:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800590c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005910:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005914:	b29b      	uxth	r3, r3
 8005916:	8013      	strh	r3, [r2, #0]
 8005918:	e01d      	b.n	8005956 <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	4413      	add	r3, r2
 8005924:	881b      	ldrh	r3, [r3, #0]
 8005926:	b29b      	uxth	r3, r3
 8005928:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800592c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005930:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	441a      	add	r2, r3
 800593e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8005942:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005946:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800594a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800594e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005952:	b29b      	uxth	r3, r3
 8005954:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005960:	b29b      	uxth	r3, r3
 8005962:	461a      	mov	r2, r3
 8005964:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005966:	4413      	add	r3, r2
 8005968:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	781b      	ldrb	r3, [r3, #0]
 800596e:	011a      	lsls	r2, r3, #4
 8005970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005972:	4413      	add	r3, r2
 8005974:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005978:	65bb      	str	r3, [r7, #88]	@ 0x58
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	891b      	ldrh	r3, [r3, #8]
 800597e:	085b      	lsrs	r3, r3, #1
 8005980:	b29b      	uxth	r3, r3
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005988:	801a      	strh	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	657b      	str	r3, [r7, #84]	@ 0x54
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005994:	b29b      	uxth	r3, r3
 8005996:	461a      	mov	r2, r3
 8005998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800599a:	4413      	add	r3, r2
 800599c:	657b      	str	r3, [r7, #84]	@ 0x54
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	011a      	lsls	r2, r3, #4
 80059a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059a6:	4413      	add	r3, r2
 80059a8:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80059ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	895b      	ldrh	r3, [r3, #10]
 80059b2:	085b      	lsrs	r3, r3, #1
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	005b      	lsls	r3, r3, #1
 80059b8:	b29a      	uxth	r2, r3
 80059ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059bc:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	785b      	ldrb	r3, [r3, #1]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f040 8093 	bne.w	8005aee <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	4413      	add	r3, r2
 80059d2:	881b      	ldrh	r3, [r3, #0]
 80059d4:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80059d8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80059dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d01b      	beq.n	8005a1c <USB_ActivateEndpoint+0x524>
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	881b      	ldrh	r3, [r3, #0]
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	441a      	add	r2, r3
 8005a06:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005a08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8005a2a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8005a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d01b      	beq.n	8005a6c <USB_ActivateEndpoint+0x574>
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4413      	add	r3, r2
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a4a:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	441a      	add	r2, r3
 8005a56:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005a58:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a5c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a60:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a64:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005a6c:	687a      	ldr	r2, [r7, #4]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	781b      	ldrb	r3, [r3, #0]
 8005a72:	009b      	lsls	r3, r3, #2
 8005a74:	4413      	add	r3, r2
 8005a76:	881b      	ldrh	r3, [r3, #0]
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a82:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005a84:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005a86:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005a8a:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005a8c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005a8e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005a92:	873b      	strh	r3, [r7, #56]	@ 0x38
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	441a      	add	r2, r3
 8005a9e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005aa0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005aa4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005aa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005aac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	781b      	ldrb	r3, [r3, #0]
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	4413      	add	r3, r2
 8005abe:	881b      	ldrh	r3, [r3, #0]
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ac6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005aca:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	009b      	lsls	r3, r3, #2
 8005ad4:	441a      	add	r2, r3
 8005ad6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005ad8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005adc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ae0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ae4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	8013      	strh	r3, [r2, #0]
 8005aec:	e0bc      	b.n	8005c68 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	009b      	lsls	r3, r3, #2
 8005af6:	4413      	add	r3, r2
 8005af8:	881b      	ldrh	r3, [r3, #0]
 8005afa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8005afe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005b02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d01d      	beq.n	8005b46 <USB_ActivateEndpoint+0x64e>
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4413      	add	r3, r2
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b20:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	441a      	add	r2, r3
 8005b2e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8005b32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	781b      	ldrb	r3, [r3, #0]
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4413      	add	r3, r2
 8005b50:	881b      	ldrh	r3, [r3, #0]
 8005b52:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8005b56:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d01d      	beq.n	8005b9e <USB_ActivateEndpoint+0x6a6>
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4413      	add	r3, r2
 8005b6c:	881b      	ldrh	r3, [r3, #0]
 8005b6e:	b29b      	uxth	r3, r3
 8005b70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b78:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	441a      	add	r2, r3
 8005b86:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8005b8a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005b8e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005b92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b96:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005b9a:	b29b      	uxth	r3, r3
 8005b9c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	78db      	ldrb	r3, [r3, #3]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d024      	beq.n	8005bf0 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	4413      	add	r3, r2
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bbc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005bc0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005bc4:	f083 0320 	eor.w	r3, r3, #32
 8005bc8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	441a      	add	r2, r3
 8005bd6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005bda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005bde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005be2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005be6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	8013      	strh	r3, [r2, #0]
 8005bee:	e01d      	b.n	8005c2c <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	4413      	add	r3, r2
 8005bfa:	881b      	ldrh	r3, [r3, #0]
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c06:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	441a      	add	r2, r3
 8005c14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005c18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c2c:	687a      	ldr	r2, [r7, #4]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	781b      	ldrb	r3, [r3, #0]
 8005c32:	009b      	lsls	r3, r3, #2
 8005c34:	4413      	add	r3, r2
 8005c36:	881b      	ldrh	r3, [r3, #0]
 8005c38:	b29b      	uxth	r3, r3
 8005c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c42:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	781b      	ldrb	r3, [r3, #0]
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	441a      	add	r2, r3
 8005c50:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005c54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005c58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005c5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c64:	b29b      	uxth	r3, r3
 8005c66:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8005c68:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3774      	adds	r7, #116	@ 0x74
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bc80      	pop	{r7}
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop

08005c78 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b08d      	sub	sp, #52	@ 0x34
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	7b1b      	ldrb	r3, [r3, #12]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	f040 808e 	bne.w	8005da8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	785b      	ldrb	r3, [r3, #1]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d044      	beq.n	8005d1e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	4413      	add	r3, r2
 8005c9e:	881b      	ldrh	r3, [r3, #0]
 8005ca0:	81bb      	strh	r3, [r7, #12]
 8005ca2:	89bb      	ldrh	r3, [r7, #12]
 8005ca4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d01b      	beq.n	8005ce4 <USB_DeactivateEndpoint+0x6c>
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	781b      	ldrb	r3, [r3, #0]
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	4413      	add	r3, r2
 8005cb6:	881b      	ldrh	r3, [r3, #0]
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cc2:	817b      	strh	r3, [r7, #10]
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	781b      	ldrb	r3, [r3, #0]
 8005cca:	009b      	lsls	r3, r3, #2
 8005ccc:	441a      	add	r2, r3
 8005cce:	897b      	ldrh	r3, [r7, #10]
 8005cd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005cd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005cd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cdc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	4413      	add	r3, r2
 8005cee:	881b      	ldrh	r3, [r3, #0]
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cfa:	813b      	strh	r3, [r7, #8]
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	781b      	ldrb	r3, [r3, #0]
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	441a      	add	r2, r3
 8005d06:	893b      	ldrh	r3, [r7, #8]
 8005d08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	8013      	strh	r3, [r2, #0]
 8005d1c:	e192      	b.n	8006044 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	4413      	add	r3, r2
 8005d28:	881b      	ldrh	r3, [r3, #0]
 8005d2a:	827b      	strh	r3, [r7, #18]
 8005d2c:	8a7b      	ldrh	r3, [r7, #18]
 8005d2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d01b      	beq.n	8005d6e <USB_DeactivateEndpoint+0xf6>
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	881b      	ldrh	r3, [r3, #0]
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d48:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d4c:	823b      	strh	r3, [r7, #16]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	441a      	add	r2, r3
 8005d58:	8a3b      	ldrh	r3, [r7, #16]
 8005d5a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d5e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	881b      	ldrh	r3, [r3, #0]
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d84:	81fb      	strh	r3, [r7, #14]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	441a      	add	r2, r3
 8005d90:	89fb      	ldrh	r3, [r7, #14]
 8005d92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005d96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005d9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	8013      	strh	r3, [r2, #0]
 8005da6:	e14d      	b.n	8006044 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	785b      	ldrb	r3, [r3, #1]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f040 80a5 	bne.w	8005efc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005db2:	687a      	ldr	r2, [r7, #4]
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	881b      	ldrh	r3, [r3, #0]
 8005dbe:	843b      	strh	r3, [r7, #32]
 8005dc0:	8c3b      	ldrh	r3, [r7, #32]
 8005dc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d01b      	beq.n	8005e02 <USB_DeactivateEndpoint+0x18a>
 8005dca:	687a      	ldr	r2, [r7, #4]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	009b      	lsls	r3, r3, #2
 8005dd2:	4413      	add	r3, r2
 8005dd4:	881b      	ldrh	r3, [r3, #0]
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de0:	83fb      	strh	r3, [r7, #30]
 8005de2:	687a      	ldr	r2, [r7, #4]
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	441a      	add	r2, r3
 8005dec:	8bfb      	ldrh	r3, [r7, #30]
 8005dee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005df2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005df6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005dfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4413      	add	r3, r2
 8005e0c:	881b      	ldrh	r3, [r3, #0]
 8005e0e:	83bb      	strh	r3, [r7, #28]
 8005e10:	8bbb      	ldrh	r3, [r7, #28]
 8005e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d01b      	beq.n	8005e52 <USB_DeactivateEndpoint+0x1da>
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	4413      	add	r3, r2
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	b29b      	uxth	r3, r3
 8005e28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e30:	837b      	strh	r3, [r7, #26]
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	441a      	add	r2, r3
 8005e3c:	8b7b      	ldrh	r3, [r7, #26]
 8005e3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e4a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4413      	add	r3, r2
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e68:	833b      	strh	r3, [r7, #24]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	781b      	ldrb	r3, [r3, #0]
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	441a      	add	r2, r3
 8005e74:	8b3b      	ldrh	r3, [r7, #24]
 8005e76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e82:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	881b      	ldrh	r3, [r3, #0]
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ea0:	82fb      	strh	r3, [r7, #22]
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	441a      	add	r2, r3
 8005eac:	8afb      	ldrh	r3, [r7, #22]
 8005eae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005eb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005eb6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	881b      	ldrh	r3, [r3, #0]
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ed4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ed8:	82bb      	strh	r3, [r7, #20]
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	441a      	add	r2, r3
 8005ee4:	8abb      	ldrh	r3, [r7, #20]
 8005ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005eee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	8013      	strh	r3, [r2, #0]
 8005efa:	e0a3      	b.n	8006044 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	781b      	ldrb	r3, [r3, #0]
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	4413      	add	r3, r2
 8005f06:	881b      	ldrh	r3, [r3, #0]
 8005f08:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005f0a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005f0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d01b      	beq.n	8005f4c <USB_DeactivateEndpoint+0x2d4>
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	4413      	add	r3, r2
 8005f1e:	881b      	ldrh	r3, [r3, #0]
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f2a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	441a      	add	r2, r3
 8005f36:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005f38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	781b      	ldrb	r3, [r3, #0]
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	881b      	ldrh	r3, [r3, #0]
 8005f58:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005f5a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d01b      	beq.n	8005f9c <USB_DeactivateEndpoint+0x324>
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	009b      	lsls	r3, r3, #2
 8005f6c:	4413      	add	r3, r2
 8005f6e:	881b      	ldrh	r3, [r3, #0]
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f7a:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	009b      	lsls	r3, r3, #2
 8005f84:	441a      	add	r2, r3
 8005f86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005f88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f94:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4413      	add	r3, r2
 8005fa6:	881b      	ldrh	r3, [r3, #0]
 8005fa8:	b29b      	uxth	r3, r3
 8005faa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fb2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	441a      	add	r2, r3
 8005fbe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005fc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005fcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4413      	add	r3, r2
 8005fde:	881b      	ldrh	r3, [r3, #0]
 8005fe0:	b29b      	uxth	r3, r3
 8005fe2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fe6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005fea:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	441a      	add	r2, r3
 8005ff6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ff8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ffc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006000:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006008:	b29b      	uxth	r3, r3
 800600a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	781b      	ldrb	r3, [r3, #0]
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	4413      	add	r3, r2
 8006016:	881b      	ldrh	r3, [r3, #0]
 8006018:	b29b      	uxth	r3, r3
 800601a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800601e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006022:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	441a      	add	r2, r3
 800602e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006030:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006034:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006038:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800603c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006040:	b29b      	uxth	r3, r3
 8006042:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3734      	adds	r7, #52	@ 0x34
 800604a:	46bd      	mov	sp, r7
 800604c:	bc80      	pop	{r7}
 800604e:	4770      	bx	lr

08006050 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b0c2      	sub	sp, #264	@ 0x108
 8006054:	af00      	add	r7, sp, #0
 8006056:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800605a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800605e:	6018      	str	r0, [r3, #0]
 8006060:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006064:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006068:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800606a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800606e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	785b      	ldrb	r3, [r3, #1]
 8006076:	2b01      	cmp	r3, #1
 8006078:	f040 86b7 	bne.w	8006dea <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800607c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006080:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	699a      	ldr	r2, [r3, #24]
 8006088:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800608c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	429a      	cmp	r2, r3
 8006096:	d908      	bls.n	80060aa <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8006098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800609c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	691b      	ldr	r3, [r3, #16]
 80060a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80060a8:	e007      	b.n	80060ba <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80060aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80060ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	7b1b      	ldrb	r3, [r3, #12]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d13a      	bne.n	8006140 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80060ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6959      	ldr	r1, [r3, #20]
 80060d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	88da      	ldrh	r2, [r3, #6]
 80060e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80060ec:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80060f0:	6800      	ldr	r0, [r0, #0]
 80060f2:	f001 fc9c 	bl	8007a2e <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80060f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	613b      	str	r3, [r7, #16]
 8006102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006106:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006110:	b29b      	uxth	r3, r3
 8006112:	461a      	mov	r2, r3
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	4413      	add	r3, r2
 8006118:	613b      	str	r3, [r7, #16]
 800611a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800611e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	011a      	lsls	r2, r3, #4
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	4413      	add	r3, r2
 800612c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006130:	60fb      	str	r3, [r7, #12]
 8006132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006136:	b29a      	uxth	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	801a      	strh	r2, [r3, #0]
 800613c:	f000 be1f 	b.w	8006d7e <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006140:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006144:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	78db      	ldrb	r3, [r3, #3]
 800614c:	2b02      	cmp	r3, #2
 800614e:	f040 8462 	bne.w	8006a16 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006152:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006156:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	6a1a      	ldr	r2, [r3, #32]
 800615e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006162:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	429a      	cmp	r2, r3
 800616c:	f240 83df 	bls.w	800692e <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006170:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006174:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800617e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	781b      	ldrb	r3, [r3, #0]
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4413      	add	r3, r2
 800618a:	881b      	ldrh	r3, [r3, #0]
 800618c:	b29b      	uxth	r3, r3
 800618e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006196:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800619a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800619e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	781b      	ldrb	r3, [r3, #0]
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	441a      	add	r2, r3
 80061b4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80061b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061c0:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80061c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061c8:	b29b      	uxth	r3, r3
 80061ca:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80061cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	6a1a      	ldr	r2, [r3, #32]
 80061d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061dc:	1ad2      	subs	r2, r2, r3
 80061de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80061ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80061f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	781b      	ldrb	r3, [r3, #0]
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	4413      	add	r3, r2
 8006204:	881b      	ldrh	r3, [r3, #0]
 8006206:	b29b      	uxth	r3, r3
 8006208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 81c7 	beq.w	80065a0 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006212:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006216:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	633b      	str	r3, [r7, #48]	@ 0x30
 800621e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006222:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d177      	bne.n	800631e <USB_EPStartXfer+0x2ce>
 800622e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006232:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	62bb      	str	r3, [r7, #40]	@ 0x28
 800623a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800623e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006248:	b29b      	uxth	r3, r3
 800624a:	461a      	mov	r2, r3
 800624c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800624e:	4413      	add	r3, r2
 8006250:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006252:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006256:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	781b      	ldrb	r3, [r3, #0]
 800625e:	011a      	lsls	r2, r3, #4
 8006260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006262:	4413      	add	r3, r2
 8006264:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006268:	627b      	str	r3, [r7, #36]	@ 0x24
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	881b      	ldrh	r3, [r3, #0]
 800626e:	b29b      	uxth	r3, r3
 8006270:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006274:	b29a      	uxth	r2, r3
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	801a      	strh	r2, [r3, #0]
 800627a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800627e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006280:	d921      	bls.n	80062c6 <USB_EPStartXfer+0x276>
 8006282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006286:	095b      	lsrs	r3, r3, #5
 8006288:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800628c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006290:	f003 031f 	and.w	r3, r3, #31
 8006294:	2b00      	cmp	r3, #0
 8006296:	d104      	bne.n	80062a2 <USB_EPStartXfer+0x252>
 8006298:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800629c:	3b01      	subs	r3, #1
 800629e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80062a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a4:	881b      	ldrh	r3, [r3, #0]
 80062a6:	b29a      	uxth	r2, r3
 80062a8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	029b      	lsls	r3, r3, #10
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	4313      	orrs	r3, r2
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062be:	b29a      	uxth	r2, r3
 80062c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c2:	801a      	strh	r2, [r3, #0]
 80062c4:	e050      	b.n	8006368 <USB_EPStartXfer+0x318>
 80062c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10a      	bne.n	80062e4 <USB_EPStartXfer+0x294>
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062dc:	b29a      	uxth	r2, r3
 80062de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e0:	801a      	strh	r2, [r3, #0]
 80062e2:	e041      	b.n	8006368 <USB_EPStartXfer+0x318>
 80062e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062e8:	085b      	lsrs	r3, r3, #1
 80062ea:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80062ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062f2:	f003 0301 	and.w	r3, r3, #1
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d004      	beq.n	8006304 <USB_EPStartXfer+0x2b4>
 80062fa:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80062fe:	3301      	adds	r3, #1
 8006300:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006306:	881b      	ldrh	r3, [r3, #0]
 8006308:	b29a      	uxth	r2, r3
 800630a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800630e:	b29b      	uxth	r3, r3
 8006310:	029b      	lsls	r3, r3, #10
 8006312:	b29b      	uxth	r3, r3
 8006314:	4313      	orrs	r3, r2
 8006316:	b29a      	uxth	r2, r3
 8006318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631a:	801a      	strh	r2, [r3, #0]
 800631c:	e024      	b.n	8006368 <USB_EPStartXfer+0x318>
 800631e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006322:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	785b      	ldrb	r3, [r3, #1]
 800632a:	2b01      	cmp	r3, #1
 800632c:	d11c      	bne.n	8006368 <USB_EPStartXfer+0x318>
 800632e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006332:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800633c:	b29b      	uxth	r3, r3
 800633e:	461a      	mov	r2, r3
 8006340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006342:	4413      	add	r3, r2
 8006344:	633b      	str	r3, [r7, #48]	@ 0x30
 8006346:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800634a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	011a      	lsls	r2, r3, #4
 8006354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006356:	4413      	add	r3, r2
 8006358:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800635c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800635e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006362:	b29a      	uxth	r2, r3
 8006364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006366:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006368:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800636c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	895b      	ldrh	r3, [r3, #10]
 8006374:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006378:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800637c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6959      	ldr	r1, [r3, #20]
 8006384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006388:	b29b      	uxth	r3, r3
 800638a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800638e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006392:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006396:	6800      	ldr	r0, [r0, #0]
 8006398:	f001 fb49 	bl	8007a2e <USB_WritePMA>
            ep->xfer_buff += len;
 800639c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695a      	ldr	r2, [r3, #20]
 80063a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063ac:	441a      	add	r2, r3
 80063ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80063ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	6a1a      	ldr	r2, [r3, #32]
 80063c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d90f      	bls.n	80063f6 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80063d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6a1a      	ldr	r2, [r3, #32]
 80063e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80063e6:	1ad2      	subs	r2, r2, r3
 80063e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	621a      	str	r2, [r3, #32]
 80063f4:	e00e      	b.n	8006414 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80063f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80063fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800640a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	2200      	movs	r2, #0
 8006412:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006414:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006418:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	785b      	ldrb	r3, [r3, #1]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d177      	bne.n	8006514 <USB_EPStartXfer+0x4c4>
 8006424:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006428:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	61bb      	str	r3, [r7, #24]
 8006430:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006434:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800643e:	b29b      	uxth	r3, r3
 8006440:	461a      	mov	r2, r3
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	4413      	add	r3, r2
 8006446:	61bb      	str	r3, [r7, #24]
 8006448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800644c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	781b      	ldrb	r3, [r3, #0]
 8006454:	011a      	lsls	r2, r3, #4
 8006456:	69bb      	ldr	r3, [r7, #24]
 8006458:	4413      	add	r3, r2
 800645a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800645e:	617b      	str	r3, [r7, #20]
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	b29b      	uxth	r3, r3
 8006466:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800646a:	b29a      	uxth	r2, r3
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	801a      	strh	r2, [r3, #0]
 8006470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006474:	2b3e      	cmp	r3, #62	@ 0x3e
 8006476:	d921      	bls.n	80064bc <USB_EPStartXfer+0x46c>
 8006478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800647c:	095b      	lsrs	r3, r3, #5
 800647e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006482:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006486:	f003 031f 	and.w	r3, r3, #31
 800648a:	2b00      	cmp	r3, #0
 800648c:	d104      	bne.n	8006498 <USB_EPStartXfer+0x448>
 800648e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006492:	3b01      	subs	r3, #1
 8006494:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	881b      	ldrh	r3, [r3, #0]
 800649c:	b29a      	uxth	r2, r3
 800649e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	029b      	lsls	r3, r3, #10
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	4313      	orrs	r3, r2
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064b4:	b29a      	uxth	r2, r3
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	801a      	strh	r2, [r3, #0]
 80064ba:	e056      	b.n	800656a <USB_EPStartXfer+0x51a>
 80064bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d10a      	bne.n	80064da <USB_EPStartXfer+0x48a>
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	881b      	ldrh	r3, [r3, #0]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	801a      	strh	r2, [r3, #0]
 80064d8:	e047      	b.n	800656a <USB_EPStartXfer+0x51a>
 80064da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064de:	085b      	lsrs	r3, r3, #1
 80064e0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80064e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d004      	beq.n	80064fa <USB_EPStartXfer+0x4aa>
 80064f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064f4:	3301      	adds	r3, #1
 80064f6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	881b      	ldrh	r3, [r3, #0]
 80064fe:	b29a      	uxth	r2, r3
 8006500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006504:	b29b      	uxth	r3, r3
 8006506:	029b      	lsls	r3, r3, #10
 8006508:	b29b      	uxth	r3, r3
 800650a:	4313      	orrs	r3, r2
 800650c:	b29a      	uxth	r2, r3
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	801a      	strh	r2, [r3, #0]
 8006512:	e02a      	b.n	800656a <USB_EPStartXfer+0x51a>
 8006514:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006518:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	785b      	ldrb	r3, [r3, #1]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d122      	bne.n	800656a <USB_EPStartXfer+0x51a>
 8006524:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006528:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	623b      	str	r3, [r7, #32]
 8006530:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006534:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800653e:	b29b      	uxth	r3, r3
 8006540:	461a      	mov	r2, r3
 8006542:	6a3b      	ldr	r3, [r7, #32]
 8006544:	4413      	add	r3, r2
 8006546:	623b      	str	r3, [r7, #32]
 8006548:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800654c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	781b      	ldrb	r3, [r3, #0]
 8006554:	011a      	lsls	r2, r3, #4
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	4413      	add	r3, r2
 800655a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800655e:	61fb      	str	r3, [r7, #28]
 8006560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006564:	b29a      	uxth	r2, r3
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800656a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800656e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	891b      	ldrh	r3, [r3, #8]
 8006576:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800657a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800657e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6959      	ldr	r1, [r3, #20]
 8006586:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800658a:	b29b      	uxth	r3, r3
 800658c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006590:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006594:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006598:	6800      	ldr	r0, [r0, #0]
 800659a:	f001 fa48 	bl	8007a2e <USB_WritePMA>
 800659e:	e3ee      	b.n	8006d7e <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80065a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	785b      	ldrb	r3, [r3, #1]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d177      	bne.n	80066a0 <USB_EPStartXfer+0x650>
 80065b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	461a      	mov	r2, r3
 80065ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065d0:	4413      	add	r3, r2
 80065d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80065d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	781b      	ldrb	r3, [r3, #0]
 80065e0:	011a      	lsls	r2, r3, #4
 80065e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065e4:	4413      	add	r3, r2
 80065e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80065ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065ee:	881b      	ldrh	r3, [r3, #0]
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80065f6:	b29a      	uxth	r2, r3
 80065f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065fa:	801a      	strh	r2, [r3, #0]
 80065fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006600:	2b3e      	cmp	r3, #62	@ 0x3e
 8006602:	d921      	bls.n	8006648 <USB_EPStartXfer+0x5f8>
 8006604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006608:	095b      	lsrs	r3, r3, #5
 800660a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800660e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006612:	f003 031f 	and.w	r3, r3, #31
 8006616:	2b00      	cmp	r3, #0
 8006618:	d104      	bne.n	8006624 <USB_EPStartXfer+0x5d4>
 800661a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800661e:	3b01      	subs	r3, #1
 8006620:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006626:	881b      	ldrh	r3, [r3, #0]
 8006628:	b29a      	uxth	r2, r3
 800662a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800662e:	b29b      	uxth	r3, r3
 8006630:	029b      	lsls	r3, r3, #10
 8006632:	b29b      	uxth	r3, r3
 8006634:	4313      	orrs	r3, r2
 8006636:	b29b      	uxth	r3, r3
 8006638:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800663c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006640:	b29a      	uxth	r2, r3
 8006642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006644:	801a      	strh	r2, [r3, #0]
 8006646:	e056      	b.n	80066f6 <USB_EPStartXfer+0x6a6>
 8006648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10a      	bne.n	8006666 <USB_EPStartXfer+0x616>
 8006650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006652:	881b      	ldrh	r3, [r3, #0]
 8006654:	b29b      	uxth	r3, r3
 8006656:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800665a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800665e:	b29a      	uxth	r2, r3
 8006660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006662:	801a      	strh	r2, [r3, #0]
 8006664:	e047      	b.n	80066f6 <USB_EPStartXfer+0x6a6>
 8006666:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800666a:	085b      	lsrs	r3, r3, #1
 800666c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006670:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006674:	f003 0301 	and.w	r3, r3, #1
 8006678:	2b00      	cmp	r3, #0
 800667a:	d004      	beq.n	8006686 <USB_EPStartXfer+0x636>
 800667c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006680:	3301      	adds	r3, #1
 8006682:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	b29a      	uxth	r2, r3
 800668c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006690:	b29b      	uxth	r3, r3
 8006692:	029b      	lsls	r3, r3, #10
 8006694:	b29b      	uxth	r3, r3
 8006696:	4313      	orrs	r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800669c:	801a      	strh	r2, [r3, #0]
 800669e:	e02a      	b.n	80066f6 <USB_EPStartXfer+0x6a6>
 80066a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	785b      	ldrb	r3, [r3, #1]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d122      	bne.n	80066f6 <USB_EPStartXfer+0x6a6>
 80066b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80066bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	461a      	mov	r2, r3
 80066ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066d0:	4413      	add	r3, r2
 80066d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80066d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	011a      	lsls	r2, r3, #4
 80066e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066e4:	4413      	add	r3, r2
 80066e6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80066ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80066f0:	b29a      	uxth	r2, r3
 80066f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066f4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80066f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80066fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	891b      	ldrh	r3, [r3, #8]
 8006702:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006706:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800670a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6959      	ldr	r1, [r3, #20]
 8006712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006716:	b29b      	uxth	r3, r3
 8006718:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800671c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006720:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006724:	6800      	ldr	r0, [r0, #0]
 8006726:	f001 f982 	bl	8007a2e <USB_WritePMA>
            ep->xfer_buff += len;
 800672a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800672e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	695a      	ldr	r2, [r3, #20]
 8006736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800673a:	441a      	add	r2, r3
 800673c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006740:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006748:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800674c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	6a1a      	ldr	r2, [r3, #32]
 8006754:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006758:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	429a      	cmp	r2, r3
 8006762:	d90f      	bls.n	8006784 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8006764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	6a1a      	ldr	r2, [r3, #32]
 8006770:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006774:	1ad2      	subs	r2, r2, r3
 8006776:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800677a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	621a      	str	r2, [r3, #32]
 8006782:	e00e      	b.n	80067a2 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8006784:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006788:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8006794:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006798:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	2200      	movs	r2, #0
 80067a0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80067a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80067ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	785b      	ldrb	r3, [r3, #1]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d177      	bne.n	80068ae <USB_EPStartXfer+0x85e>
 80067be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067d8:	b29b      	uxth	r3, r3
 80067da:	461a      	mov	r2, r3
 80067dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067de:	4413      	add	r3, r2
 80067e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80067e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	011a      	lsls	r2, r3, #4
 80067f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f2:	4413      	add	r3, r2
 80067f4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80067f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80067fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	b29b      	uxth	r3, r3
 8006800:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006804:	b29a      	uxth	r2, r3
 8006806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006808:	801a      	strh	r2, [r3, #0]
 800680a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800680e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006810:	d921      	bls.n	8006856 <USB_EPStartXfer+0x806>
 8006812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006816:	095b      	lsrs	r3, r3, #5
 8006818:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800681c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006820:	f003 031f 	and.w	r3, r3, #31
 8006824:	2b00      	cmp	r3, #0
 8006826:	d104      	bne.n	8006832 <USB_EPStartXfer+0x7e2>
 8006828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800682c:	3b01      	subs	r3, #1
 800682e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006834:	881b      	ldrh	r3, [r3, #0]
 8006836:	b29a      	uxth	r2, r3
 8006838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800683c:	b29b      	uxth	r3, r3
 800683e:	029b      	lsls	r3, r3, #10
 8006840:	b29b      	uxth	r3, r3
 8006842:	4313      	orrs	r3, r2
 8006844:	b29b      	uxth	r3, r3
 8006846:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800684a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800684e:	b29a      	uxth	r2, r3
 8006850:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006852:	801a      	strh	r2, [r3, #0]
 8006854:	e050      	b.n	80068f8 <USB_EPStartXfer+0x8a8>
 8006856:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10a      	bne.n	8006874 <USB_EPStartXfer+0x824>
 800685e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006860:	881b      	ldrh	r3, [r3, #0]
 8006862:	b29b      	uxth	r3, r3
 8006864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800686c:	b29a      	uxth	r2, r3
 800686e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006870:	801a      	strh	r2, [r3, #0]
 8006872:	e041      	b.n	80068f8 <USB_EPStartXfer+0x8a8>
 8006874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006878:	085b      	lsrs	r3, r3, #1
 800687a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800687e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	2b00      	cmp	r3, #0
 8006888:	d004      	beq.n	8006894 <USB_EPStartXfer+0x844>
 800688a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800688e:	3301      	adds	r3, #1
 8006890:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	b29a      	uxth	r2, r3
 800689a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800689e:	b29b      	uxth	r3, r3
 80068a0:	029b      	lsls	r3, r3, #10
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	4313      	orrs	r3, r2
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068aa:	801a      	strh	r2, [r3, #0]
 80068ac:	e024      	b.n	80068f8 <USB_EPStartXfer+0x8a8>
 80068ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	785b      	ldrb	r3, [r3, #1]
 80068ba:	2b01      	cmp	r3, #1
 80068bc:	d11c      	bne.n	80068f8 <USB_EPStartXfer+0x8a8>
 80068be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	461a      	mov	r2, r3
 80068d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068d2:	4413      	add	r3, r2
 80068d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80068d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	011a      	lsls	r2, r3, #4
 80068e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80068e6:	4413      	add	r3, r2
 80068e8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80068ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80068f2:	b29a      	uxth	r2, r3
 80068f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068f6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80068f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80068fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	895b      	ldrh	r3, [r3, #10]
 8006904:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006908:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800690c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	6959      	ldr	r1, [r3, #20]
 8006914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006918:	b29b      	uxth	r3, r3
 800691a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800691e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006922:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006926:	6800      	ldr	r0, [r0, #0]
 8006928:	f001 f881 	bl	8007a2e <USB_WritePMA>
 800692c:	e227      	b.n	8006d7e <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800692e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006932:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800693e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006942:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006946:	681a      	ldr	r2, [r3, #0]
 8006948:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800694c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	4413      	add	r3, r2
 8006958:	881b      	ldrh	r3, [r3, #0]
 800695a:	b29b      	uxth	r3, r3
 800695c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006960:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006964:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8006968:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800696c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006970:	681a      	ldr	r2, [r3, #0]
 8006972:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006976:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	009b      	lsls	r3, r3, #2
 8006980:	441a      	add	r2, r3
 8006982:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8006986:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800698a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800698e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006996:	b29b      	uxth	r3, r3
 8006998:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800699a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800699e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	461a      	mov	r2, r3
 80069b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069ba:	4413      	add	r3, r2
 80069bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80069be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	011a      	lsls	r2, r3, #4
 80069cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80069ce:	4413      	add	r3, r2
 80069d0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80069d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80069d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80069da:	b29a      	uxth	r2, r3
 80069dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80069de:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80069e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	891b      	ldrh	r3, [r3, #8]
 80069ec:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80069f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	6959      	ldr	r1, [r3, #20]
 80069fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006a06:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006a0a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006a0e:	6800      	ldr	r0, [r0, #0]
 8006a10:	f001 f80d 	bl	8007a2e <USB_WritePMA>
 8006a14:	e1b3      	b.n	8006d7e <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8006a16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a1a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6a1a      	ldr	r2, [r3, #32]
 8006a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006a26:	1ad2      	subs	r2, r2, r3
 8006a28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a38:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	781b      	ldrb	r3, [r3, #0]
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	4413      	add	r3, r2
 8006a4e:	881b      	ldrh	r3, [r3, #0]
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	f000 80c6 	beq.w	8006be8 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	785b      	ldrb	r3, [r3, #1]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d177      	bne.n	8006b68 <USB_EPStartXfer+0xb18>
 8006a78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006a88:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	461a      	mov	r2, r3
 8006a96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a98:	4413      	add	r3, r2
 8006a9a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006aa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	011a      	lsls	r2, r3, #4
 8006aaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006aac:	4413      	add	r3, r2
 8006aae:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ab2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ab4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ab6:	881b      	ldrh	r3, [r3, #0]
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006abe:	b29a      	uxth	r2, r3
 8006ac0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ac2:	801a      	strh	r2, [r3, #0]
 8006ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ac8:	2b3e      	cmp	r3, #62	@ 0x3e
 8006aca:	d921      	bls.n	8006b10 <USB_EPStartXfer+0xac0>
 8006acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ad0:	095b      	lsrs	r3, r3, #5
 8006ad2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006ad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ada:	f003 031f 	and.w	r3, r3, #31
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d104      	bne.n	8006aec <USB_EPStartXfer+0xa9c>
 8006ae2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006aec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006aee:	881b      	ldrh	r3, [r3, #0]
 8006af0:	b29a      	uxth	r2, r3
 8006af2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	029b      	lsls	r3, r3, #10
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	4313      	orrs	r3, r2
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b08:	b29a      	uxth	r2, r3
 8006b0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b0c:	801a      	strh	r2, [r3, #0]
 8006b0e:	e050      	b.n	8006bb2 <USB_EPStartXfer+0xb62>
 8006b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d10a      	bne.n	8006b2e <USB_EPStartXfer+0xade>
 8006b18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b1a:	881b      	ldrh	r3, [r3, #0]
 8006b1c:	b29b      	uxth	r3, r3
 8006b1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b2a:	801a      	strh	r2, [r3, #0]
 8006b2c:	e041      	b.n	8006bb2 <USB_EPStartXfer+0xb62>
 8006b2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b32:	085b      	lsrs	r3, r3, #1
 8006b34:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b3c:	f003 0301 	and.w	r3, r3, #1
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d004      	beq.n	8006b4e <USB_EPStartXfer+0xafe>
 8006b44:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006b48:	3301      	adds	r3, #1
 8006b4a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006b4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b50:	881b      	ldrh	r3, [r3, #0]
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	029b      	lsls	r3, r3, #10
 8006b5c:	b29b      	uxth	r3, r3
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b64:	801a      	strh	r2, [r3, #0]
 8006b66:	e024      	b.n	8006bb2 <USB_EPStartXfer+0xb62>
 8006b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	785b      	ldrb	r3, [r3, #1]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d11c      	bne.n	8006bb2 <USB_EPStartXfer+0xb62>
 8006b78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	461a      	mov	r2, r3
 8006b8a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b8c:	4413      	add	r3, r2
 8006b8e:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006b94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	011a      	lsls	r2, r3, #4
 8006b9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ba0:	4413      	add	r3, r2
 8006ba2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ba6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006bb0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006bb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	895b      	ldrh	r3, [r3, #10]
 8006bbe:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006bc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	6959      	ldr	r1, [r3, #20]
 8006bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006bd8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006bdc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006be0:	6800      	ldr	r0, [r0, #0]
 8006be2:	f000 ff24 	bl	8007a2e <USB_WritePMA>
 8006be6:	e0ca      	b.n	8006d7e <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006be8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	785b      	ldrb	r3, [r3, #1]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d177      	bne.n	8006ce8 <USB_EPStartXfer+0xc98>
 8006bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006bfc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c08:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	461a      	mov	r2, r3
 8006c16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c18:	4413      	add	r3, r2
 8006c1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006c20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	781b      	ldrb	r3, [r3, #0]
 8006c28:	011a      	lsls	r2, r3, #4
 8006c2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006c2c:	4413      	add	r3, r2
 8006c2e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006c32:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c36:	881b      	ldrh	r3, [r3, #0]
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006c3e:	b29a      	uxth	r2, r3
 8006c40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c42:	801a      	strh	r2, [r3, #0]
 8006c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c48:	2b3e      	cmp	r3, #62	@ 0x3e
 8006c4a:	d921      	bls.n	8006c90 <USB_EPStartXfer+0xc40>
 8006c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c50:	095b      	lsrs	r3, r3, #5
 8006c52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c5a:	f003 031f 	and.w	r3, r3, #31
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d104      	bne.n	8006c6c <USB_EPStartXfer+0xc1c>
 8006c62:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006c66:	3b01      	subs	r3, #1
 8006c68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006c6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c6e:	881b      	ldrh	r3, [r3, #0]
 8006c70:	b29a      	uxth	r2, r3
 8006c72:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	029b      	lsls	r3, r3, #10
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c8c:	801a      	strh	r2, [r3, #0]
 8006c8e:	e05c      	b.n	8006d4a <USB_EPStartXfer+0xcfa>
 8006c90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d10a      	bne.n	8006cae <USB_EPStartXfer+0xc5e>
 8006c98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c9a:	881b      	ldrh	r3, [r3, #0]
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ca2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ca6:	b29a      	uxth	r2, r3
 8006ca8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006caa:	801a      	strh	r2, [r3, #0]
 8006cac:	e04d      	b.n	8006d4a <USB_EPStartXfer+0xcfa>
 8006cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cb2:	085b      	lsrs	r3, r3, #1
 8006cb4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d004      	beq.n	8006cce <USB_EPStartXfer+0xc7e>
 8006cc4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006cc8:	3301      	adds	r3, #1
 8006cca:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006cce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006cd0:	881b      	ldrh	r3, [r3, #0]
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	029b      	lsls	r3, r3, #10
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	4313      	orrs	r3, r2
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ce4:	801a      	strh	r2, [r3, #0]
 8006ce6:	e030      	b.n	8006d4a <USB_EPStartXfer+0xcfa>
 8006ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	785b      	ldrb	r3, [r3, #1]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d128      	bne.n	8006d4a <USB_EPStartXfer+0xcfa>
 8006cf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cfc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	461a      	mov	r2, r3
 8006d18:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d1c:	4413      	add	r3, r2
 8006d1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	011a      	lsls	r2, r3, #4
 8006d30:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006d34:	4413      	add	r3, r2
 8006d36:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006d48:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006d4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	891b      	ldrh	r3, [r3, #8]
 8006d56:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	6959      	ldr	r1, [r3, #20]
 8006d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006d70:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006d74:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006d78:	6800      	ldr	r0, [r0, #0]
 8006d7a:	f000 fe58 	bl	8007a2e <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006d7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	009b      	lsls	r3, r3, #2
 8006d96:	4413      	add	r3, r2
 8006d98:	881b      	ldrh	r3, [r3, #0]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006da0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006da4:	817b      	strh	r3, [r7, #10]
 8006da6:	897b      	ldrh	r3, [r7, #10]
 8006da8:	f083 0310 	eor.w	r3, r3, #16
 8006dac:	817b      	strh	r3, [r7, #10]
 8006dae:	897b      	ldrh	r3, [r7, #10]
 8006db0:	f083 0320 	eor.w	r3, r3, #32
 8006db4:	817b      	strh	r3, [r7, #10]
 8006db6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	441a      	add	r2, r3
 8006dd0:	897b      	ldrh	r3, [r7, #10]
 8006dd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006dde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	8013      	strh	r3, [r2, #0]
 8006de6:	f000 bcde 	b.w	80077a6 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006dea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	7b1b      	ldrb	r3, [r3, #12]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f040 80bb 	bne.w	8006f72 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8006dfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	699a      	ldr	r2, [r3, #24]
 8006e08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	691b      	ldr	r3, [r3, #16]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d917      	bls.n	8006e48 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8006e18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	691b      	ldr	r3, [r3, #16]
 8006e24:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8006e28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	699a      	ldr	r2, [r3, #24]
 8006e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e38:	1ad2      	subs	r2, r2, r3
 8006e3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e3e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	619a      	str	r2, [r3, #24]
 8006e46:	e00e      	b.n	8006e66 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8006e48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	699b      	ldr	r3, [r3, #24]
 8006e54:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8006e58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2200      	movs	r2, #0
 8006e64:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006e66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	461a      	mov	r2, r3
 8006e86:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	011a      	lsls	r2, r3, #4
 8006e9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006ea2:	4413      	add	r3, r2
 8006ea4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ea8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006eac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006eb0:	881b      	ldrh	r3, [r3, #0]
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006ebe:	801a      	strh	r2, [r3, #0]
 8006ec0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ec4:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ec6:	d924      	bls.n	8006f12 <USB_EPStartXfer+0xec2>
 8006ec8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ecc:	095b      	lsrs	r3, r3, #5
 8006ece:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ed6:	f003 031f 	and.w	r3, r3, #31
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d104      	bne.n	8006ee8 <USB_EPStartXfer+0xe98>
 8006ede:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ee8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006eec:	881b      	ldrh	r3, [r3, #0]
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006ef4:	b29b      	uxth	r3, r3
 8006ef6:	029b      	lsls	r3, r3, #10
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	4313      	orrs	r3, r2
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f06:	b29a      	uxth	r2, r3
 8006f08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f0c:	801a      	strh	r2, [r3, #0]
 8006f0e:	f000 bc10 	b.w	8007732 <USB_EPStartXfer+0x16e2>
 8006f12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10c      	bne.n	8006f34 <USB_EPStartXfer+0xee4>
 8006f1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f1e:	881b      	ldrh	r3, [r3, #0]
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f2a:	b29a      	uxth	r2, r3
 8006f2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f30:	801a      	strh	r2, [r3, #0]
 8006f32:	e3fe      	b.n	8007732 <USB_EPStartXfer+0x16e2>
 8006f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f38:	085b      	lsrs	r3, r3, #1
 8006f3a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d004      	beq.n	8006f54 <USB_EPStartXfer+0xf04>
 8006f4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006f4e:	3301      	adds	r3, #1
 8006f50:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006f54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f58:	881b      	ldrh	r3, [r3, #0]
 8006f5a:	b29a      	uxth	r2, r3
 8006f5c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	029b      	lsls	r3, r3, #10
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	4313      	orrs	r3, r2
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f6e:	801a      	strh	r2, [r3, #0]
 8006f70:	e3df      	b.n	8007732 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	78db      	ldrb	r3, [r3, #3]
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	f040 8218 	bne.w	80073b4 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006f84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	785b      	ldrb	r3, [r3, #1]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f040 809d 	bne.w	80070d0 <USB_EPStartXfer+0x1080>
 8006f96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fa8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fba:	4413      	add	r3, r2
 8006fbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	011a      	lsls	r2, r3, #4
 8006fce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006fd2:	4413      	add	r3, r2
 8006fd4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006fd8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fdc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fe0:	881b      	ldrh	r3, [r3, #0]
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006fee:	801a      	strh	r2, [r3, #0]
 8006ff0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ff4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	691b      	ldr	r3, [r3, #16]
 8006ffc:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ffe:	d92b      	bls.n	8007058 <USB_EPStartXfer+0x1008>
 8007000:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007004:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	095b      	lsrs	r3, r3, #5
 800700e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007012:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007016:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	691b      	ldr	r3, [r3, #16]
 800701e:	f003 031f 	and.w	r3, r3, #31
 8007022:	2b00      	cmp	r3, #0
 8007024:	d104      	bne.n	8007030 <USB_EPStartXfer+0xfe0>
 8007026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800702a:	3b01      	subs	r3, #1
 800702c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007030:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007034:	881b      	ldrh	r3, [r3, #0]
 8007036:	b29a      	uxth	r2, r3
 8007038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800703c:	b29b      	uxth	r3, r3
 800703e:	029b      	lsls	r3, r3, #10
 8007040:	b29b      	uxth	r3, r3
 8007042:	4313      	orrs	r3, r2
 8007044:	b29b      	uxth	r3, r3
 8007046:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800704a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800704e:	b29a      	uxth	r2, r3
 8007050:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007054:	801a      	strh	r2, [r3, #0]
 8007056:	e070      	b.n	800713a <USB_EPStartXfer+0x10ea>
 8007058:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800705c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10c      	bne.n	8007082 <USB_EPStartXfer+0x1032>
 8007068:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800706c:	881b      	ldrh	r3, [r3, #0]
 800706e:	b29b      	uxth	r3, r3
 8007070:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007074:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007078:	b29a      	uxth	r2, r3
 800707a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800707e:	801a      	strh	r2, [r3, #0]
 8007080:	e05b      	b.n	800713a <USB_EPStartXfer+0x10ea>
 8007082:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007086:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	691b      	ldr	r3, [r3, #16]
 800708e:	085b      	lsrs	r3, r3, #1
 8007090:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007094:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007098:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	691b      	ldr	r3, [r3, #16]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d004      	beq.n	80070b2 <USB_EPStartXfer+0x1062>
 80070a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070ac:	3301      	adds	r3, #1
 80070ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80070b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	b29a      	uxth	r2, r3
 80070ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070be:	b29b      	uxth	r3, r3
 80070c0:	029b      	lsls	r3, r3, #10
 80070c2:	b29b      	uxth	r3, r3
 80070c4:	4313      	orrs	r3, r2
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80070cc:	801a      	strh	r2, [r3, #0]
 80070ce:	e034      	b.n	800713a <USB_EPStartXfer+0x10ea>
 80070d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	785b      	ldrb	r3, [r3, #1]
 80070dc:	2b01      	cmp	r3, #1
 80070de:	d12c      	bne.n	800713a <USB_EPStartXfer+0x10ea>
 80070e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	461a      	mov	r2, r3
 8007100:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007104:	4413      	add	r3, r2
 8007106:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800710a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800710e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	011a      	lsls	r2, r3, #4
 8007118:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800711c:	4413      	add	r3, r2
 800711e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007122:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007126:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800712a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	b29a      	uxth	r2, r3
 8007134:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007138:	801a      	strh	r2, [r3, #0]
 800713a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800713e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007148:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800714c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	785b      	ldrb	r3, [r3, #1]
 8007154:	2b00      	cmp	r3, #0
 8007156:	f040 809d 	bne.w	8007294 <USB_EPStartXfer+0x1244>
 800715a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800715e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800716c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007176:	b29b      	uxth	r3, r3
 8007178:	461a      	mov	r2, r3
 800717a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800717e:	4413      	add	r3, r2
 8007180:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007184:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007188:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	011a      	lsls	r2, r3, #4
 8007192:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007196:	4413      	add	r3, r2
 8007198:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800719c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80071a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071a4:	881b      	ldrh	r3, [r3, #0]
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071b2:	801a      	strh	r2, [r3, #0]
 80071b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	691b      	ldr	r3, [r3, #16]
 80071c0:	2b3e      	cmp	r3, #62	@ 0x3e
 80071c2:	d92b      	bls.n	800721c <USB_EPStartXfer+0x11cc>
 80071c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	691b      	ldr	r3, [r3, #16]
 80071d0:	095b      	lsrs	r3, r3, #5
 80071d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80071d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	f003 031f 	and.w	r3, r3, #31
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d104      	bne.n	80071f4 <USB_EPStartXfer+0x11a4>
 80071ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071ee:	3b01      	subs	r3, #1
 80071f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80071f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071f8:	881b      	ldrh	r3, [r3, #0]
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007200:	b29b      	uxth	r3, r3
 8007202:	029b      	lsls	r3, r3, #10
 8007204:	b29b      	uxth	r3, r3
 8007206:	4313      	orrs	r3, r2
 8007208:	b29b      	uxth	r3, r3
 800720a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800720e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007212:	b29a      	uxth	r2, r3
 8007214:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007218:	801a      	strh	r2, [r3, #0]
 800721a:	e069      	b.n	80072f0 <USB_EPStartXfer+0x12a0>
 800721c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d10c      	bne.n	8007246 <USB_EPStartXfer+0x11f6>
 800722c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007230:	881b      	ldrh	r3, [r3, #0]
 8007232:	b29b      	uxth	r3, r3
 8007234:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007238:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800723c:	b29a      	uxth	r2, r3
 800723e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007242:	801a      	strh	r2, [r3, #0]
 8007244:	e054      	b.n	80072f0 <USB_EPStartXfer+0x12a0>
 8007246:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800724a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	085b      	lsrs	r3, r3, #1
 8007254:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007258:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800725c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	f003 0301 	and.w	r3, r3, #1
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <USB_EPStartXfer+0x1226>
 800726c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007270:	3301      	adds	r3, #1
 8007272:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007276:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800727a:	881b      	ldrh	r3, [r3, #0]
 800727c:	b29a      	uxth	r2, r3
 800727e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007282:	b29b      	uxth	r3, r3
 8007284:	029b      	lsls	r3, r3, #10
 8007286:	b29b      	uxth	r3, r3
 8007288:	4313      	orrs	r3, r2
 800728a:	b29a      	uxth	r2, r3
 800728c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007290:	801a      	strh	r2, [r3, #0]
 8007292:	e02d      	b.n	80072f0 <USB_EPStartXfer+0x12a0>
 8007294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	785b      	ldrb	r3, [r3, #1]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d125      	bne.n	80072f0 <USB_EPStartXfer+0x12a0>
 80072a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	461a      	mov	r2, r3
 80072b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80072ba:	4413      	add	r3, r2
 80072bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80072c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	781b      	ldrb	r3, [r3, #0]
 80072cc:	011a      	lsls	r2, r3, #4
 80072ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80072d2:	4413      	add	r3, r2
 80072d4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80072d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80072dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072ee:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80072f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	69db      	ldr	r3, [r3, #28]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f000 8218 	beq.w	8007732 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007302:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007306:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	781b      	ldrb	r3, [r3, #0]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	4413      	add	r3, r2
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007322:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800732a:	2b00      	cmp	r3, #0
 800732c:	d005      	beq.n	800733a <USB_EPStartXfer+0x12ea>
 800732e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007332:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10d      	bne.n	8007356 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800733a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800733e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007342:	2b00      	cmp	r3, #0
 8007344:	f040 81f5 	bne.w	8007732 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007348:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800734c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007350:	2b00      	cmp	r3, #0
 8007352:	f040 81ee 	bne.w	8007732 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007356:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800735a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007364:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	009b      	lsls	r3, r3, #2
 800736e:	4413      	add	r3, r2
 8007370:	881b      	ldrh	r3, [r3, #0]
 8007372:	b29b      	uxth	r3, r3
 8007374:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007378:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800737c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007380:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007384:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800738e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	441a      	add	r2, r3
 800739a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800739e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80073a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80073a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80073aa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80073ae:	b29b      	uxth	r3, r3
 80073b0:	8013      	strh	r3, [r2, #0]
 80073b2:	e1be      	b.n	8007732 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80073b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	78db      	ldrb	r3, [r3, #3]
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	f040 81b4 	bne.w	800772e <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80073c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699a      	ldr	r2, [r3, #24]
 80073d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d917      	bls.n	8007412 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80073e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80073f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007402:	1ad2      	subs	r2, r2, r3
 8007404:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007408:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	619a      	str	r2, [r3, #24]
 8007410:	e00e      	b.n	8007430 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8007412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	699b      	ldr	r3, [r3, #24]
 800741e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8007422:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007426:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2200      	movs	r2, #0
 800742e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007430:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007434:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	785b      	ldrb	r3, [r3, #1]
 800743c:	2b00      	cmp	r3, #0
 800743e:	f040 8085 	bne.w	800754c <USB_EPStartXfer+0x14fc>
 8007442:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007446:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007450:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007454:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800745e:	b29b      	uxth	r3, r3
 8007460:	461a      	mov	r2, r3
 8007462:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007466:	4413      	add	r3, r2
 8007468:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800746c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007470:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	011a      	lsls	r2, r3, #4
 800747a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800747e:	4413      	add	r3, r2
 8007480:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007484:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007488:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800748c:	881b      	ldrh	r3, [r3, #0]
 800748e:	b29b      	uxth	r3, r3
 8007490:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007494:	b29a      	uxth	r2, r3
 8007496:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800749a:	801a      	strh	r2, [r3, #0]
 800749c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a0:	2b3e      	cmp	r3, #62	@ 0x3e
 80074a2:	d923      	bls.n	80074ec <USB_EPStartXfer+0x149c>
 80074a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074a8:	095b      	lsrs	r3, r3, #5
 80074aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80074ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b2:	f003 031f 	and.w	r3, r3, #31
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d104      	bne.n	80074c4 <USB_EPStartXfer+0x1474>
 80074ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074be:	3b01      	subs	r3, #1
 80074c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80074c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80074c8:	881b      	ldrh	r3, [r3, #0]
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	029b      	lsls	r3, r3, #10
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	4313      	orrs	r3, r2
 80074d8:	b29b      	uxth	r3, r3
 80074da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80074e8:	801a      	strh	r2, [r3, #0]
 80074ea:	e060      	b.n	80075ae <USB_EPStartXfer+0x155e>
 80074ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d10c      	bne.n	800750e <USB_EPStartXfer+0x14be>
 80074f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80074f8:	881b      	ldrh	r3, [r3, #0]
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007504:	b29a      	uxth	r2, r3
 8007506:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800750a:	801a      	strh	r2, [r3, #0]
 800750c:	e04f      	b.n	80075ae <USB_EPStartXfer+0x155e>
 800750e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007512:	085b      	lsrs	r3, r3, #1
 8007514:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800751c:	f003 0301 	and.w	r3, r3, #1
 8007520:	2b00      	cmp	r3, #0
 8007522:	d004      	beq.n	800752e <USB_EPStartXfer+0x14de>
 8007524:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007528:	3301      	adds	r3, #1
 800752a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800752e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007532:	881b      	ldrh	r3, [r3, #0]
 8007534:	b29a      	uxth	r2, r3
 8007536:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800753a:	b29b      	uxth	r3, r3
 800753c:	029b      	lsls	r3, r3, #10
 800753e:	b29b      	uxth	r3, r3
 8007540:	4313      	orrs	r3, r2
 8007542:	b29a      	uxth	r2, r3
 8007544:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007548:	801a      	strh	r2, [r3, #0]
 800754a:	e030      	b.n	80075ae <USB_EPStartXfer+0x155e>
 800754c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007550:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	785b      	ldrb	r3, [r3, #1]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d128      	bne.n	80075ae <USB_EPStartXfer+0x155e>
 800755c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007560:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800756a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800756e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007578:	b29b      	uxth	r3, r3
 800757a:	461a      	mov	r2, r3
 800757c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007580:	4413      	add	r3, r2
 8007582:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800758a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	781b      	ldrb	r3, [r3, #0]
 8007592:	011a      	lsls	r2, r3, #4
 8007594:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007598:	4413      	add	r3, r2
 800759a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800759e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075a6:	b29a      	uxth	r2, r3
 80075a8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80075ac:	801a      	strh	r2, [r3, #0]
 80075ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80075bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	785b      	ldrb	r3, [r3, #1]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f040 8085 	bne.w	80076d8 <USB_EPStartXfer+0x1688>
 80075ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80075dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	461a      	mov	r2, r3
 80075ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80075f2:	4413      	add	r3, r2
 80075f4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80075f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	011a      	lsls	r2, r3, #4
 8007606:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800760a:	4413      	add	r3, r2
 800760c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007610:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007614:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007618:	881b      	ldrh	r3, [r3, #0]
 800761a:	b29b      	uxth	r3, r3
 800761c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007620:	b29a      	uxth	r2, r3
 8007622:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007626:	801a      	strh	r2, [r3, #0]
 8007628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800762c:	2b3e      	cmp	r3, #62	@ 0x3e
 800762e:	d923      	bls.n	8007678 <USB_EPStartXfer+0x1628>
 8007630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007634:	095b      	lsrs	r3, r3, #5
 8007636:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800763a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800763e:	f003 031f 	and.w	r3, r3, #31
 8007642:	2b00      	cmp	r3, #0
 8007644:	d104      	bne.n	8007650 <USB_EPStartXfer+0x1600>
 8007646:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800764a:	3b01      	subs	r3, #1
 800764c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007650:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007654:	881b      	ldrh	r3, [r3, #0]
 8007656:	b29a      	uxth	r2, r3
 8007658:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800765c:	b29b      	uxth	r3, r3
 800765e:	029b      	lsls	r3, r3, #10
 8007660:	b29b      	uxth	r3, r3
 8007662:	4313      	orrs	r3, r2
 8007664:	b29b      	uxth	r3, r3
 8007666:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800766a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800766e:	b29a      	uxth	r2, r3
 8007670:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007674:	801a      	strh	r2, [r3, #0]
 8007676:	e05c      	b.n	8007732 <USB_EPStartXfer+0x16e2>
 8007678:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10c      	bne.n	800769a <USB_EPStartXfer+0x164a>
 8007680:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007684:	881b      	ldrh	r3, [r3, #0]
 8007686:	b29b      	uxth	r3, r3
 8007688:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800768c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007690:	b29a      	uxth	r2, r3
 8007692:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007696:	801a      	strh	r2, [r3, #0]
 8007698:	e04b      	b.n	8007732 <USB_EPStartXfer+0x16e2>
 800769a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800769e:	085b      	lsrs	r3, r3, #1
 80076a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076a8:	f003 0301 	and.w	r3, r3, #1
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d004      	beq.n	80076ba <USB_EPStartXfer+0x166a>
 80076b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076b4:	3301      	adds	r3, #1
 80076b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076be:	881b      	ldrh	r3, [r3, #0]
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	029b      	lsls	r3, r3, #10
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	4313      	orrs	r3, r2
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076d4:	801a      	strh	r2, [r3, #0]
 80076d6:	e02c      	b.n	8007732 <USB_EPStartXfer+0x16e2>
 80076d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	785b      	ldrb	r3, [r3, #1]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d124      	bne.n	8007732 <USB_EPStartXfer+0x16e2>
 80076e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	461a      	mov	r2, r3
 80076fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80076fe:	4413      	add	r3, r2
 8007700:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007704:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007708:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	011a      	lsls	r2, r3, #4
 8007712:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007716:	4413      	add	r3, r2
 8007718:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800771c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007724:	b29a      	uxth	r2, r3
 8007726:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800772a:	801a      	strh	r2, [r3, #0]
 800772c:	e001      	b.n	8007732 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e03a      	b.n	80077a8 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007732:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007736:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800773a:	681a      	ldr	r2, [r3, #0]
 800773c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007740:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	009b      	lsls	r3, r3, #2
 800774a:	4413      	add	r3, r2
 800774c:	881b      	ldrh	r3, [r3, #0]
 800774e:	b29b      	uxth	r3, r3
 8007750:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007754:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007758:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800775c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007760:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007764:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007768:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800776c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007770:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8007774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007778:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007782:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	441a      	add	r2, r3
 800778e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8007792:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007796:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800779a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800779e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}

080077b2 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80077b2:	b480      	push	{r7}
 80077b4:	b085      	sub	sp, #20
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
 80077ba:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	785b      	ldrb	r3, [r3, #1]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d020      	beq.n	8007806 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	781b      	ldrb	r3, [r3, #0]
 80077ca:	009b      	lsls	r3, r3, #2
 80077cc:	4413      	add	r3, r2
 80077ce:	881b      	ldrh	r3, [r3, #0]
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077da:	81bb      	strh	r3, [r7, #12]
 80077dc:	89bb      	ldrh	r3, [r7, #12]
 80077de:	f083 0310 	eor.w	r3, r3, #16
 80077e2:	81bb      	strh	r3, [r7, #12]
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	781b      	ldrb	r3, [r3, #0]
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	441a      	add	r2, r3
 80077ee:	89bb      	ldrh	r3, [r7, #12]
 80077f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80077f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80077fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007800:	b29b      	uxth	r3, r3
 8007802:	8013      	strh	r3, [r2, #0]
 8007804:	e01f      	b.n	8007846 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	009b      	lsls	r3, r3, #2
 800780e:	4413      	add	r3, r2
 8007810:	881b      	ldrh	r3, [r3, #0]
 8007812:	b29b      	uxth	r3, r3
 8007814:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800781c:	81fb      	strh	r3, [r7, #14]
 800781e:	89fb      	ldrh	r3, [r7, #14]
 8007820:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007824:	81fb      	strh	r3, [r7, #14]
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	441a      	add	r2, r3
 8007830:	89fb      	ldrh	r3, [r7, #14]
 8007832:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007836:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800783a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800783e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007842:	b29b      	uxth	r3, r3
 8007844:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007846:	2300      	movs	r3, #0
}
 8007848:	4618      	mov	r0, r3
 800784a:	3714      	adds	r7, #20
 800784c:	46bd      	mov	sp, r7
 800784e:	bc80      	pop	{r7}
 8007850:	4770      	bx	lr

08007852 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007852:	b480      	push	{r7}
 8007854:	b087      	sub	sp, #28
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
 800785a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	7b1b      	ldrb	r3, [r3, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	f040 809d 	bne.w	80079a0 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	785b      	ldrb	r3, [r3, #1]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d04c      	beq.n	8007908 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	4413      	add	r3, r2
 8007878:	881b      	ldrh	r3, [r3, #0]
 800787a:	823b      	strh	r3, [r7, #16]
 800787c:	8a3b      	ldrh	r3, [r7, #16]
 800787e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007882:	2b00      	cmp	r3, #0
 8007884:	d01b      	beq.n	80078be <USB_EPClearStall+0x6c>
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	781b      	ldrb	r3, [r3, #0]
 800788c:	009b      	lsls	r3, r3, #2
 800788e:	4413      	add	r3, r2
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	b29b      	uxth	r3, r3
 8007894:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007898:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800789c:	81fb      	strh	r3, [r7, #14]
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	781b      	ldrb	r3, [r3, #0]
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	441a      	add	r2, r3
 80078a8:	89fb      	ldrh	r3, [r7, #14]
 80078aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	78db      	ldrb	r3, [r3, #3]
 80078c2:	2b01      	cmp	r3, #1
 80078c4:	d06c      	beq.n	80079a0 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	781b      	ldrb	r3, [r3, #0]
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	4413      	add	r3, r2
 80078d0:	881b      	ldrh	r3, [r3, #0]
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078d8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078dc:	81bb      	strh	r3, [r7, #12]
 80078de:	89bb      	ldrh	r3, [r7, #12]
 80078e0:	f083 0320 	eor.w	r3, r3, #32
 80078e4:	81bb      	strh	r3, [r7, #12]
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	781b      	ldrb	r3, [r3, #0]
 80078ec:	009b      	lsls	r3, r3, #2
 80078ee:	441a      	add	r2, r3
 80078f0:	89bb      	ldrh	r3, [r7, #12]
 80078f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007902:	b29b      	uxth	r3, r3
 8007904:	8013      	strh	r3, [r2, #0]
 8007906:	e04b      	b.n	80079a0 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	009b      	lsls	r3, r3, #2
 8007910:	4413      	add	r3, r2
 8007912:	881b      	ldrh	r3, [r3, #0]
 8007914:	82fb      	strh	r3, [r7, #22]
 8007916:	8afb      	ldrh	r3, [r7, #22]
 8007918:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800791c:	2b00      	cmp	r3, #0
 800791e:	d01b      	beq.n	8007958 <USB_EPClearStall+0x106>
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	009b      	lsls	r3, r3, #2
 8007928:	4413      	add	r3, r2
 800792a:	881b      	ldrh	r3, [r3, #0]
 800792c:	b29b      	uxth	r3, r3
 800792e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007936:	82bb      	strh	r3, [r7, #20]
 8007938:	687a      	ldr	r2, [r7, #4]
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	009b      	lsls	r3, r3, #2
 8007940:	441a      	add	r2, r3
 8007942:	8abb      	ldrh	r3, [r7, #20]
 8007944:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007948:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800794c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007954:	b29b      	uxth	r3, r3
 8007956:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	781b      	ldrb	r3, [r3, #0]
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	4413      	add	r3, r2
 8007962:	881b      	ldrh	r3, [r3, #0]
 8007964:	b29b      	uxth	r3, r3
 8007966:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800796a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800796e:	827b      	strh	r3, [r7, #18]
 8007970:	8a7b      	ldrh	r3, [r7, #18]
 8007972:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007976:	827b      	strh	r3, [r7, #18]
 8007978:	8a7b      	ldrh	r3, [r7, #18]
 800797a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800797e:	827b      	strh	r3, [r7, #18]
 8007980:	687a      	ldr	r2, [r7, #4]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	781b      	ldrb	r3, [r3, #0]
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	441a      	add	r2, r3
 800798a:	8a7b      	ldrh	r3, [r7, #18]
 800798c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007990:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007994:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007998:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800799c:	b29b      	uxth	r3, r3
 800799e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	371c      	adds	r7, #28
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bc80      	pop	{r7}
 80079aa:	4770      	bx	lr

080079ac <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
 80079b4:	460b      	mov	r3, r1
 80079b6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80079b8:	78fb      	ldrb	r3, [r7, #3]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d103      	bne.n	80079c6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2280      	movs	r2, #128	@ 0x80
 80079c2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bc80      	pop	{r7}
 80079d0:	4770      	bx	lr

080079d2 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80079d2:	b480      	push	{r7}
 80079d4:	b083      	sub	sp, #12
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	370c      	adds	r7, #12
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr

080079e6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b083      	sub	sp, #12
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bc80      	pop	{r7}
 80079f8:	4770      	bx	lr

080079fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80079fa:	b480      	push	{r7}
 80079fc:	b085      	sub	sp, #20
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3714      	adds	r7, #20
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bc80      	pop	{r7}
 8007a16:	4770      	bx	lr

08007a18 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr

08007a2e <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b08b      	sub	sp, #44	@ 0x2c
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	4611      	mov	r1, r2
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	80fb      	strh	r3, [r7, #6]
 8007a40:	4613      	mov	r3, r2
 8007a42:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007a44:	88bb      	ldrh	r3, [r7, #4]
 8007a46:	3301      	adds	r3, #1
 8007a48:	085b      	lsrs	r3, r3, #1
 8007a4a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007a54:	88fb      	ldrh	r3, [r7, #6]
 8007a56:	005a      	lsls	r2, r3, #1
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a60:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007a62:	69bb      	ldr	r3, [r7, #24]
 8007a64:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a66:	e01f      	b.n	8007aa8 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8007a68:	69fb      	ldr	r3, [r7, #28]
 8007a6a:	781b      	ldrb	r3, [r3, #0]
 8007a6c:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	3301      	adds	r3, #1
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	b21b      	sxth	r3, r3
 8007a76:	021b      	lsls	r3, r3, #8
 8007a78:	b21a      	sxth	r2, r3
 8007a7a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	b21b      	sxth	r3, r3
 8007a82:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8007a84:	6a3b      	ldr	r3, [r7, #32]
 8007a86:	8a7a      	ldrh	r2, [r7, #18]
 8007a88:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8007a8a:	6a3b      	ldr	r3, [r7, #32]
 8007a8c:	3302      	adds	r3, #2
 8007a8e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007a90:	6a3b      	ldr	r3, [r7, #32]
 8007a92:	3302      	adds	r3, #2
 8007a94:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 8007a96:	69fb      	ldr	r3, [r7, #28]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8007aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1dc      	bne.n	8007a68 <USB_WritePMA+0x3a>
  }
}
 8007aae:	bf00      	nop
 8007ab0:	bf00      	nop
 8007ab2:	372c      	adds	r7, #44	@ 0x2c
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bc80      	pop	{r7}
 8007ab8:	4770      	bx	lr

08007aba <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007aba:	b480      	push	{r7}
 8007abc:	b08b      	sub	sp, #44	@ 0x2c
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	60f8      	str	r0, [r7, #12]
 8007ac2:	60b9      	str	r1, [r7, #8]
 8007ac4:	4611      	mov	r1, r2
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	460b      	mov	r3, r1
 8007aca:	80fb      	strh	r3, [r7, #6]
 8007acc:	4613      	mov	r3, r2
 8007ace:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007ad0:	88bb      	ldrh	r3, [r7, #4]
 8007ad2:	085b      	lsrs	r3, r3, #1
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007ae0:	88fb      	ldrh	r3, [r7, #6]
 8007ae2:	005a      	lsls	r2, r3, #1
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	4413      	add	r3, r2
 8007ae8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007aec:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8007aee:	69bb      	ldr	r3, [r7, #24]
 8007af0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007af2:	e01b      	b.n	8007b2c <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007af4:	6a3b      	ldr	r3, [r7, #32]
 8007af6:	881b      	ldrh	r3, [r3, #0]
 8007af8:	b29b      	uxth	r3, r3
 8007afa:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8007afc:	6a3b      	ldr	r3, [r7, #32]
 8007afe:	3302      	adds	r3, #2
 8007b00:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	b2da      	uxtb	r2, r3
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	3301      	adds	r3, #1
 8007b0e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007b10:	693b      	ldr	r3, [r7, #16]
 8007b12:	0a1b      	lsrs	r3, r3, #8
 8007b14:	b2da      	uxtb	r2, r3
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007b20:	6a3b      	ldr	r3, [r7, #32]
 8007b22:	3302      	adds	r3, #2
 8007b24:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8007b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1e0      	bne.n	8007af4 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007b32:	88bb      	ldrh	r3, [r7, #4]
 8007b34:	f003 0301 	and.w	r3, r3, #1
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d007      	beq.n	8007b4e <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8007b3e:	6a3b      	ldr	r3, [r7, #32]
 8007b40:	881b      	ldrh	r3, [r3, #0]
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	b2da      	uxtb	r2, r3
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	701a      	strb	r2, [r3, #0]
  }
}
 8007b4e:	bf00      	nop
 8007b50:	372c      	adds	r7, #44	@ 0x2c
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bc80      	pop	{r7}
 8007b56:	4770      	bx	lr

08007b58 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	460b      	mov	r3, r1
 8007b62:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007b64:	2300      	movs	r3, #0
 8007b66:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	7c1b      	ldrb	r3, [r3, #16]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d115      	bne.n	8007b9c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007b70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b74:	2202      	movs	r2, #2
 8007b76:	2181      	movs	r1, #129	@ 0x81
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f001 fe2c 	bl	80097d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2201      	movs	r2, #1
 8007b82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007b84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007b88:	2202      	movs	r2, #2
 8007b8a:	2101      	movs	r1, #1
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f001 fe22 	bl	80097d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8007b9a:	e012      	b.n	8007bc2 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007b9c:	2340      	movs	r3, #64	@ 0x40
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	2181      	movs	r1, #129	@ 0x81
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f001 fe17 	bl	80097d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007bae:	2340      	movs	r3, #64	@ 0x40
 8007bb0:	2202      	movs	r2, #2
 8007bb2:	2101      	movs	r1, #1
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 fe0e 	bl	80097d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007bc2:	2308      	movs	r3, #8
 8007bc4:	2203      	movs	r2, #3
 8007bc6:	2182      	movs	r1, #130	@ 0x82
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f001 fe04 	bl	80097d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007bd4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007bd8:	f001 ff24 	bl	8009a24 <USBD_static_malloc>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d102      	bne.n	8007bf4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	73fb      	strb	r3, [r7, #15]
 8007bf2:	e026      	b.n	8007c42 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bfa:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	2200      	movs	r2, #0
 8007c12:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	7c1b      	ldrb	r3, [r3, #16]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d109      	bne.n	8007c32 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007c24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c28:	2101      	movs	r1, #1
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f001 fec4 	bl	80099b8 <USBD_LL_PrepareReceive>
 8007c30:	e007      	b.n	8007c42 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007c38:	2340      	movs	r3, #64	@ 0x40
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f001 febb 	bl	80099b8 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c44:	4618      	mov	r0, r3
 8007c46:	3710      	adds	r7, #16
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}

08007c4c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b084      	sub	sp, #16
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
 8007c54:	460b      	mov	r3, r1
 8007c56:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007c5c:	2181      	movs	r1, #129	@ 0x81
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f001 fddf 	bl	8009822 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007c6a:	2101      	movs	r1, #1
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f001 fdd8 	bl	8009822 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2200      	movs	r2, #0
 8007c76:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007c7a:	2182      	movs	r1, #130	@ 0x82
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f001 fdd0 	bl	8009822 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d00e      	beq.n	8007cb0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	f001 feca 	bl	8009a3c <USBD_static_free>
    pdev->pClassData = NULL;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b086      	sub	sp, #24
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
 8007cc2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cca:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d039      	beq.n	8007d58 <USBD_CDC_Setup+0x9e>
 8007ce4:	2b20      	cmp	r3, #32
 8007ce6:	d17f      	bne.n	8007de8 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	88db      	ldrh	r3, [r3, #6]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d029      	beq.n	8007d44 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	781b      	ldrb	r3, [r3, #0]
 8007cf4:	b25b      	sxtb	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	da11      	bge.n	8007d1e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	683a      	ldr	r2, [r7, #0]
 8007d04:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007d06:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007d08:	683a      	ldr	r2, [r7, #0]
 8007d0a:	88d2      	ldrh	r2, [r2, #6]
 8007d0c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007d0e:	6939      	ldr	r1, [r7, #16]
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	88db      	ldrh	r3, [r3, #6]
 8007d14:	461a      	mov	r2, r3
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f001 f9d6 	bl	80090c8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007d1c:	e06b      	b.n	8007df6 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	785a      	ldrb	r2, [r3, #1]
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	88db      	ldrh	r3, [r3, #6]
 8007d2c:	b2da      	uxtb	r2, r3
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007d34:	6939      	ldr	r1, [r7, #16]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	88db      	ldrh	r3, [r3, #6]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f001 f9f1 	bl	8009124 <USBD_CtlPrepareRx>
      break;
 8007d42:	e058      	b.n	8007df6 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d4a:	689b      	ldr	r3, [r3, #8]
 8007d4c:	683a      	ldr	r2, [r7, #0]
 8007d4e:	7850      	ldrb	r0, [r2, #1]
 8007d50:	2200      	movs	r2, #0
 8007d52:	6839      	ldr	r1, [r7, #0]
 8007d54:	4798      	blx	r3
      break;
 8007d56:	e04e      	b.n	8007df6 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	785b      	ldrb	r3, [r3, #1]
 8007d5c:	2b0b      	cmp	r3, #11
 8007d5e:	d02e      	beq.n	8007dbe <USBD_CDC_Setup+0x104>
 8007d60:	2b0b      	cmp	r3, #11
 8007d62:	dc38      	bgt.n	8007dd6 <USBD_CDC_Setup+0x11c>
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <USBD_CDC_Setup+0xb4>
 8007d68:	2b0a      	cmp	r3, #10
 8007d6a:	d014      	beq.n	8007d96 <USBD_CDC_Setup+0xdc>
 8007d6c:	e033      	b.n	8007dd6 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d74:	2b03      	cmp	r3, #3
 8007d76:	d107      	bne.n	8007d88 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007d78:	f107 030c 	add.w	r3, r7, #12
 8007d7c:	2202      	movs	r2, #2
 8007d7e:	4619      	mov	r1, r3
 8007d80:	6878      	ldr	r0, [r7, #4]
 8007d82:	f001 f9a1 	bl	80090c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007d86:	e02e      	b.n	8007de6 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007d88:	6839      	ldr	r1, [r7, #0]
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f001 f932 	bl	8008ff4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007d90:	2302      	movs	r3, #2
 8007d92:	75fb      	strb	r3, [r7, #23]
          break;
 8007d94:	e027      	b.n	8007de6 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d9c:	2b03      	cmp	r3, #3
 8007d9e:	d107      	bne.n	8007db0 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007da0:	f107 030f 	add.w	r3, r7, #15
 8007da4:	2201      	movs	r2, #1
 8007da6:	4619      	mov	r1, r3
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f001 f98d 	bl	80090c8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007dae:	e01a      	b.n	8007de6 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007db0:	6839      	ldr	r1, [r7, #0]
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f001 f91e 	bl	8008ff4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007db8:	2302      	movs	r3, #2
 8007dba:	75fb      	strb	r3, [r7, #23]
          break;
 8007dbc:	e013      	b.n	8007de6 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dc4:	2b03      	cmp	r3, #3
 8007dc6:	d00d      	beq.n	8007de4 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007dc8:	6839      	ldr	r1, [r7, #0]
 8007dca:	6878      	ldr	r0, [r7, #4]
 8007dcc:	f001 f912 	bl	8008ff4 <USBD_CtlError>
            ret = USBD_FAIL;
 8007dd0:	2302      	movs	r3, #2
 8007dd2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007dd4:	e006      	b.n	8007de4 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007dd6:	6839      	ldr	r1, [r7, #0]
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f001 f90b 	bl	8008ff4 <USBD_CtlError>
          ret = USBD_FAIL;
 8007dde:	2302      	movs	r3, #2
 8007de0:	75fb      	strb	r3, [r7, #23]
          break;
 8007de2:	e000      	b.n	8007de6 <USBD_CDC_Setup+0x12c>
          break;
 8007de4:	bf00      	nop
      }
      break;
 8007de6:	e006      	b.n	8007df6 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007de8:	6839      	ldr	r1, [r7, #0]
 8007dea:	6878      	ldr	r0, [r7, #4]
 8007dec:	f001 f902 	bl	8008ff4 <USBD_CtlError>
      ret = USBD_FAIL;
 8007df0:	2302      	movs	r3, #2
 8007df2:	75fb      	strb	r3, [r7, #23]
      break;
 8007df4:	bf00      	nop
  }

  return ret;
 8007df6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3718      	adds	r7, #24
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
 8007e08:	460b      	mov	r3, r1
 8007e0a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e12:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007e1a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d03a      	beq.n	8007e9c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007e26:	78fa      	ldrb	r2, [r7, #3]
 8007e28:	6879      	ldr	r1, [r7, #4]
 8007e2a:	4613      	mov	r3, r2
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	4413      	add	r3, r2
 8007e30:	009b      	lsls	r3, r3, #2
 8007e32:	440b      	add	r3, r1
 8007e34:	331c      	adds	r3, #28
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d029      	beq.n	8007e90 <USBD_CDC_DataIn+0x90>
 8007e3c:	78fa      	ldrb	r2, [r7, #3]
 8007e3e:	6879      	ldr	r1, [r7, #4]
 8007e40:	4613      	mov	r3, r2
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	4413      	add	r3, r2
 8007e46:	009b      	lsls	r3, r3, #2
 8007e48:	440b      	add	r3, r1
 8007e4a:	331c      	adds	r3, #28
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	78f9      	ldrb	r1, [r7, #3]
 8007e50:	68b8      	ldr	r0, [r7, #8]
 8007e52:	460b      	mov	r3, r1
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	440b      	add	r3, r1
 8007e58:	00db      	lsls	r3, r3, #3
 8007e5a:	4403      	add	r3, r0
 8007e5c:	3338      	adds	r3, #56	@ 0x38
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	fbb2 f1f3 	udiv	r1, r2, r3
 8007e64:	fb01 f303 	mul.w	r3, r1, r3
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d110      	bne.n	8007e90 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007e6e:	78fa      	ldrb	r2, [r7, #3]
 8007e70:	6879      	ldr	r1, [r7, #4]
 8007e72:	4613      	mov	r3, r2
 8007e74:	009b      	lsls	r3, r3, #2
 8007e76:	4413      	add	r3, r2
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	440b      	add	r3, r1
 8007e7c:	331c      	adds	r3, #28
 8007e7e:	2200      	movs	r2, #0
 8007e80:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007e82:	78f9      	ldrb	r1, [r7, #3]
 8007e84:	2300      	movs	r3, #0
 8007e86:	2200      	movs	r2, #0
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f001 fd72 	bl	8009972 <USBD_LL_Transmit>
 8007e8e:	e003      	b.n	8007e98 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2200      	movs	r2, #0
 8007e94:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	e000      	b.n	8007e9e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007e9c:	2302      	movs	r3, #2
  }
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b084      	sub	sp, #16
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6078      	str	r0, [r7, #4]
 8007eae:	460b      	mov	r3, r1
 8007eb0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eb8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f001 fd9d 	bl	80099fe <USBD_LL_GetRxDataSize>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d00d      	beq.n	8007ef2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007edc:	68db      	ldr	r3, [r3, #12]
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007ee4:	68fa      	ldr	r2, [r7, #12]
 8007ee6:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007eea:	4611      	mov	r1, r2
 8007eec:	4798      	blx	r3

    return USBD_OK;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	e000      	b.n	8007ef4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007ef2:	2302      	movs	r3, #2
  }
}
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	3710      	adds	r7, #16
 8007ef8:	46bd      	mov	sp, r7
 8007efa:	bd80      	pop	{r7, pc}

08007efc <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f0a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d014      	beq.n	8007f40 <USBD_CDC_EP0_RxReady+0x44>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007f1c:	2bff      	cmp	r3, #255	@ 0xff
 8007f1e:	d00f      	beq.n	8007f40 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007f2e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007f30:	68fa      	ldr	r2, [r7, #12]
 8007f32:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007f36:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	22ff      	movs	r2, #255	@ 0xff
 8007f3c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3710      	adds	r7, #16
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}
	...

08007f4c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007f4c:	b480      	push	{r7}
 8007f4e:	b083      	sub	sp, #12
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2243      	movs	r2, #67	@ 0x43
 8007f58:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007f5a:	4b03      	ldr	r3, [pc, #12]	@ (8007f68 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	370c      	adds	r7, #12
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bc80      	pop	{r7}
 8007f64:	4770      	bx	lr
 8007f66:	bf00      	nop
 8007f68:	20000098 	.word	0x20000098

08007f6c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2243      	movs	r2, #67	@ 0x43
 8007f78:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007f7a:	4b03      	ldr	r3, [pc, #12]	@ (8007f88 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bc80      	pop	{r7}
 8007f84:	4770      	bx	lr
 8007f86:	bf00      	nop
 8007f88:	20000054 	.word	0x20000054

08007f8c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2243      	movs	r2, #67	@ 0x43
 8007f98:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007f9a:	4b03      	ldr	r3, [pc, #12]	@ (8007fa8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bc80      	pop	{r7}
 8007fa4:	4770      	bx	lr
 8007fa6:	bf00      	nop
 8007fa8:	200000dc 	.word	0x200000dc

08007fac <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	220a      	movs	r2, #10
 8007fb8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007fba:	4b03      	ldr	r3, [pc, #12]	@ (8007fc8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	20000010 	.word	0x20000010

08007fcc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007fd6:	2302      	movs	r3, #2
 8007fd8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d005      	beq.n	8007fec <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	683a      	ldr	r2, [r7, #0]
 8007fe4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3714      	adds	r7, #20
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bc80      	pop	{r7}
 8007ff6:	4770      	bx	lr

08007ff8 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b087      	sub	sp, #28
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	60f8      	str	r0, [r7, #12]
 8008000:	60b9      	str	r1, [r7, #8]
 8008002:	4613      	mov	r3, r2
 8008004:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800800c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800800e:	697b      	ldr	r3, [r7, #20]
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008016:	88fa      	ldrh	r2, [r7, #6]
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	371c      	adds	r7, #28
 8008024:	46bd      	mov	sp, r7
 8008026:	bc80      	pop	{r7}
 8008028:	4770      	bx	lr

0800802a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800802a:	b480      	push	{r7}
 800802c:	b085      	sub	sp, #20
 800802e:	af00      	add	r7, sp, #0
 8008030:	6078      	str	r0, [r7, #4]
 8008032:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800803a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	683a      	ldr	r2, [r7, #0]
 8008040:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008044:	2300      	movs	r3, #0
}
 8008046:	4618      	mov	r0, r3
 8008048:	3714      	adds	r7, #20
 800804a:	46bd      	mov	sp, r7
 800804c:	bc80      	pop	{r7}
 800804e:	4770      	bx	lr

08008050 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800805e:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008066:	2b00      	cmp	r3, #0
 8008068:	d017      	beq.n	800809a <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	7c1b      	ldrb	r3, [r3, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d109      	bne.n	8008086 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008078:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800807c:	2101      	movs	r1, #1
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f001 fc9a 	bl	80099b8 <USBD_LL_PrepareReceive>
 8008084:	e007      	b.n	8008096 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800808c:	2340      	movs	r3, #64	@ 0x40
 800808e:	2101      	movs	r1, #1
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f001 fc91 	bl	80099b8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008096:	2300      	movs	r3, #0
 8008098:	e000      	b.n	800809c <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800809a:	2302      	movs	r3, #2
  }
}
 800809c:	4618      	mov	r0, r3
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b084      	sub	sp, #16
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	60f8      	str	r0, [r7, #12]
 80080ac:	60b9      	str	r1, [r7, #8]
 80080ae:	4613      	mov	r3, r2
 80080b0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d101      	bne.n	80080bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80080b8:	2302      	movs	r3, #2
 80080ba:	e01a      	b.n	80080f2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d003      	beq.n	80080ce <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d003      	beq.n	80080dc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	68ba      	ldr	r2, [r7, #8]
 80080d8:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2201      	movs	r2, #1
 80080e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	79fa      	ldrb	r2, [r7, #7]
 80080e8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80080ea:	68f8      	ldr	r0, [r7, #12]
 80080ec:	f001 fafe 	bl	80096ec <USBD_LL_Init>

  return USBD_OK;
 80080f0:	2300      	movs	r3, #0
}
 80080f2:	4618      	mov	r0, r3
 80080f4:	3710      	adds	r7, #16
 80080f6:	46bd      	mov	sp, r7
 80080f8:	bd80      	pop	{r7, pc}

080080fa <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80080fa:	b480      	push	{r7}
 80080fc:	b085      	sub	sp, #20
 80080fe:	af00      	add	r7, sp, #0
 8008100:	6078      	str	r0, [r7, #4]
 8008102:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008104:	2300      	movs	r3, #0
 8008106:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d006      	beq.n	800811c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	683a      	ldr	r2, [r7, #0]
 8008112:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008116:	2300      	movs	r3, #0
 8008118:	73fb      	strb	r3, [r7, #15]
 800811a:	e001      	b.n	8008120 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800811c:	2302      	movs	r3, #2
 800811e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008120:	7bfb      	ldrb	r3, [r7, #15]
}
 8008122:	4618      	mov	r0, r3
 8008124:	3714      	adds	r7, #20
 8008126:	46bd      	mov	sp, r7
 8008128:	bc80      	pop	{r7}
 800812a:	4770      	bx	lr

0800812c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b082      	sub	sp, #8
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	f001 fb33 	bl	80097a0 <USBD_LL_Start>

  return USBD_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}

08008144 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	370c      	adds	r7, #12
 8008152:	46bd      	mov	sp, r7
 8008154:	bc80      	pop	{r7}
 8008156:	4770      	bx	lr

08008158 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	460b      	mov	r3, r1
 8008162:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008164:	2302      	movs	r3, #2
 8008166:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800816e:	2b00      	cmp	r3, #0
 8008170:	d00c      	beq.n	800818c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	78fa      	ldrb	r2, [r7, #3]
 800817c:	4611      	mov	r1, r2
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	4798      	blx	r3
 8008182:	4603      	mov	r3, r0
 8008184:	2b00      	cmp	r3, #0
 8008186:	d101      	bne.n	800818c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008188:	2300      	movs	r3, #0
 800818a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800818c:	7bfb      	ldrb	r3, [r7, #15]
}
 800818e:	4618      	mov	r0, r3
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b082      	sub	sp, #8
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
 800819e:	460b      	mov	r3, r1
 80081a0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081a8:	685b      	ldr	r3, [r3, #4]
 80081aa:	78fa      	ldrb	r2, [r7, #3]
 80081ac:	4611      	mov	r1, r2
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	4798      	blx	r3

  return USBD_OK;
 80081b2:	2300      	movs	r3, #0
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3708      	adds	r7, #8
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b082      	sub	sp, #8
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80081cc:	6839      	ldr	r1, [r7, #0]
 80081ce:	4618      	mov	r0, r3
 80081d0:	f000 fed7 	bl	8008f82 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80081e2:	461a      	mov	r2, r3
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80081f0:	f003 031f 	and.w	r3, r3, #31
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d016      	beq.n	8008226 <USBD_LL_SetupStage+0x6a>
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d81c      	bhi.n	8008236 <USBD_LL_SetupStage+0x7a>
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d002      	beq.n	8008206 <USBD_LL_SetupStage+0x4a>
 8008200:	2b01      	cmp	r3, #1
 8008202:	d008      	beq.n	8008216 <USBD_LL_SetupStage+0x5a>
 8008204:	e017      	b.n	8008236 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800820c:	4619      	mov	r1, r3
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 f9ca 	bl	80085a8 <USBD_StdDevReq>
      break;
 8008214:	e01a      	b.n	800824c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800821c:	4619      	mov	r1, r3
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fa2c 	bl	800867c <USBD_StdItfReq>
      break;
 8008224:	e012      	b.n	800824c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 800822c:	4619      	mov	r1, r3
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 fa6c 	bl	800870c <USBD_StdEPReq>
      break;
 8008234:	e00a      	b.n	800824c <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 800823c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008240:	b2db      	uxtb	r3, r3
 8008242:	4619      	mov	r1, r3
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f001 fb0b 	bl	8009860 <USBD_LL_StallEP>
      break;
 800824a:	bf00      	nop
  }

  return USBD_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	4618      	mov	r0, r3
 8008250:	3708      	adds	r7, #8
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}

08008256 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008256:	b580      	push	{r7, lr}
 8008258:	b086      	sub	sp, #24
 800825a:	af00      	add	r7, sp, #0
 800825c:	60f8      	str	r0, [r7, #12]
 800825e:	460b      	mov	r3, r1
 8008260:	607a      	str	r2, [r7, #4]
 8008262:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008264:	7afb      	ldrb	r3, [r7, #11]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d14b      	bne.n	8008302 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008270:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008278:	2b03      	cmp	r3, #3
 800827a:	d134      	bne.n	80082e6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	68da      	ldr	r2, [r3, #12]
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	429a      	cmp	r2, r3
 8008286:	d919      	bls.n	80082bc <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	68da      	ldr	r2, [r3, #12]
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	691b      	ldr	r3, [r3, #16]
 8008290:	1ad2      	subs	r2, r2, r3
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	68da      	ldr	r2, [r3, #12]
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800829e:	429a      	cmp	r2, r3
 80082a0:	d203      	bcs.n	80082aa <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	e002      	b.n	80082b0 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	461a      	mov	r2, r3
 80082b2:	6879      	ldr	r1, [r7, #4]
 80082b4:	68f8      	ldr	r0, [r7, #12]
 80082b6:	f000 ff53 	bl	8009160 <USBD_CtlContinueRx>
 80082ba:	e038      	b.n	800832e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d00a      	beq.n	80082de <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80082ce:	2b03      	cmp	r3, #3
 80082d0:	d105      	bne.n	80082de <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80082de:	68f8      	ldr	r0, [r7, #12]
 80082e0:	f000 ff50 	bl	8009184 <USBD_CtlSendStatus>
 80082e4:	e023      	b.n	800832e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082ec:	2b05      	cmp	r3, #5
 80082ee:	d11e      	bne.n	800832e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80082f8:	2100      	movs	r1, #0
 80082fa:	68f8      	ldr	r0, [r7, #12]
 80082fc:	f001 fab0 	bl	8009860 <USBD_LL_StallEP>
 8008300:	e015      	b.n	800832e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008308:	699b      	ldr	r3, [r3, #24]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00d      	beq.n	800832a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008314:	2b03      	cmp	r3, #3
 8008316:	d108      	bne.n	800832a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800831e:	699b      	ldr	r3, [r3, #24]
 8008320:	7afa      	ldrb	r2, [r7, #11]
 8008322:	4611      	mov	r1, r2
 8008324:	68f8      	ldr	r0, [r7, #12]
 8008326:	4798      	blx	r3
 8008328:	e001      	b.n	800832e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800832a:	2302      	movs	r3, #2
 800832c:	e000      	b.n	8008330 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	3718      	adds	r7, #24
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b086      	sub	sp, #24
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	460b      	mov	r3, r1
 8008342:	607a      	str	r2, [r7, #4]
 8008344:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008346:	7afb      	ldrb	r3, [r7, #11]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d17f      	bne.n	800844c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	3314      	adds	r3, #20
 8008350:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008358:	2b02      	cmp	r3, #2
 800835a:	d15c      	bne.n	8008416 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	68da      	ldr	r2, [r3, #12]
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	691b      	ldr	r3, [r3, #16]
 8008364:	429a      	cmp	r2, r3
 8008366:	d915      	bls.n	8008394 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	68da      	ldr	r2, [r3, #12]
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	1ad2      	subs	r2, r2, r3
 8008372:	697b      	ldr	r3, [r7, #20]
 8008374:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	b29b      	uxth	r3, r3
 800837c:	461a      	mov	r2, r3
 800837e:	6879      	ldr	r1, [r7, #4]
 8008380:	68f8      	ldr	r0, [r7, #12]
 8008382:	f000 febd 	bl	8009100 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008386:	2300      	movs	r3, #0
 8008388:	2200      	movs	r2, #0
 800838a:	2100      	movs	r1, #0
 800838c:	68f8      	ldr	r0, [r7, #12]
 800838e:	f001 fb13 	bl	80099b8 <USBD_LL_PrepareReceive>
 8008392:	e04e      	b.n	8008432 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	697a      	ldr	r2, [r7, #20]
 800839a:	6912      	ldr	r2, [r2, #16]
 800839c:	fbb3 f1f2 	udiv	r1, r3, r2
 80083a0:	fb01 f202 	mul.w	r2, r1, r2
 80083a4:	1a9b      	subs	r3, r3, r2
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d11c      	bne.n	80083e4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	689a      	ldr	r2, [r3, #8]
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d316      	bcc.n	80083e4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	689a      	ldr	r2, [r3, #8]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d20f      	bcs.n	80083e4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80083c4:	2200      	movs	r2, #0
 80083c6:	2100      	movs	r1, #0
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f000 fe99 	bl	8009100 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2200      	movs	r2, #0
 80083d2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80083d6:	2300      	movs	r3, #0
 80083d8:	2200      	movs	r2, #0
 80083da:	2100      	movs	r1, #0
 80083dc:	68f8      	ldr	r0, [r7, #12]
 80083de:	f001 faeb 	bl	80099b8 <USBD_LL_PrepareReceive>
 80083e2:	e026      	b.n	8008432 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083ea:	68db      	ldr	r3, [r3, #12]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00a      	beq.n	8008406 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80083f6:	2b03      	cmp	r3, #3
 80083f8:	d105      	bne.n	8008406 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008406:	2180      	movs	r1, #128	@ 0x80
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f001 fa29 	bl	8009860 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800840e:	68f8      	ldr	r0, [r7, #12]
 8008410:	f000 fecb 	bl	80091aa <USBD_CtlReceiveStatus>
 8008414:	e00d      	b.n	8008432 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800841c:	2b04      	cmp	r3, #4
 800841e:	d004      	beq.n	800842a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008426:	2b00      	cmp	r3, #0
 8008428:	d103      	bne.n	8008432 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800842a:	2180      	movs	r1, #128	@ 0x80
 800842c:	68f8      	ldr	r0, [r7, #12]
 800842e:	f001 fa17 	bl	8009860 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008438:	2b01      	cmp	r3, #1
 800843a:	d11d      	bne.n	8008478 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f7ff fe81 	bl	8008144 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2200      	movs	r2, #0
 8008446:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800844a:	e015      	b.n	8008478 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008452:	695b      	ldr	r3, [r3, #20]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d00d      	beq.n	8008474 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800845e:	2b03      	cmp	r3, #3
 8008460:	d108      	bne.n	8008474 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	7afa      	ldrb	r2, [r7, #11]
 800846c:	4611      	mov	r1, r2
 800846e:	68f8      	ldr	r0, [r7, #12]
 8008470:	4798      	blx	r3
 8008472:	e001      	b.n	8008478 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008474:	2302      	movs	r3, #2
 8008476:	e000      	b.n	800847a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3718      	adds	r7, #24
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}

08008482 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008482:	b580      	push	{r7, lr}
 8008484:	b082      	sub	sp, #8
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800848a:	2340      	movs	r3, #64	@ 0x40
 800848c:	2200      	movs	r2, #0
 800848e:	2100      	movs	r1, #0
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f001 f9a0 	bl	80097d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2201      	movs	r2, #1
 800849a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2240      	movs	r2, #64	@ 0x40
 80084a2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80084a6:	2340      	movs	r3, #64	@ 0x40
 80084a8:	2200      	movs	r2, #0
 80084aa:	2180      	movs	r1, #128	@ 0x80
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f001 f992 	bl	80097d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2201      	movs	r2, #1
 80084b6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2240      	movs	r2, #64	@ 0x40
 80084bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2200      	movs	r2, #0
 80084ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d009      	beq.n	80084fa <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	6852      	ldr	r2, [r2, #4]
 80084f2:	b2d2      	uxtb	r2, r2
 80084f4:	4611      	mov	r1, r2
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	4798      	blx	r3
  }

  return USBD_OK;
 80084fa:	2300      	movs	r3, #0
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	3708      	adds	r7, #8
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}

08008504 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008504:	b480      	push	{r7}
 8008506:	b083      	sub	sp, #12
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	460b      	mov	r3, r1
 800850e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	78fa      	ldrb	r2, [r7, #3]
 8008514:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	bc80      	pop	{r7}
 8008520:	4770      	bx	lr

08008522 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008522:	b480      	push	{r7}
 8008524:	b083      	sub	sp, #12
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2204      	movs	r2, #4
 800853a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	bc80      	pop	{r7}
 8008548:	4770      	bx	lr

0800854a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800854a:	b480      	push	{r7}
 800854c:	b083      	sub	sp, #12
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008558:	2b04      	cmp	r3, #4
 800855a:	d105      	bne.n	8008568 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008568:	2300      	movs	r3, #0
}
 800856a:	4618      	mov	r0, r3
 800856c:	370c      	adds	r7, #12
 800856e:	46bd      	mov	sp, r7
 8008570:	bc80      	pop	{r7}
 8008572:	4770      	bx	lr

08008574 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b082      	sub	sp, #8
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008582:	2b03      	cmp	r3, #3
 8008584:	d10b      	bne.n	800859e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800858c:	69db      	ldr	r3, [r3, #28]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d005      	beq.n	800859e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008598:	69db      	ldr	r3, [r3, #28]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3708      	adds	r7, #8
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bd80      	pop	{r7, pc}

080085a8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085be:	2b40      	cmp	r3, #64	@ 0x40
 80085c0:	d005      	beq.n	80085ce <USBD_StdDevReq+0x26>
 80085c2:	2b40      	cmp	r3, #64	@ 0x40
 80085c4:	d84f      	bhi.n	8008666 <USBD_StdDevReq+0xbe>
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d009      	beq.n	80085de <USBD_StdDevReq+0x36>
 80085ca:	2b20      	cmp	r3, #32
 80085cc:	d14b      	bne.n	8008666 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	6839      	ldr	r1, [r7, #0]
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	4798      	blx	r3
      break;
 80085dc:	e048      	b.n	8008670 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	785b      	ldrb	r3, [r3, #1]
 80085e2:	2b09      	cmp	r3, #9
 80085e4:	d839      	bhi.n	800865a <USBD_StdDevReq+0xb2>
 80085e6:	a201      	add	r2, pc, #4	@ (adr r2, 80085ec <USBD_StdDevReq+0x44>)
 80085e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ec:	0800863d 	.word	0x0800863d
 80085f0:	08008651 	.word	0x08008651
 80085f4:	0800865b 	.word	0x0800865b
 80085f8:	08008647 	.word	0x08008647
 80085fc:	0800865b 	.word	0x0800865b
 8008600:	0800861f 	.word	0x0800861f
 8008604:	08008615 	.word	0x08008615
 8008608:	0800865b 	.word	0x0800865b
 800860c:	08008633 	.word	0x08008633
 8008610:	08008629 	.word	0x08008629
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008614:	6839      	ldr	r1, [r7, #0]
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f9dc 	bl	80089d4 <USBD_GetDescriptor>
          break;
 800861c:	e022      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800861e:	6839      	ldr	r1, [r7, #0]
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fb3f 	bl	8008ca4 <USBD_SetAddress>
          break;
 8008626:	e01d      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008628:	6839      	ldr	r1, [r7, #0]
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fb7e 	bl	8008d2c <USBD_SetConfig>
          break;
 8008630:	e018      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 fc07 	bl	8008e48 <USBD_GetConfig>
          break;
 800863a:	e013      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800863c:	6839      	ldr	r1, [r7, #0]
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 fc37 	bl	8008eb2 <USBD_GetStatus>
          break;
 8008644:	e00e      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008646:	6839      	ldr	r1, [r7, #0]
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fc65 	bl	8008f18 <USBD_SetFeature>
          break;
 800864e:	e009      	b.n	8008664 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008650:	6839      	ldr	r1, [r7, #0]
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 fc74 	bl	8008f40 <USBD_ClrFeature>
          break;
 8008658:	e004      	b.n	8008664 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800865a:	6839      	ldr	r1, [r7, #0]
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fcc9 	bl	8008ff4 <USBD_CtlError>
          break;
 8008662:	bf00      	nop
      }
      break;
 8008664:	e004      	b.n	8008670 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008666:	6839      	ldr	r1, [r7, #0]
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 fcc3 	bl	8008ff4 <USBD_CtlError>
      break;
 800866e:	bf00      	nop
  }

  return ret;
 8008670:	7bfb      	ldrb	r3, [r7, #15]
}
 8008672:	4618      	mov	r0, r3
 8008674:	3710      	adds	r7, #16
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop

0800867c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008686:	2300      	movs	r3, #0
 8008688:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	781b      	ldrb	r3, [r3, #0]
 800868e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008692:	2b40      	cmp	r3, #64	@ 0x40
 8008694:	d005      	beq.n	80086a2 <USBD_StdItfReq+0x26>
 8008696:	2b40      	cmp	r3, #64	@ 0x40
 8008698:	d82e      	bhi.n	80086f8 <USBD_StdItfReq+0x7c>
 800869a:	2b00      	cmp	r3, #0
 800869c:	d001      	beq.n	80086a2 <USBD_StdItfReq+0x26>
 800869e:	2b20      	cmp	r3, #32
 80086a0:	d12a      	bne.n	80086f8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086a8:	3b01      	subs	r3, #1
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d81d      	bhi.n	80086ea <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	889b      	ldrh	r3, [r3, #4]
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d813      	bhi.n	80086e0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	6839      	ldr	r1, [r7, #0]
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	4798      	blx	r3
 80086c6:	4603      	mov	r3, r0
 80086c8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	88db      	ldrh	r3, [r3, #6]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d110      	bne.n	80086f4 <USBD_StdItfReq+0x78>
 80086d2:	7bfb      	ldrb	r3, [r7, #15]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10d      	bne.n	80086f4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f000 fd53 	bl	8009184 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80086de:	e009      	b.n	80086f4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80086e0:	6839      	ldr	r1, [r7, #0]
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fc86 	bl	8008ff4 <USBD_CtlError>
          break;
 80086e8:	e004      	b.n	80086f4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80086ea:	6839      	ldr	r1, [r7, #0]
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fc81 	bl	8008ff4 <USBD_CtlError>
          break;
 80086f2:	e000      	b.n	80086f6 <USBD_StdItfReq+0x7a>
          break;
 80086f4:	bf00      	nop
      }
      break;
 80086f6:	e004      	b.n	8008702 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80086f8:	6839      	ldr	r1, [r7, #0]
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f000 fc7a 	bl	8008ff4 <USBD_CtlError>
      break;
 8008700:	bf00      	nop
  }

  return USBD_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}

0800870c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
 8008714:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008716:	2300      	movs	r3, #0
 8008718:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	889b      	ldrh	r3, [r3, #4]
 800871e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008728:	2b40      	cmp	r3, #64	@ 0x40
 800872a:	d007      	beq.n	800873c <USBD_StdEPReq+0x30>
 800872c:	2b40      	cmp	r3, #64	@ 0x40
 800872e:	f200 8146 	bhi.w	80089be <USBD_StdEPReq+0x2b2>
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <USBD_StdEPReq+0x40>
 8008736:	2b20      	cmp	r3, #32
 8008738:	f040 8141 	bne.w	80089be <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	6839      	ldr	r1, [r7, #0]
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	4798      	blx	r3
      break;
 800874a:	e13d      	b.n	80089c8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	781b      	ldrb	r3, [r3, #0]
 8008750:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008754:	2b20      	cmp	r3, #32
 8008756:	d10a      	bne.n	800876e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	6839      	ldr	r1, [r7, #0]
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	4798      	blx	r3
 8008766:	4603      	mov	r3, r0
 8008768:	73fb      	strb	r3, [r7, #15]

        return ret;
 800876a:	7bfb      	ldrb	r3, [r7, #15]
 800876c:	e12d      	b.n	80089ca <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	785b      	ldrb	r3, [r3, #1]
 8008772:	2b03      	cmp	r3, #3
 8008774:	d007      	beq.n	8008786 <USBD_StdEPReq+0x7a>
 8008776:	2b03      	cmp	r3, #3
 8008778:	f300 811b 	bgt.w	80089b2 <USBD_StdEPReq+0x2a6>
 800877c:	2b00      	cmp	r3, #0
 800877e:	d072      	beq.n	8008866 <USBD_StdEPReq+0x15a>
 8008780:	2b01      	cmp	r3, #1
 8008782:	d03a      	beq.n	80087fa <USBD_StdEPReq+0xee>
 8008784:	e115      	b.n	80089b2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800878c:	2b02      	cmp	r3, #2
 800878e:	d002      	beq.n	8008796 <USBD_StdEPReq+0x8a>
 8008790:	2b03      	cmp	r3, #3
 8008792:	d015      	beq.n	80087c0 <USBD_StdEPReq+0xb4>
 8008794:	e02b      	b.n	80087ee <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008796:	7bbb      	ldrb	r3, [r7, #14]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d00c      	beq.n	80087b6 <USBD_StdEPReq+0xaa>
 800879c:	7bbb      	ldrb	r3, [r7, #14]
 800879e:	2b80      	cmp	r3, #128	@ 0x80
 80087a0:	d009      	beq.n	80087b6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80087a2:	7bbb      	ldrb	r3, [r7, #14]
 80087a4:	4619      	mov	r1, r3
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f001 f85a 	bl	8009860 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80087ac:	2180      	movs	r1, #128	@ 0x80
 80087ae:	6878      	ldr	r0, [r7, #4]
 80087b0:	f001 f856 	bl	8009860 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80087b4:	e020      	b.n	80087f8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80087b6:	6839      	ldr	r1, [r7, #0]
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fc1b 	bl	8008ff4 <USBD_CtlError>
              break;
 80087be:	e01b      	b.n	80087f8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	885b      	ldrh	r3, [r3, #2]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10e      	bne.n	80087e6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80087c8:	7bbb      	ldrb	r3, [r7, #14]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00b      	beq.n	80087e6 <USBD_StdEPReq+0xda>
 80087ce:	7bbb      	ldrb	r3, [r7, #14]
 80087d0:	2b80      	cmp	r3, #128	@ 0x80
 80087d2:	d008      	beq.n	80087e6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	88db      	ldrh	r3, [r3, #6]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d104      	bne.n	80087e6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80087dc:	7bbb      	ldrb	r3, [r7, #14]
 80087de:	4619      	mov	r1, r3
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f001 f83d 	bl	8009860 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fccc 	bl	8009184 <USBD_CtlSendStatus>

              break;
 80087ec:	e004      	b.n	80087f8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80087ee:	6839      	ldr	r1, [r7, #0]
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 fbff 	bl	8008ff4 <USBD_CtlError>
              break;
 80087f6:	bf00      	nop
          }
          break;
 80087f8:	e0e0      	b.n	80089bc <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008800:	2b02      	cmp	r3, #2
 8008802:	d002      	beq.n	800880a <USBD_StdEPReq+0xfe>
 8008804:	2b03      	cmp	r3, #3
 8008806:	d015      	beq.n	8008834 <USBD_StdEPReq+0x128>
 8008808:	e026      	b.n	8008858 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800880a:	7bbb      	ldrb	r3, [r7, #14]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d00c      	beq.n	800882a <USBD_StdEPReq+0x11e>
 8008810:	7bbb      	ldrb	r3, [r7, #14]
 8008812:	2b80      	cmp	r3, #128	@ 0x80
 8008814:	d009      	beq.n	800882a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008816:	7bbb      	ldrb	r3, [r7, #14]
 8008818:	4619      	mov	r1, r3
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f001 f820 	bl	8009860 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008820:	2180      	movs	r1, #128	@ 0x80
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f001 f81c 	bl	8009860 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008828:	e01c      	b.n	8008864 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 fbe1 	bl	8008ff4 <USBD_CtlError>
              break;
 8008832:	e017      	b.n	8008864 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	885b      	ldrh	r3, [r3, #2]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d112      	bne.n	8008862 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800883c:	7bbb      	ldrb	r3, [r7, #14]
 800883e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008842:	2b00      	cmp	r3, #0
 8008844:	d004      	beq.n	8008850 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008846:	7bbb      	ldrb	r3, [r7, #14]
 8008848:	4619      	mov	r1, r3
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f001 f827 	bl	800989e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fc97 	bl	8009184 <USBD_CtlSendStatus>
              }
              break;
 8008856:	e004      	b.n	8008862 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008858:	6839      	ldr	r1, [r7, #0]
 800885a:	6878      	ldr	r0, [r7, #4]
 800885c:	f000 fbca 	bl	8008ff4 <USBD_CtlError>
              break;
 8008860:	e000      	b.n	8008864 <USBD_StdEPReq+0x158>
              break;
 8008862:	bf00      	nop
          }
          break;
 8008864:	e0aa      	b.n	80089bc <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800886c:	2b02      	cmp	r3, #2
 800886e:	d002      	beq.n	8008876 <USBD_StdEPReq+0x16a>
 8008870:	2b03      	cmp	r3, #3
 8008872:	d032      	beq.n	80088da <USBD_StdEPReq+0x1ce>
 8008874:	e097      	b.n	80089a6 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008876:	7bbb      	ldrb	r3, [r7, #14]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d007      	beq.n	800888c <USBD_StdEPReq+0x180>
 800887c:	7bbb      	ldrb	r3, [r7, #14]
 800887e:	2b80      	cmp	r3, #128	@ 0x80
 8008880:	d004      	beq.n	800888c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008882:	6839      	ldr	r1, [r7, #0]
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 fbb5 	bl	8008ff4 <USBD_CtlError>
                break;
 800888a:	e091      	b.n	80089b0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800888c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008890:	2b00      	cmp	r3, #0
 8008892:	da0b      	bge.n	80088ac <USBD_StdEPReq+0x1a0>
 8008894:	7bbb      	ldrb	r3, [r7, #14]
 8008896:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800889a:	4613      	mov	r3, r2
 800889c:	009b      	lsls	r3, r3, #2
 800889e:	4413      	add	r3, r2
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	3310      	adds	r3, #16
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	4413      	add	r3, r2
 80088a8:	3304      	adds	r3, #4
 80088aa:	e00b      	b.n	80088c4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80088ac:	7bbb      	ldrb	r3, [r7, #14]
 80088ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80088b2:	4613      	mov	r3, r2
 80088b4:	009b      	lsls	r3, r3, #2
 80088b6:	4413      	add	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	4413      	add	r3, r2
 80088c2:	3304      	adds	r3, #4
 80088c4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	2200      	movs	r2, #0
 80088ca:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2202      	movs	r2, #2
 80088d0:	4619      	mov	r1, r3
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fbf8 	bl	80090c8 <USBD_CtlSendData>
              break;
 80088d8:	e06a      	b.n	80089b0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80088da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	da11      	bge.n	8008906 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80088e2:	7bbb      	ldrb	r3, [r7, #14]
 80088e4:	f003 020f 	and.w	r2, r3, #15
 80088e8:	6879      	ldr	r1, [r7, #4]
 80088ea:	4613      	mov	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	009b      	lsls	r3, r3, #2
 80088f2:	440b      	add	r3, r1
 80088f4:	3318      	adds	r3, #24
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d117      	bne.n	800892c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80088fc:	6839      	ldr	r1, [r7, #0]
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 fb78 	bl	8008ff4 <USBD_CtlError>
                  break;
 8008904:	e054      	b.n	80089b0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008906:	7bbb      	ldrb	r3, [r7, #14]
 8008908:	f003 020f 	and.w	r2, r3, #15
 800890c:	6879      	ldr	r1, [r7, #4]
 800890e:	4613      	mov	r3, r2
 8008910:	009b      	lsls	r3, r3, #2
 8008912:	4413      	add	r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	440b      	add	r3, r1
 8008918:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d104      	bne.n	800892c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008922:	6839      	ldr	r1, [r7, #0]
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fb65 	bl	8008ff4 <USBD_CtlError>
                  break;
 800892a:	e041      	b.n	80089b0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800892c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008930:	2b00      	cmp	r3, #0
 8008932:	da0b      	bge.n	800894c <USBD_StdEPReq+0x240>
 8008934:	7bbb      	ldrb	r3, [r7, #14]
 8008936:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800893a:	4613      	mov	r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4413      	add	r3, r2
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	3310      	adds	r3, #16
 8008944:	687a      	ldr	r2, [r7, #4]
 8008946:	4413      	add	r3, r2
 8008948:	3304      	adds	r3, #4
 800894a:	e00b      	b.n	8008964 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800894c:	7bbb      	ldrb	r3, [r7, #14]
 800894e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008952:	4613      	mov	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4413      	add	r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	4413      	add	r3, r2
 8008962:	3304      	adds	r3, #4
 8008964:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008966:	7bbb      	ldrb	r3, [r7, #14]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d002      	beq.n	8008972 <USBD_StdEPReq+0x266>
 800896c:	7bbb      	ldrb	r3, [r7, #14]
 800896e:	2b80      	cmp	r3, #128	@ 0x80
 8008970:	d103      	bne.n	800897a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008972:	68bb      	ldr	r3, [r7, #8]
 8008974:	2200      	movs	r2, #0
 8008976:	601a      	str	r2, [r3, #0]
 8008978:	e00e      	b.n	8008998 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800897a:	7bbb      	ldrb	r3, [r7, #14]
 800897c:	4619      	mov	r1, r3
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 ffac 	bl	80098dc <USBD_LL_IsStallEP>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d003      	beq.n	8008992 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	2201      	movs	r2, #1
 800898e:	601a      	str	r2, [r3, #0]
 8008990:	e002      	b.n	8008998 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	2200      	movs	r2, #0
 8008996:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	2202      	movs	r2, #2
 800899c:	4619      	mov	r1, r3
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 fb92 	bl	80090c8 <USBD_CtlSendData>
              break;
 80089a4:	e004      	b.n	80089b0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80089a6:	6839      	ldr	r1, [r7, #0]
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f000 fb23 	bl	8008ff4 <USBD_CtlError>
              break;
 80089ae:	bf00      	nop
          }
          break;
 80089b0:	e004      	b.n	80089bc <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80089b2:	6839      	ldr	r1, [r7, #0]
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fb1d 	bl	8008ff4 <USBD_CtlError>
          break;
 80089ba:	bf00      	nop
      }
      break;
 80089bc:	e004      	b.n	80089c8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80089be:	6839      	ldr	r1, [r7, #0]
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 fb17 	bl	8008ff4 <USBD_CtlError>
      break;
 80089c6:	bf00      	nop
  }

  return ret;
 80089c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3710      	adds	r7, #16
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
	...

080089d4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b084      	sub	sp, #16
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80089de:	2300      	movs	r3, #0
 80089e0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80089e2:	2300      	movs	r3, #0
 80089e4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80089e6:	2300      	movs	r3, #0
 80089e8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	885b      	ldrh	r3, [r3, #2]
 80089ee:	0a1b      	lsrs	r3, r3, #8
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	3b01      	subs	r3, #1
 80089f4:	2b06      	cmp	r3, #6
 80089f6:	f200 8128 	bhi.w	8008c4a <USBD_GetDescriptor+0x276>
 80089fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008a00 <USBD_GetDescriptor+0x2c>)
 80089fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a00:	08008a1d 	.word	0x08008a1d
 8008a04:	08008a35 	.word	0x08008a35
 8008a08:	08008a75 	.word	0x08008a75
 8008a0c:	08008c4b 	.word	0x08008c4b
 8008a10:	08008c4b 	.word	0x08008c4b
 8008a14:	08008beb 	.word	0x08008beb
 8008a18:	08008c17 	.word	0x08008c17
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	7c12      	ldrb	r2, [r2, #16]
 8008a28:	f107 0108 	add.w	r1, r7, #8
 8008a2c:	4610      	mov	r0, r2
 8008a2e:	4798      	blx	r3
 8008a30:	60f8      	str	r0, [r7, #12]
      break;
 8008a32:	e112      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	7c1b      	ldrb	r3, [r3, #16]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d10d      	bne.n	8008a58 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a44:	f107 0208 	add.w	r2, r7, #8
 8008a48:	4610      	mov	r0, r2
 8008a4a:	4798      	blx	r3
 8008a4c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	3301      	adds	r3, #1
 8008a52:	2202      	movs	r2, #2
 8008a54:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008a56:	e100      	b.n	8008c5a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a60:	f107 0208 	add.w	r2, r7, #8
 8008a64:	4610      	mov	r0, r2
 8008a66:	4798      	blx	r3
 8008a68:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	3301      	adds	r3, #1
 8008a6e:	2202      	movs	r2, #2
 8008a70:	701a      	strb	r2, [r3, #0]
      break;
 8008a72:	e0f2      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	885b      	ldrh	r3, [r3, #2]
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	2b05      	cmp	r3, #5
 8008a7c:	f200 80ac 	bhi.w	8008bd8 <USBD_GetDescriptor+0x204>
 8008a80:	a201      	add	r2, pc, #4	@ (adr r2, 8008a88 <USBD_GetDescriptor+0xb4>)
 8008a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a86:	bf00      	nop
 8008a88:	08008aa1 	.word	0x08008aa1
 8008a8c:	08008ad5 	.word	0x08008ad5
 8008a90:	08008b09 	.word	0x08008b09
 8008a94:	08008b3d 	.word	0x08008b3d
 8008a98:	08008b71 	.word	0x08008b71
 8008a9c:	08008ba5 	.word	0x08008ba5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00b      	beq.n	8008ac4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	7c12      	ldrb	r2, [r2, #16]
 8008ab8:	f107 0108 	add.w	r1, r7, #8
 8008abc:	4610      	mov	r0, r2
 8008abe:	4798      	blx	r3
 8008ac0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ac2:	e091      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ac4:	6839      	ldr	r1, [r7, #0]
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fa94 	bl	8008ff4 <USBD_CtlError>
            err++;
 8008acc:	7afb      	ldrb	r3, [r7, #11]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ad2:	e089      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ada:	689b      	ldr	r3, [r3, #8]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d00b      	beq.n	8008af8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ae6:	689b      	ldr	r3, [r3, #8]
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	7c12      	ldrb	r2, [r2, #16]
 8008aec:	f107 0108 	add.w	r1, r7, #8
 8008af0:	4610      	mov	r0, r2
 8008af2:	4798      	blx	r3
 8008af4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008af6:	e077      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008af8:	6839      	ldr	r1, [r7, #0]
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 fa7a 	bl	8008ff4 <USBD_CtlError>
            err++;
 8008b00:	7afb      	ldrb	r3, [r7, #11]
 8008b02:	3301      	adds	r3, #1
 8008b04:	72fb      	strb	r3, [r7, #11]
          break;
 8008b06:	e06f      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b0e:	68db      	ldr	r3, [r3, #12]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00b      	beq.n	8008b2c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	7c12      	ldrb	r2, [r2, #16]
 8008b20:	f107 0108 	add.w	r1, r7, #8
 8008b24:	4610      	mov	r0, r2
 8008b26:	4798      	blx	r3
 8008b28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b2a:	e05d      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b2c:	6839      	ldr	r1, [r7, #0]
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 fa60 	bl	8008ff4 <USBD_CtlError>
            err++;
 8008b34:	7afb      	ldrb	r3, [r7, #11]
 8008b36:	3301      	adds	r3, #1
 8008b38:	72fb      	strb	r3, [r7, #11]
          break;
 8008b3a:	e055      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00b      	beq.n	8008b60 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	687a      	ldr	r2, [r7, #4]
 8008b52:	7c12      	ldrb	r2, [r2, #16]
 8008b54:	f107 0108 	add.w	r1, r7, #8
 8008b58:	4610      	mov	r0, r2
 8008b5a:	4798      	blx	r3
 8008b5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b5e:	e043      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b60:	6839      	ldr	r1, [r7, #0]
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 fa46 	bl	8008ff4 <USBD_CtlError>
            err++;
 8008b68:	7afb      	ldrb	r3, [r7, #11]
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	72fb      	strb	r3, [r7, #11]
          break;
 8008b6e:	e03b      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b76:	695b      	ldr	r3, [r3, #20]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00b      	beq.n	8008b94 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008b82:	695b      	ldr	r3, [r3, #20]
 8008b84:	687a      	ldr	r2, [r7, #4]
 8008b86:	7c12      	ldrb	r2, [r2, #16]
 8008b88:	f107 0108 	add.w	r1, r7, #8
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	4798      	blx	r3
 8008b90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008b92:	e029      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008b94:	6839      	ldr	r1, [r7, #0]
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 fa2c 	bl	8008ff4 <USBD_CtlError>
            err++;
 8008b9c:	7afb      	ldrb	r3, [r7, #11]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	72fb      	strb	r3, [r7, #11]
          break;
 8008ba2:	e021      	b.n	8008be8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008baa:	699b      	ldr	r3, [r3, #24]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00b      	beq.n	8008bc8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008bb6:	699b      	ldr	r3, [r3, #24]
 8008bb8:	687a      	ldr	r2, [r7, #4]
 8008bba:	7c12      	ldrb	r2, [r2, #16]
 8008bbc:	f107 0108 	add.w	r1, r7, #8
 8008bc0:	4610      	mov	r0, r2
 8008bc2:	4798      	blx	r3
 8008bc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008bc6:	e00f      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008bc8:	6839      	ldr	r1, [r7, #0]
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f000 fa12 	bl	8008ff4 <USBD_CtlError>
            err++;
 8008bd0:	7afb      	ldrb	r3, [r7, #11]
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	72fb      	strb	r3, [r7, #11]
          break;
 8008bd6:	e007      	b.n	8008be8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008bd8:	6839      	ldr	r1, [r7, #0]
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 fa0a 	bl	8008ff4 <USBD_CtlError>
          err++;
 8008be0:	7afb      	ldrb	r3, [r7, #11]
 8008be2:	3301      	adds	r3, #1
 8008be4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008be6:	e038      	b.n	8008c5a <USBD_GetDescriptor+0x286>
 8008be8:	e037      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	7c1b      	ldrb	r3, [r3, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d109      	bne.n	8008c06 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008bf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bfa:	f107 0208 	add.w	r2, r7, #8
 8008bfe:	4610      	mov	r0, r2
 8008c00:	4798      	blx	r3
 8008c02:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c04:	e029      	b.n	8008c5a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c06:	6839      	ldr	r1, [r7, #0]
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f9f3 	bl	8008ff4 <USBD_CtlError>
        err++;
 8008c0e:	7afb      	ldrb	r3, [r7, #11]
 8008c10:	3301      	adds	r3, #1
 8008c12:	72fb      	strb	r3, [r7, #11]
      break;
 8008c14:	e021      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	7c1b      	ldrb	r3, [r3, #16]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10d      	bne.n	8008c3a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c26:	f107 0208 	add.w	r2, r7, #8
 8008c2a:	4610      	mov	r0, r2
 8008c2c:	4798      	blx	r3
 8008c2e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	3301      	adds	r3, #1
 8008c34:	2207      	movs	r2, #7
 8008c36:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008c38:	e00f      	b.n	8008c5a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008c3a:	6839      	ldr	r1, [r7, #0]
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f9d9 	bl	8008ff4 <USBD_CtlError>
        err++;
 8008c42:	7afb      	ldrb	r3, [r7, #11]
 8008c44:	3301      	adds	r3, #1
 8008c46:	72fb      	strb	r3, [r7, #11]
      break;
 8008c48:	e007      	b.n	8008c5a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008c4a:	6839      	ldr	r1, [r7, #0]
 8008c4c:	6878      	ldr	r0, [r7, #4]
 8008c4e:	f000 f9d1 	bl	8008ff4 <USBD_CtlError>
      err++;
 8008c52:	7afb      	ldrb	r3, [r7, #11]
 8008c54:	3301      	adds	r3, #1
 8008c56:	72fb      	strb	r3, [r7, #11]
      break;
 8008c58:	bf00      	nop
  }

  if (err != 0U)
 8008c5a:	7afb      	ldrb	r3, [r7, #11]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d11c      	bne.n	8008c9a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008c60:	893b      	ldrh	r3, [r7, #8]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d011      	beq.n	8008c8a <USBD_GetDescriptor+0x2b6>
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	88db      	ldrh	r3, [r3, #6]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00d      	beq.n	8008c8a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	88da      	ldrh	r2, [r3, #6]
 8008c72:	893b      	ldrh	r3, [r7, #8]
 8008c74:	4293      	cmp	r3, r2
 8008c76:	bf28      	it	cs
 8008c78:	4613      	movcs	r3, r2
 8008c7a:	b29b      	uxth	r3, r3
 8008c7c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008c7e:	893b      	ldrh	r3, [r7, #8]
 8008c80:	461a      	mov	r2, r3
 8008c82:	68f9      	ldr	r1, [r7, #12]
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 fa1f 	bl	80090c8 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	88db      	ldrh	r3, [r3, #6]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d104      	bne.n	8008c9c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fa76 	bl	8009184 <USBD_CtlSendStatus>
 8008c98:	e000      	b.n	8008c9c <USBD_GetDescriptor+0x2c8>
    return;
 8008c9a:	bf00      	nop
    }
  }
}
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop

08008ca4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
 8008cac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	889b      	ldrh	r3, [r3, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d130      	bne.n	8008d18 <USBD_SetAddress+0x74>
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	88db      	ldrh	r3, [r3, #6]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d12c      	bne.n	8008d18 <USBD_SetAddress+0x74>
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	885b      	ldrh	r3, [r3, #2]
 8008cc2:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cc4:	d828      	bhi.n	8008d18 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	885b      	ldrh	r3, [r3, #2]
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cd0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cd8:	2b03      	cmp	r3, #3
 8008cda:	d104      	bne.n	8008ce6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008cdc:	6839      	ldr	r1, [r7, #0]
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f000 f988 	bl	8008ff4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ce4:	e01d      	b.n	8008d22 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	7bfa      	ldrb	r2, [r7, #15]
 8008cea:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	4619      	mov	r1, r3
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 fe1e 	bl	8009934 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 fa43 	bl	8009184 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008cfe:	7bfb      	ldrb	r3, [r7, #15]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d004      	beq.n	8008d0e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2202      	movs	r2, #2
 8008d08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d0c:	e009      	b.n	8008d22 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2201      	movs	r2, #1
 8008d12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d16:	e004      	b.n	8008d22 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008d18:	6839      	ldr	r1, [r7, #0]
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f96a 	bl	8008ff4 <USBD_CtlError>
  }
}
 8008d20:	bf00      	nop
 8008d22:	bf00      	nop
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
	...

08008d2c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b082      	sub	sp, #8
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	885b      	ldrh	r3, [r3, #2]
 8008d3a:	b2da      	uxtb	r2, r3
 8008d3c:	4b41      	ldr	r3, [pc, #260]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d3e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008d40:	4b40      	ldr	r3, [pc, #256]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d42:	781b      	ldrb	r3, [r3, #0]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d904      	bls.n	8008d52 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008d48:	6839      	ldr	r1, [r7, #0]
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f952 	bl	8008ff4 <USBD_CtlError>
 8008d50:	e075      	b.n	8008e3e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d58:	2b02      	cmp	r3, #2
 8008d5a:	d002      	beq.n	8008d62 <USBD_SetConfig+0x36>
 8008d5c:	2b03      	cmp	r3, #3
 8008d5e:	d023      	beq.n	8008da8 <USBD_SetConfig+0x7c>
 8008d60:	e062      	b.n	8008e28 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008d62:	4b38      	ldr	r3, [pc, #224]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d01a      	beq.n	8008da0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008d6a:	4b36      	ldr	r3, [pc, #216]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	461a      	mov	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2203      	movs	r2, #3
 8008d78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008d7c:	4b31      	ldr	r3, [pc, #196]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	4619      	mov	r1, r3
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f7ff f9e8 	bl	8008158 <USBD_SetClassConfig>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b02      	cmp	r3, #2
 8008d8c:	d104      	bne.n	8008d98 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008d8e:	6839      	ldr	r1, [r7, #0]
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f92f 	bl	8008ff4 <USBD_CtlError>
            return;
 8008d96:	e052      	b.n	8008e3e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 f9f3 	bl	8009184 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008d9e:	e04e      	b.n	8008e3e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	f000 f9ef 	bl	8009184 <USBD_CtlSendStatus>
        break;
 8008da6:	e04a      	b.n	8008e3e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008da8:	4b26      	ldr	r3, [pc, #152]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d112      	bne.n	8008dd6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2202      	movs	r2, #2
 8008db4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008db8:	4b22      	ldr	r3, [pc, #136]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008dc2:	4b20      	ldr	r3, [pc, #128]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dc4:	781b      	ldrb	r3, [r3, #0]
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7ff f9e4 	bl	8008196 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f9d8 	bl	8009184 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008dd4:	e033      	b.n	8008e3e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	461a      	mov	r2, r3
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	685b      	ldr	r3, [r3, #4]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d01d      	beq.n	8008e20 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f7ff f9d2 	bl	8008196 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008df2:	4b14      	ldr	r3, [pc, #80]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008df4:	781b      	ldrb	r3, [r3, #0]
 8008df6:	461a      	mov	r2, r3
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008dfc:	4b11      	ldr	r3, [pc, #68]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	4619      	mov	r1, r3
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7ff f9a8 	bl	8008158 <USBD_SetClassConfig>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2b02      	cmp	r3, #2
 8008e0c:	d104      	bne.n	8008e18 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008e0e:	6839      	ldr	r1, [r7, #0]
 8008e10:	6878      	ldr	r0, [r7, #4]
 8008e12:	f000 f8ef 	bl	8008ff4 <USBD_CtlError>
            return;
 8008e16:	e012      	b.n	8008e3e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f9b3 	bl	8009184 <USBD_CtlSendStatus>
        break;
 8008e1e:	e00e      	b.n	8008e3e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f9af 	bl	8009184 <USBD_CtlSendStatus>
        break;
 8008e26:	e00a      	b.n	8008e3e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f8e2 	bl	8008ff4 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008e30:	4b04      	ldr	r3, [pc, #16]	@ (8008e44 <USBD_SetConfig+0x118>)
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	4619      	mov	r1, r3
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f7ff f9ad 	bl	8008196 <USBD_ClrClassConfig>
        break;
 8008e3c:	bf00      	nop
    }
  }
}
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	200002d0 	.word	0x200002d0

08008e48 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	88db      	ldrh	r3, [r3, #6]
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d004      	beq.n	8008e64 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008e5a:	6839      	ldr	r1, [r7, #0]
 8008e5c:	6878      	ldr	r0, [r7, #4]
 8008e5e:	f000 f8c9 	bl	8008ff4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008e62:	e022      	b.n	8008eaa <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	dc02      	bgt.n	8008e74 <USBD_GetConfig+0x2c>
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	dc03      	bgt.n	8008e7a <USBD_GetConfig+0x32>
 8008e72:	e015      	b.n	8008ea0 <USBD_GetConfig+0x58>
 8008e74:	2b03      	cmp	r3, #3
 8008e76:	d00b      	beq.n	8008e90 <USBD_GetConfig+0x48>
 8008e78:	e012      	b.n	8008ea0 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3308      	adds	r3, #8
 8008e84:	2201      	movs	r2, #1
 8008e86:	4619      	mov	r1, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f91d 	bl	80090c8 <USBD_CtlSendData>
        break;
 8008e8e:	e00c      	b.n	8008eaa <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	3304      	adds	r3, #4
 8008e94:	2201      	movs	r2, #1
 8008e96:	4619      	mov	r1, r3
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f000 f915 	bl	80090c8 <USBD_CtlSendData>
        break;
 8008e9e:	e004      	b.n	8008eaa <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008ea0:	6839      	ldr	r1, [r7, #0]
 8008ea2:	6878      	ldr	r0, [r7, #4]
 8008ea4:	f000 f8a6 	bl	8008ff4 <USBD_CtlError>
        break;
 8008ea8:	bf00      	nop
}
 8008eaa:	bf00      	nop
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b082      	sub	sp, #8
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
 8008eba:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ec2:	3b01      	subs	r3, #1
 8008ec4:	2b02      	cmp	r3, #2
 8008ec6:	d81e      	bhi.n	8008f06 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	88db      	ldrh	r3, [r3, #6]
 8008ecc:	2b02      	cmp	r3, #2
 8008ece:	d004      	beq.n	8008eda <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008ed0:	6839      	ldr	r1, [r7, #0]
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	f000 f88e 	bl	8008ff4 <USBD_CtlError>
        break;
 8008ed8:	e01a      	b.n	8008f10 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2201      	movs	r2, #1
 8008ede:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d005      	beq.n	8008ef6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	68db      	ldr	r3, [r3, #12]
 8008eee:	f043 0202 	orr.w	r2, r3, #2
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	330c      	adds	r3, #12
 8008efa:	2202      	movs	r2, #2
 8008efc:	4619      	mov	r1, r3
 8008efe:	6878      	ldr	r0, [r7, #4]
 8008f00:	f000 f8e2 	bl	80090c8 <USBD_CtlSendData>
      break;
 8008f04:	e004      	b.n	8008f10 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008f06:	6839      	ldr	r1, [r7, #0]
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f000 f873 	bl	8008ff4 <USBD_CtlError>
      break;
 8008f0e:	bf00      	nop
  }
}
 8008f10:	bf00      	nop
 8008f12:	3708      	adds	r7, #8
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	885b      	ldrh	r3, [r3, #2]
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d106      	bne.n	8008f38 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f926 	bl	8009184 <USBD_CtlSendStatus>
  }
}
 8008f38:	bf00      	nop
 8008f3a:	3708      	adds	r7, #8
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
 8008f48:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f50:	3b01      	subs	r3, #1
 8008f52:	2b02      	cmp	r3, #2
 8008f54:	d80b      	bhi.n	8008f6e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	885b      	ldrh	r3, [r3, #2]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d10c      	bne.n	8008f78 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f000 f90c 	bl	8009184 <USBD_CtlSendStatus>
      }
      break;
 8008f6c:	e004      	b.n	8008f78 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008f6e:	6839      	ldr	r1, [r7, #0]
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 f83f 	bl	8008ff4 <USBD_CtlError>
      break;
 8008f76:	e000      	b.n	8008f7a <USBD_ClrFeature+0x3a>
      break;
 8008f78:	bf00      	nop
  }
}
 8008f7a:	bf00      	nop
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008f82:	b480      	push	{r7}
 8008f84:	b083      	sub	sp, #12
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
 8008f8a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	781a      	ldrb	r2, [r3, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008f94:	683b      	ldr	r3, [r7, #0]
 8008f96:	785a      	ldrb	r2, [r3, #1]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	3303      	adds	r3, #3
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	021b      	lsls	r3, r3, #8
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	4413      	add	r3, r2
 8008fb0:	b29a      	uxth	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	3304      	adds	r3, #4
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	3305      	adds	r3, #5
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	021b      	lsls	r3, r3, #8
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	4413      	add	r3, r2
 8008fca:	b29a      	uxth	r2, r3
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	3306      	adds	r3, #6
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	461a      	mov	r2, r3
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	3307      	adds	r3, #7
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	021b      	lsls	r3, r3, #8
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	4413      	add	r3, r2
 8008fe4:	b29a      	uxth	r2, r3
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	80da      	strh	r2, [r3, #6]

}
 8008fea:	bf00      	nop
 8008fec:	370c      	adds	r7, #12
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bc80      	pop	{r7}
 8008ff2:	4770      	bx	lr

08008ff4 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008ffe:	2180      	movs	r1, #128	@ 0x80
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f000 fc2d 	bl	8009860 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009006:	2100      	movs	r1, #0
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f000 fc29 	bl	8009860 <USBD_LL_StallEP>
}
 800900e:	bf00      	nop
 8009010:	3708      	adds	r7, #8
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}

08009016 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009016:	b580      	push	{r7, lr}
 8009018:	b086      	sub	sp, #24
 800901a:	af00      	add	r7, sp, #0
 800901c:	60f8      	str	r0, [r7, #12]
 800901e:	60b9      	str	r1, [r7, #8]
 8009020:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009022:	2300      	movs	r3, #0
 8009024:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d032      	beq.n	8009092 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800902c:	68f8      	ldr	r0, [r7, #12]
 800902e:	f000 f834 	bl	800909a <USBD_GetLen>
 8009032:	4603      	mov	r3, r0
 8009034:	3301      	adds	r3, #1
 8009036:	b29b      	uxth	r3, r3
 8009038:	005b      	lsls	r3, r3, #1
 800903a:	b29a      	uxth	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009040:	7dfb      	ldrb	r3, [r7, #23]
 8009042:	1c5a      	adds	r2, r3, #1
 8009044:	75fa      	strb	r2, [r7, #23]
 8009046:	461a      	mov	r2, r3
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	4413      	add	r3, r2
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	7812      	ldrb	r2, [r2, #0]
 8009050:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009052:	7dfb      	ldrb	r3, [r7, #23]
 8009054:	1c5a      	adds	r2, r3, #1
 8009056:	75fa      	strb	r2, [r7, #23]
 8009058:	461a      	mov	r2, r3
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	4413      	add	r3, r2
 800905e:	2203      	movs	r2, #3
 8009060:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009062:	e012      	b.n	800908a <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	1c5a      	adds	r2, r3, #1
 8009068:	60fa      	str	r2, [r7, #12]
 800906a:	7dfa      	ldrb	r2, [r7, #23]
 800906c:	1c51      	adds	r1, r2, #1
 800906e:	75f9      	strb	r1, [r7, #23]
 8009070:	4611      	mov	r1, r2
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	440a      	add	r2, r1
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800907a:	7dfb      	ldrb	r3, [r7, #23]
 800907c:	1c5a      	adds	r2, r3, #1
 800907e:	75fa      	strb	r2, [r7, #23]
 8009080:	461a      	mov	r2, r3
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	4413      	add	r3, r2
 8009086:	2200      	movs	r2, #0
 8009088:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1e8      	bne.n	8009064 <USBD_GetString+0x4e>
    }
  }
}
 8009092:	bf00      	nop
 8009094:	3718      	adds	r7, #24
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800909a:	b480      	push	{r7}
 800909c:	b085      	sub	sp, #20
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80090a2:	2300      	movs	r3, #0
 80090a4:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 80090a6:	e005      	b.n	80090b4 <USBD_GetLen+0x1a>
  {
    len++;
 80090a8:	7bfb      	ldrb	r3, [r7, #15]
 80090aa:	3301      	adds	r3, #1
 80090ac:	73fb      	strb	r3, [r7, #15]
    buf++;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	3301      	adds	r3, #1
 80090b2:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d1f5      	bne.n	80090a8 <USBD_GetLen+0xe>
  }

  return len;
 80090bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3714      	adds	r7, #20
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bc80      	pop	{r7}
 80090c6:	4770      	bx	lr

080090c8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	4613      	mov	r3, r2
 80090d4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2202      	movs	r2, #2
 80090da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80090de:	88fa      	ldrh	r2, [r7, #6]
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80090e4:	88fa      	ldrh	r2, [r7, #6]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80090ea:	88fb      	ldrh	r3, [r7, #6]
 80090ec:	68ba      	ldr	r2, [r7, #8]
 80090ee:	2100      	movs	r1, #0
 80090f0:	68f8      	ldr	r0, [r7, #12]
 80090f2:	f000 fc3e 	bl	8009972 <USBD_LL_Transmit>

  return USBD_OK;
 80090f6:	2300      	movs	r3, #0
}
 80090f8:	4618      	mov	r0, r3
 80090fa:	3710      	adds	r7, #16
 80090fc:	46bd      	mov	sp, r7
 80090fe:	bd80      	pop	{r7, pc}

08009100 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	60f8      	str	r0, [r7, #12]
 8009108:	60b9      	str	r1, [r7, #8]
 800910a:	4613      	mov	r3, r2
 800910c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800910e:	88fb      	ldrh	r3, [r7, #6]
 8009110:	68ba      	ldr	r2, [r7, #8]
 8009112:	2100      	movs	r1, #0
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f000 fc2c 	bl	8009972 <USBD_LL_Transmit>

  return USBD_OK;
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3710      	adds	r7, #16
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b084      	sub	sp, #16
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	4613      	mov	r3, r2
 8009130:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2203      	movs	r2, #3
 8009136:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800913a:	88fa      	ldrh	r2, [r7, #6]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009142:	88fa      	ldrh	r2, [r7, #6]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800914a:	88fb      	ldrh	r3, [r7, #6]
 800914c:	68ba      	ldr	r2, [r7, #8]
 800914e:	2100      	movs	r1, #0
 8009150:	68f8      	ldr	r0, [r7, #12]
 8009152:	f000 fc31 	bl	80099b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009156:	2300      	movs	r3, #0
}
 8009158:	4618      	mov	r0, r3
 800915a:	3710      	adds	r7, #16
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	4613      	mov	r3, r2
 800916c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800916e:	88fb      	ldrh	r3, [r7, #6]
 8009170:	68ba      	ldr	r2, [r7, #8]
 8009172:	2100      	movs	r1, #0
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f000 fc1f 	bl	80099b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800917a:	2300      	movs	r3, #0
}
 800917c:	4618      	mov	r0, r3
 800917e:	3710      	adds	r7, #16
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2204      	movs	r2, #4
 8009190:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009194:	2300      	movs	r3, #0
 8009196:	2200      	movs	r2, #0
 8009198:	2100      	movs	r1, #0
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fbe9 	bl	8009972 <USBD_LL_Transmit>

  return USBD_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3708      	adds	r7, #8
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}

080091aa <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80091aa:	b580      	push	{r7, lr}
 80091ac:	b082      	sub	sp, #8
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2205      	movs	r2, #5
 80091b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091ba:	2300      	movs	r3, #0
 80091bc:	2200      	movs	r2, #0
 80091be:	2100      	movs	r1, #0
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 fbf9 	bl	80099b8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80091c6:	2300      	movs	r3, #0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3708      	adds	r7, #8
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80091d4:	2200      	movs	r2, #0
 80091d6:	4912      	ldr	r1, [pc, #72]	@ (8009220 <MX_USB_DEVICE_Init+0x50>)
 80091d8:	4812      	ldr	r0, [pc, #72]	@ (8009224 <MX_USB_DEVICE_Init+0x54>)
 80091da:	f7fe ff63 	bl	80080a4 <USBD_Init>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80091e4:	f7f7 fd2a 	bl	8000c3c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80091e8:	490f      	ldr	r1, [pc, #60]	@ (8009228 <MX_USB_DEVICE_Init+0x58>)
 80091ea:	480e      	ldr	r0, [pc, #56]	@ (8009224 <MX_USB_DEVICE_Init+0x54>)
 80091ec:	f7fe ff85 	bl	80080fa <USBD_RegisterClass>
 80091f0:	4603      	mov	r3, r0
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d001      	beq.n	80091fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80091f6:	f7f7 fd21 	bl	8000c3c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80091fa:	490c      	ldr	r1, [pc, #48]	@ (800922c <MX_USB_DEVICE_Init+0x5c>)
 80091fc:	4809      	ldr	r0, [pc, #36]	@ (8009224 <MX_USB_DEVICE_Init+0x54>)
 80091fe:	f7fe fee5 	bl	8007fcc <USBD_CDC_RegisterInterface>
 8009202:	4603      	mov	r3, r0
 8009204:	2b00      	cmp	r3, #0
 8009206:	d001      	beq.n	800920c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009208:	f7f7 fd18 	bl	8000c3c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800920c:	4805      	ldr	r0, [pc, #20]	@ (8009224 <MX_USB_DEVICE_Init+0x54>)
 800920e:	f7fe ff8d 	bl	800812c <USBD_Start>
 8009212:	4603      	mov	r3, r0
 8009214:	2b00      	cmp	r3, #0
 8009216:	d001      	beq.n	800921c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009218:	f7f7 fd10 	bl	8000c3c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800921c:	bf00      	nop
 800921e:	bd80      	pop	{r7, pc}
 8009220:	20000130 	.word	0x20000130
 8009224:	200002d4 	.word	0x200002d4
 8009228:	2000001c 	.word	0x2000001c
 800922c:	20000120 	.word	0x20000120

08009230 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009234:	2200      	movs	r2, #0
 8009236:	4905      	ldr	r1, [pc, #20]	@ (800924c <CDC_Init_FS+0x1c>)
 8009238:	4805      	ldr	r0, [pc, #20]	@ (8009250 <CDC_Init_FS+0x20>)
 800923a:	f7fe fedd 	bl	8007ff8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800923e:	4905      	ldr	r1, [pc, #20]	@ (8009254 <CDC_Init_FS+0x24>)
 8009240:	4803      	ldr	r0, [pc, #12]	@ (8009250 <CDC_Init_FS+0x20>)
 8009242:	f7fe fef2 	bl	800802a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009246:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009248:	4618      	mov	r0, r3
 800924a:	bd80      	pop	{r7, pc}
 800924c:	20000998 	.word	0x20000998
 8009250:	200002d4 	.word	0x200002d4
 8009254:	20000598 	.word	0x20000598

08009258 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009258:	b480      	push	{r7}
 800925a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800925c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800925e:	4618      	mov	r0, r3
 8009260:	46bd      	mov	sp, r7
 8009262:	bc80      	pop	{r7}
 8009264:	4770      	bx	lr
	...

08009268 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	4603      	mov	r3, r0
 8009270:	6039      	str	r1, [r7, #0]
 8009272:	71fb      	strb	r3, [r7, #7]
 8009274:	4613      	mov	r3, r2
 8009276:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009278:	79fb      	ldrb	r3, [r7, #7]
 800927a:	2b23      	cmp	r3, #35	@ 0x23
 800927c:	d84a      	bhi.n	8009314 <CDC_Control_FS+0xac>
 800927e:	a201      	add	r2, pc, #4	@ (adr r2, 8009284 <CDC_Control_FS+0x1c>)
 8009280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009284:	08009315 	.word	0x08009315
 8009288:	08009315 	.word	0x08009315
 800928c:	08009315 	.word	0x08009315
 8009290:	08009315 	.word	0x08009315
 8009294:	08009315 	.word	0x08009315
 8009298:	08009315 	.word	0x08009315
 800929c:	08009315 	.word	0x08009315
 80092a0:	08009315 	.word	0x08009315
 80092a4:	08009315 	.word	0x08009315
 80092a8:	08009315 	.word	0x08009315
 80092ac:	08009315 	.word	0x08009315
 80092b0:	08009315 	.word	0x08009315
 80092b4:	08009315 	.word	0x08009315
 80092b8:	08009315 	.word	0x08009315
 80092bc:	08009315 	.word	0x08009315
 80092c0:	08009315 	.word	0x08009315
 80092c4:	08009315 	.word	0x08009315
 80092c8:	08009315 	.word	0x08009315
 80092cc:	08009315 	.word	0x08009315
 80092d0:	08009315 	.word	0x08009315
 80092d4:	08009315 	.word	0x08009315
 80092d8:	08009315 	.word	0x08009315
 80092dc:	08009315 	.word	0x08009315
 80092e0:	08009315 	.word	0x08009315
 80092e4:	08009315 	.word	0x08009315
 80092e8:	08009315 	.word	0x08009315
 80092ec:	08009315 	.word	0x08009315
 80092f0:	08009315 	.word	0x08009315
 80092f4:	08009315 	.word	0x08009315
 80092f8:	08009315 	.word	0x08009315
 80092fc:	08009315 	.word	0x08009315
 8009300:	08009315 	.word	0x08009315
 8009304:	08009315 	.word	0x08009315
 8009308:	08009315 	.word	0x08009315
 800930c:	08009315 	.word	0x08009315
 8009310:	08009315 	.word	0x08009315
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009314:	bf00      	nop
  }

  return (USBD_OK);
 8009316:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009318:	4618      	mov	r0, r3
 800931a:	370c      	adds	r7, #12
 800931c:	46bd      	mov	sp, r7
 800931e:	bc80      	pop	{r7}
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop

08009324 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b082      	sub	sp, #8
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800932e:	6879      	ldr	r1, [r7, #4]
 8009330:	4805      	ldr	r0, [pc, #20]	@ (8009348 <CDC_Receive_FS+0x24>)
 8009332:	f7fe fe7a 	bl	800802a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009336:	4804      	ldr	r0, [pc, #16]	@ (8009348 <CDC_Receive_FS+0x24>)
 8009338:	f7fe fe8a 	bl	8008050 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800933c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800933e:	4618      	mov	r0, r3
 8009340:	3708      	adds	r7, #8
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	200002d4 	.word	0x200002d4

0800934c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
 8009352:	4603      	mov	r3, r0
 8009354:	6039      	str	r1, [r7, #0]
 8009356:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009358:	683b      	ldr	r3, [r7, #0]
 800935a:	2212      	movs	r2, #18
 800935c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800935e:	4b03      	ldr	r3, [pc, #12]	@ (800936c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009360:	4618      	mov	r0, r3
 8009362:	370c      	adds	r7, #12
 8009364:	46bd      	mov	sp, r7
 8009366:	bc80      	pop	{r7}
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	2000014c 	.word	0x2000014c

08009370 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009370:	b480      	push	{r7}
 8009372:	b083      	sub	sp, #12
 8009374:	af00      	add	r7, sp, #0
 8009376:	4603      	mov	r3, r0
 8009378:	6039      	str	r1, [r7, #0]
 800937a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	2204      	movs	r2, #4
 8009380:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009382:	4b03      	ldr	r3, [pc, #12]	@ (8009390 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009384:	4618      	mov	r0, r3
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	bc80      	pop	{r7}
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	20000160 	.word	0x20000160

08009394 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	4603      	mov	r3, r0
 800939c:	6039      	str	r1, [r7, #0]
 800939e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80093a0:	79fb      	ldrb	r3, [r7, #7]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d105      	bne.n	80093b2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	4907      	ldr	r1, [pc, #28]	@ (80093c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80093aa:	4808      	ldr	r0, [pc, #32]	@ (80093cc <USBD_FS_ProductStrDescriptor+0x38>)
 80093ac:	f7ff fe33 	bl	8009016 <USBD_GetString>
 80093b0:	e004      	b.n	80093bc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80093b2:	683a      	ldr	r2, [r7, #0]
 80093b4:	4904      	ldr	r1, [pc, #16]	@ (80093c8 <USBD_FS_ProductStrDescriptor+0x34>)
 80093b6:	4805      	ldr	r0, [pc, #20]	@ (80093cc <USBD_FS_ProductStrDescriptor+0x38>)
 80093b8:	f7ff fe2d 	bl	8009016 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093bc:	4b02      	ldr	r3, [pc, #8]	@ (80093c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20000d98 	.word	0x20000d98
 80093cc:	08009b34 	.word	0x08009b34

080093d0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	4603      	mov	r3, r0
 80093d8:	6039      	str	r1, [r7, #0]
 80093da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80093dc:	683a      	ldr	r2, [r7, #0]
 80093de:	4904      	ldr	r1, [pc, #16]	@ (80093f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80093e0:	4804      	ldr	r0, [pc, #16]	@ (80093f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80093e2:	f7ff fe18 	bl	8009016 <USBD_GetString>
  return USBD_StrDesc;
 80093e6:	4b02      	ldr	r3, [pc, #8]	@ (80093f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3708      	adds	r7, #8
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	20000d98 	.word	0x20000d98
 80093f4:	08009b4c 	.word	0x08009b4c

080093f8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	4603      	mov	r3, r0
 8009400:	6039      	str	r1, [r7, #0]
 8009402:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	221a      	movs	r2, #26
 8009408:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800940a:	f000 f843 	bl	8009494 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800940e:	4b02      	ldr	r3, [pc, #8]	@ (8009418 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009410:	4618      	mov	r0, r3
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}
 8009418:	20000164 	.word	0x20000164

0800941c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b082      	sub	sp, #8
 8009420:	af00      	add	r7, sp, #0
 8009422:	4603      	mov	r3, r0
 8009424:	6039      	str	r1, [r7, #0]
 8009426:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009428:	79fb      	ldrb	r3, [r7, #7]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d105      	bne.n	800943a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	4907      	ldr	r1, [pc, #28]	@ (8009450 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009432:	4808      	ldr	r0, [pc, #32]	@ (8009454 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009434:	f7ff fdef 	bl	8009016 <USBD_GetString>
 8009438:	e004      	b.n	8009444 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	4904      	ldr	r1, [pc, #16]	@ (8009450 <USBD_FS_ConfigStrDescriptor+0x34>)
 800943e:	4805      	ldr	r0, [pc, #20]	@ (8009454 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009440:	f7ff fde9 	bl	8009016 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009444:	4b02      	ldr	r3, [pc, #8]	@ (8009450 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009446:	4618      	mov	r0, r3
 8009448:	3708      	adds	r7, #8
 800944a:	46bd      	mov	sp, r7
 800944c:	bd80      	pop	{r7, pc}
 800944e:	bf00      	nop
 8009450:	20000d98 	.word	0x20000d98
 8009454:	08009b60 	.word	0x08009b60

08009458 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	4603      	mov	r3, r0
 8009460:	6039      	str	r1, [r7, #0]
 8009462:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009464:	79fb      	ldrb	r3, [r7, #7]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d105      	bne.n	8009476 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800946a:	683a      	ldr	r2, [r7, #0]
 800946c:	4907      	ldr	r1, [pc, #28]	@ (800948c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800946e:	4808      	ldr	r0, [pc, #32]	@ (8009490 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009470:	f7ff fdd1 	bl	8009016 <USBD_GetString>
 8009474:	e004      	b.n	8009480 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009476:	683a      	ldr	r2, [r7, #0]
 8009478:	4904      	ldr	r1, [pc, #16]	@ (800948c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800947a:	4805      	ldr	r0, [pc, #20]	@ (8009490 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800947c:	f7ff fdcb 	bl	8009016 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009480:	4b02      	ldr	r3, [pc, #8]	@ (800948c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8009482:	4618      	mov	r0, r3
 8009484:	3708      	adds	r7, #8
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
 800948a:	bf00      	nop
 800948c:	20000d98 	.word	0x20000d98
 8009490:	08009b6c 	.word	0x08009b6c

08009494 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800949a:	4b0f      	ldr	r3, [pc, #60]	@ (80094d8 <Get_SerialNum+0x44>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80094a0:	4b0e      	ldr	r3, [pc, #56]	@ (80094dc <Get_SerialNum+0x48>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80094a6:	4b0e      	ldr	r3, [pc, #56]	@ (80094e0 <Get_SerialNum+0x4c>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	4413      	add	r3, r2
 80094b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d009      	beq.n	80094ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80094ba:	2208      	movs	r2, #8
 80094bc:	4909      	ldr	r1, [pc, #36]	@ (80094e4 <Get_SerialNum+0x50>)
 80094be:	68f8      	ldr	r0, [r7, #12]
 80094c0:	f000 f814 	bl	80094ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80094c4:	2204      	movs	r2, #4
 80094c6:	4908      	ldr	r1, [pc, #32]	@ (80094e8 <Get_SerialNum+0x54>)
 80094c8:	68b8      	ldr	r0, [r7, #8]
 80094ca:	f000 f80f 	bl	80094ec <IntToUnicode>
  }
}
 80094ce:	bf00      	nop
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
 80094d6:	bf00      	nop
 80094d8:	1ffff7e8 	.word	0x1ffff7e8
 80094dc:	1ffff7ec 	.word	0x1ffff7ec
 80094e0:	1ffff7f0 	.word	0x1ffff7f0
 80094e4:	20000166 	.word	0x20000166
 80094e8:	20000176 	.word	0x20000176

080094ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b087      	sub	sp, #28
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	60f8      	str	r0, [r7, #12]
 80094f4:	60b9      	str	r1, [r7, #8]
 80094f6:	4613      	mov	r3, r2
 80094f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80094fa:	2300      	movs	r3, #0
 80094fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80094fe:	2300      	movs	r3, #0
 8009500:	75fb      	strb	r3, [r7, #23]
 8009502:	e027      	b.n	8009554 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	0f1b      	lsrs	r3, r3, #28
 8009508:	2b09      	cmp	r3, #9
 800950a:	d80b      	bhi.n	8009524 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	0f1b      	lsrs	r3, r3, #28
 8009510:	b2da      	uxtb	r2, r3
 8009512:	7dfb      	ldrb	r3, [r7, #23]
 8009514:	005b      	lsls	r3, r3, #1
 8009516:	4619      	mov	r1, r3
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	440b      	add	r3, r1
 800951c:	3230      	adds	r2, #48	@ 0x30
 800951e:	b2d2      	uxtb	r2, r2
 8009520:	701a      	strb	r2, [r3, #0]
 8009522:	e00a      	b.n	800953a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	0f1b      	lsrs	r3, r3, #28
 8009528:	b2da      	uxtb	r2, r3
 800952a:	7dfb      	ldrb	r3, [r7, #23]
 800952c:	005b      	lsls	r3, r3, #1
 800952e:	4619      	mov	r1, r3
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	440b      	add	r3, r1
 8009534:	3237      	adds	r2, #55	@ 0x37
 8009536:	b2d2      	uxtb	r2, r2
 8009538:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	011b      	lsls	r3, r3, #4
 800953e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009540:	7dfb      	ldrb	r3, [r7, #23]
 8009542:	005b      	lsls	r3, r3, #1
 8009544:	3301      	adds	r3, #1
 8009546:	68ba      	ldr	r2, [r7, #8]
 8009548:	4413      	add	r3, r2
 800954a:	2200      	movs	r2, #0
 800954c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800954e:	7dfb      	ldrb	r3, [r7, #23]
 8009550:	3301      	adds	r3, #1
 8009552:	75fb      	strb	r3, [r7, #23]
 8009554:	7dfa      	ldrb	r2, [r7, #23]
 8009556:	79fb      	ldrb	r3, [r7, #7]
 8009558:	429a      	cmp	r2, r3
 800955a:	d3d3      	bcc.n	8009504 <IntToUnicode+0x18>
  }
}
 800955c:	bf00      	nop
 800955e:	bf00      	nop
 8009560:	371c      	adds	r7, #28
 8009562:	46bd      	mov	sp, r7
 8009564:	bc80      	pop	{r7}
 8009566:	4770      	bx	lr

08009568 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a0d      	ldr	r2, [pc, #52]	@ (80095ac <HAL_PCD_MspInit+0x44>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d113      	bne.n	80095a2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800957a:	4b0d      	ldr	r3, [pc, #52]	@ (80095b0 <HAL_PCD_MspInit+0x48>)
 800957c:	69db      	ldr	r3, [r3, #28]
 800957e:	4a0c      	ldr	r2, [pc, #48]	@ (80095b0 <HAL_PCD_MspInit+0x48>)
 8009580:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009584:	61d3      	str	r3, [r2, #28]
 8009586:	4b0a      	ldr	r3, [pc, #40]	@ (80095b0 <HAL_PCD_MspInit+0x48>)
 8009588:	69db      	ldr	r3, [r3, #28]
 800958a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800958e:	60fb      	str	r3, [r7, #12]
 8009590:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8009592:	2200      	movs	r2, #0
 8009594:	2100      	movs	r1, #0
 8009596:	2014      	movs	r0, #20
 8009598:	f7f8 f879 	bl	800168e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800959c:	2014      	movs	r0, #20
 800959e:	f7f8 f892 	bl	80016c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80095a2:	bf00      	nop
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	40005c00 	.word	0x40005c00
 80095b0:	40021000 	.word	0x40021000

080095b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 22ec 	ldr.w	r2, [r3, #748]	@ 0x2ec
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f503 732c 	add.w	r3, r3, #688	@ 0x2b0
 80095c8:	4619      	mov	r1, r3
 80095ca:	4610      	mov	r0, r2
 80095cc:	f7fe fdf6 	bl	80081bc <USBD_LL_SetupStage>
}
 80095d0:	bf00      	nop
 80095d2:	3708      	adds	r7, #8
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	460b      	mov	r3, r1
 80095e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 80095ea:	78fa      	ldrb	r2, [r7, #3]
 80095ec:	6879      	ldr	r1, [r7, #4]
 80095ee:	4613      	mov	r3, r2
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	4413      	add	r3, r2
 80095f4:	00db      	lsls	r3, r3, #3
 80095f6:	440b      	add	r3, r1
 80095f8:	f503 73be 	add.w	r3, r3, #380	@ 0x17c
 80095fc:	681a      	ldr	r2, [r3, #0]
 80095fe:	78fb      	ldrb	r3, [r7, #3]
 8009600:	4619      	mov	r1, r3
 8009602:	f7fe fe28 	bl	8008256 <USBD_LL_DataOutStage>
}
 8009606:	bf00      	nop
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800960e:	b580      	push	{r7, lr}
 8009610:	b082      	sub	sp, #8
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
 8009616:	460b      	mov	r3, r1
 8009618:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 02ec 	ldr.w	r0, [r3, #748]	@ 0x2ec
 8009620:	78fa      	ldrb	r2, [r7, #3]
 8009622:	6879      	ldr	r1, [r7, #4]
 8009624:	4613      	mov	r3, r2
 8009626:	009b      	lsls	r3, r3, #2
 8009628:	4413      	add	r3, r2
 800962a:	00db      	lsls	r3, r3, #3
 800962c:	440b      	add	r3, r1
 800962e:	333c      	adds	r3, #60	@ 0x3c
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	78fb      	ldrb	r3, [r7, #3]
 8009634:	4619      	mov	r1, r3
 8009636:	f7fe fe7f 	bl	8008338 <USBD_LL_DataInStage>
}
 800963a:	bf00      	nop
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b082      	sub	sp, #8
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 8009650:	4618      	mov	r0, r3
 8009652:	f7fe ff8f 	bl	8008574 <USBD_LL_SOF>
}
 8009656:	bf00      	nop
 8009658:	3708      	adds	r7, #8
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b084      	sub	sp, #16
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009666:	2301      	movs	r3, #1
 8009668:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	2b02      	cmp	r3, #2
 8009670:	d001      	beq.n	8009676 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009672:	f7f7 fae3 	bl	8000c3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 800967c:	7bfa      	ldrb	r2, [r7, #15]
 800967e:	4611      	mov	r1, r2
 8009680:	4618      	mov	r0, r3
 8009682:	f7fe ff3f 	bl	8008504 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 800968c:	4618      	mov	r0, r3
 800968e:	f7fe fef8 	bl	8008482 <USBD_LL_Reset>
}
 8009692:	bf00      	nop
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
	...

0800969c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fe ff39 	bl	8008522 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d005      	beq.n	80096c4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80096b8:	4b04      	ldr	r3, [pc, #16]	@ (80096cc <HAL_PCD_SuspendCallback+0x30>)
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	4a03      	ldr	r2, [pc, #12]	@ (80096cc <HAL_PCD_SuspendCallback+0x30>)
 80096be:	f043 0306 	orr.w	r3, r3, #6
 80096c2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80096c4:	bf00      	nop
 80096c6:	3708      	adds	r7, #8
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	e000ed00 	.word	0xe000ed00

080096d0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 32ec 	ldr.w	r3, [r3, #748]	@ 0x2ec
 80096de:	4618      	mov	r0, r3
 80096e0:	f7fe ff33 	bl	800854a <USBD_LL_Resume>
}
 80096e4:	bf00      	nop
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 80096f4:	4a28      	ldr	r2, [pc, #160]	@ (8009798 <USBD_LL_Init+0xac>)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8c2 32ec 	str.w	r3, [r2, #748]	@ 0x2ec
  pdev->pData = &hpcd_USB_FS;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	4a26      	ldr	r2, [pc, #152]	@ (8009798 <USBD_LL_Init+0xac>)
 8009700:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 8009704:	4b24      	ldr	r3, [pc, #144]	@ (8009798 <USBD_LL_Init+0xac>)
 8009706:	4a25      	ldr	r2, [pc, #148]	@ (800979c <USBD_LL_Init+0xb0>)
 8009708:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800970a:	4b23      	ldr	r3, [pc, #140]	@ (8009798 <USBD_LL_Init+0xac>)
 800970c:	2208      	movs	r2, #8
 800970e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009710:	4b21      	ldr	r3, [pc, #132]	@ (8009798 <USBD_LL_Init+0xac>)
 8009712:	2202      	movs	r2, #2
 8009714:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8009716:	4b20      	ldr	r3, [pc, #128]	@ (8009798 <USBD_LL_Init+0xac>)
 8009718:	2200      	movs	r2, #0
 800971a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800971c:	4b1e      	ldr	r3, [pc, #120]	@ (8009798 <USBD_LL_Init+0xac>)
 800971e:	2200      	movs	r2, #0
 8009720:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8009722:	4b1d      	ldr	r3, [pc, #116]	@ (8009798 <USBD_LL_Init+0xac>)
 8009724:	2200      	movs	r2, #0
 8009726:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009728:	481b      	ldr	r0, [pc, #108]	@ (8009798 <USBD_LL_Init+0xac>)
 800972a:	f7f8 fd71 	bl	8002210 <HAL_PCD_Init>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d001      	beq.n	8009738 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8009734:	f7f7 fa82 	bl	8000c3c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800973e:	2318      	movs	r3, #24
 8009740:	2200      	movs	r2, #0
 8009742:	2100      	movs	r1, #0
 8009744:	f7fa fa8f 	bl	8003c66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800974e:	2358      	movs	r3, #88	@ 0x58
 8009750:	2200      	movs	r2, #0
 8009752:	2180      	movs	r1, #128	@ 0x80
 8009754:	f7fa fa87 	bl	8003c66 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800975e:	23c0      	movs	r3, #192	@ 0xc0
 8009760:	2200      	movs	r2, #0
 8009762:	2181      	movs	r1, #129	@ 0x81
 8009764:	f7fa fa7f 	bl	8003c66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800976e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8009772:	2200      	movs	r2, #0
 8009774:	2101      	movs	r1, #1
 8009776:	f7fa fa76 	bl	8003c66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009780:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009784:	2200      	movs	r2, #0
 8009786:	2182      	movs	r1, #130	@ 0x82
 8009788:	f7fa fa6d 	bl	8003c66 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3708      	adds	r7, #8
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	20000f98 	.word	0x20000f98
 800979c:	40005c00 	.word	0x40005c00

080097a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b084      	sub	sp, #16
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097a8:	2300      	movs	r3, #0
 80097aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80097b6:	4618      	mov	r0, r3
 80097b8:	f7f8 fe29 	bl	800240e <HAL_PCD_Start>
 80097bc:	4603      	mov	r3, r0
 80097be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097c0:	7bfb      	ldrb	r3, [r7, #15]
 80097c2:	4618      	mov	r0, r3
 80097c4:	f000 f94e 	bl	8009a64 <USBD_Get_USB_Status>
 80097c8:	4603      	mov	r3, r0
 80097ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3710      	adds	r7, #16
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b084      	sub	sp, #16
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
 80097de:	4608      	mov	r0, r1
 80097e0:	4611      	mov	r1, r2
 80097e2:	461a      	mov	r2, r3
 80097e4:	4603      	mov	r3, r0
 80097e6:	70fb      	strb	r3, [r7, #3]
 80097e8:	460b      	mov	r3, r1
 80097ea:	70bb      	strb	r3, [r7, #2]
 80097ec:	4613      	mov	r3, r2
 80097ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097f0:	2300      	movs	r3, #0
 80097f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097f4:	2300      	movs	r3, #0
 80097f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80097fe:	78bb      	ldrb	r3, [r7, #2]
 8009800:	883a      	ldrh	r2, [r7, #0]
 8009802:	78f9      	ldrb	r1, [r7, #3]
 8009804:	f7f8 ff7e 	bl	8002704 <HAL_PCD_EP_Open>
 8009808:	4603      	mov	r3, r0
 800980a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	4618      	mov	r0, r3
 8009810:	f000 f928 	bl	8009a64 <USBD_Get_USB_Status>
 8009814:	4603      	mov	r3, r0
 8009816:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009818:	7bbb      	ldrb	r3, [r7, #14]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}

08009822 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009822:	b580      	push	{r7, lr}
 8009824:	b084      	sub	sp, #16
 8009826:	af00      	add	r7, sp, #0
 8009828:	6078      	str	r0, [r7, #4]
 800982a:	460b      	mov	r3, r1
 800982c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800982e:	2300      	movs	r3, #0
 8009830:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009832:	2300      	movs	r3, #0
 8009834:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800983c:	78fa      	ldrb	r2, [r7, #3]
 800983e:	4611      	mov	r1, r2
 8009840:	4618      	mov	r0, r3
 8009842:	f7f8 ffbc 	bl	80027be <HAL_PCD_EP_Close>
 8009846:	4603      	mov	r3, r0
 8009848:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800984a:	7bfb      	ldrb	r3, [r7, #15]
 800984c:	4618      	mov	r0, r3
 800984e:	f000 f909 	bl	8009a64 <USBD_Get_USB_Status>
 8009852:	4603      	mov	r3, r0
 8009854:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009856:	7bbb      	ldrb	r3, [r7, #14]
}
 8009858:	4618      	mov	r0, r3
 800985a:	3710      	adds	r7, #16
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	460b      	mov	r3, r1
 800986a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800986c:	2300      	movs	r3, #0
 800986e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009870:	2300      	movs	r3, #0
 8009872:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800987a:	78fa      	ldrb	r2, [r7, #3]
 800987c:	4611      	mov	r1, r2
 800987e:	4618      	mov	r0, r3
 8009880:	f7f9 f864 	bl	800294c <HAL_PCD_EP_SetStall>
 8009884:	4603      	mov	r3, r0
 8009886:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009888:	7bfb      	ldrb	r3, [r7, #15]
 800988a:	4618      	mov	r0, r3
 800988c:	f000 f8ea 	bl	8009a64 <USBD_Get_USB_Status>
 8009890:	4603      	mov	r3, r0
 8009892:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009894:	7bbb      	ldrb	r3, [r7, #14]
}
 8009896:	4618      	mov	r0, r3
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800989e:	b580      	push	{r7, lr}
 80098a0:	b084      	sub	sp, #16
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
 80098a6:	460b      	mov	r3, r1
 80098a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098aa:	2300      	movs	r3, #0
 80098ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098ae:	2300      	movs	r3, #0
 80098b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80098b8:	78fa      	ldrb	r2, [r7, #3]
 80098ba:	4611      	mov	r1, r2
 80098bc:	4618      	mov	r0, r3
 80098be:	f7f9 f8a5 	bl	8002a0c <HAL_PCD_EP_ClrStall>
 80098c2:	4603      	mov	r3, r0
 80098c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098c6:	7bfb      	ldrb	r3, [r7, #15]
 80098c8:	4618      	mov	r0, r3
 80098ca:	f000 f8cb 	bl	8009a64 <USBD_Get_USB_Status>
 80098ce:	4603      	mov	r3, r0
 80098d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3710      	adds	r7, #16
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098dc:	b480      	push	{r7}
 80098de:	b085      	sub	sp, #20
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	460b      	mov	r3, r1
 80098e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80098ee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80098f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	da0c      	bge.n	8009912 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80098f8:	78fb      	ldrb	r3, [r7, #3]
 80098fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098fe:	68f9      	ldr	r1, [r7, #12]
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	4613      	mov	r3, r2
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	4413      	add	r3, r2
 8009908:	00db      	lsls	r3, r3, #3
 800990a:	440b      	add	r3, r1
 800990c:	3302      	adds	r3, #2
 800990e:	781b      	ldrb	r3, [r3, #0]
 8009910:	e00b      	b.n	800992a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009912:	78fb      	ldrb	r3, [r7, #3]
 8009914:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009918:	68f9      	ldr	r1, [r7, #12]
 800991a:	4613      	mov	r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	4413      	add	r3, r2
 8009920:	00db      	lsls	r3, r3, #3
 8009922:	440b      	add	r3, r1
 8009924:	f503 73b5 	add.w	r3, r3, #362	@ 0x16a
 8009928:	781b      	ldrb	r3, [r3, #0]
  }
}
 800992a:	4618      	mov	r0, r3
 800992c:	3714      	adds	r7, #20
 800992e:	46bd      	mov	sp, r7
 8009930:	bc80      	pop	{r7}
 8009932:	4770      	bx	lr

08009934 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
 800993c:	460b      	mov	r3, r1
 800993e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009940:	2300      	movs	r3, #0
 8009942:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009944:	2300      	movs	r3, #0
 8009946:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800994e:	78fa      	ldrb	r2, [r7, #3]
 8009950:	4611      	mov	r1, r2
 8009952:	4618      	mov	r0, r3
 8009954:	f7f8 feb1 	bl	80026ba <HAL_PCD_SetAddress>
 8009958:	4603      	mov	r3, r0
 800995a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800995c:	7bfb      	ldrb	r3, [r7, #15]
 800995e:	4618      	mov	r0, r3
 8009960:	f000 f880 	bl	8009a64 <USBD_Get_USB_Status>
 8009964:	4603      	mov	r3, r0
 8009966:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009968:	7bbb      	ldrb	r3, [r7, #14]
}
 800996a:	4618      	mov	r0, r3
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b086      	sub	sp, #24
 8009976:	af00      	add	r7, sp, #0
 8009978:	60f8      	str	r0, [r7, #12]
 800997a:	607a      	str	r2, [r7, #4]
 800997c:	461a      	mov	r2, r3
 800997e:	460b      	mov	r3, r1
 8009980:	72fb      	strb	r3, [r7, #11]
 8009982:	4613      	mov	r3, r2
 8009984:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009986:	2300      	movs	r3, #0
 8009988:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800998a:	2300      	movs	r3, #0
 800998c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009994:	893b      	ldrh	r3, [r7, #8]
 8009996:	7af9      	ldrb	r1, [r7, #11]
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	f7f8 ffa0 	bl	80028de <HAL_PCD_EP_Transmit>
 800999e:	4603      	mov	r3, r0
 80099a0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099a2:	7dfb      	ldrb	r3, [r7, #23]
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 f85d 	bl	8009a64 <USBD_Get_USB_Status>
 80099aa:	4603      	mov	r3, r0
 80099ac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099ae:	7dbb      	ldrb	r3, [r7, #22]
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3718      	adds	r7, #24
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b086      	sub	sp, #24
 80099bc:	af00      	add	r7, sp, #0
 80099be:	60f8      	str	r0, [r7, #12]
 80099c0:	607a      	str	r2, [r7, #4]
 80099c2:	461a      	mov	r2, r3
 80099c4:	460b      	mov	r3, r1
 80099c6:	72fb      	strb	r3, [r7, #11]
 80099c8:	4613      	mov	r3, r2
 80099ca:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099cc:	2300      	movs	r3, #0
 80099ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099d0:	2300      	movs	r3, #0
 80099d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80099da:	893b      	ldrh	r3, [r7, #8]
 80099dc:	7af9      	ldrb	r1, [r7, #11]
 80099de:	687a      	ldr	r2, [r7, #4]
 80099e0:	f7f8 ff35 	bl	800284e <HAL_PCD_EP_Receive>
 80099e4:	4603      	mov	r3, r0
 80099e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099e8:	7dfb      	ldrb	r3, [r7, #23]
 80099ea:	4618      	mov	r0, r3
 80099ec:	f000 f83a 	bl	8009a64 <USBD_Get_USB_Status>
 80099f0:	4603      	mov	r3, r0
 80099f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099f4:	7dbb      	ldrb	r3, [r7, #22]
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3718      	adds	r7, #24
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b082      	sub	sp, #8
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
 8009a06:	460b      	mov	r3, r1
 8009a08:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a10:	78fa      	ldrb	r2, [r7, #3]
 8009a12:	4611      	mov	r1, r2
 8009a14:	4618      	mov	r0, r3
 8009a16:	f7f8 ff4b 	bl	80028b0 <HAL_PCD_EP_GetRxCount>
 8009a1a:	4603      	mov	r3, r0
}
 8009a1c:	4618      	mov	r0, r3
 8009a1e:	3708      	adds	r7, #8
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009a2c:	4b02      	ldr	r3, [pc, #8]	@ (8009a38 <USBD_static_malloc+0x14>)
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	370c      	adds	r7, #12
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bc80      	pop	{r7}
 8009a36:	4770      	bx	lr
 8009a38:	20001288 	.word	0x20001288

08009a3c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]

}
 8009a44:	bf00      	nop
 8009a46:	370c      	adds	r7, #12
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bc80      	pop	{r7}
 8009a4c:	4770      	bx	lr

08009a4e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a4e:	b480      	push	{r7}
 8009a50:	b083      	sub	sp, #12
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	460b      	mov	r3, r1
 8009a58:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009a5a:	bf00      	nop
 8009a5c:	370c      	adds	r7, #12
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bc80      	pop	{r7}
 8009a62:	4770      	bx	lr

08009a64 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a64:	b480      	push	{r7}
 8009a66:	b085      	sub	sp, #20
 8009a68:	af00      	add	r7, sp, #0
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a72:	79fb      	ldrb	r3, [r7, #7]
 8009a74:	2b03      	cmp	r3, #3
 8009a76:	d817      	bhi.n	8009aa8 <USBD_Get_USB_Status+0x44>
 8009a78:	a201      	add	r2, pc, #4	@ (adr r2, 8009a80 <USBD_Get_USB_Status+0x1c>)
 8009a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a7e:	bf00      	nop
 8009a80:	08009a91 	.word	0x08009a91
 8009a84:	08009a97 	.word	0x08009a97
 8009a88:	08009a9d 	.word	0x08009a9d
 8009a8c:	08009aa3 	.word	0x08009aa3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009a90:	2300      	movs	r3, #0
 8009a92:	73fb      	strb	r3, [r7, #15]
    break;
 8009a94:	e00b      	b.n	8009aae <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009a96:	2302      	movs	r3, #2
 8009a98:	73fb      	strb	r3, [r7, #15]
    break;
 8009a9a:	e008      	b.n	8009aae <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	73fb      	strb	r3, [r7, #15]
    break;
 8009aa0:	e005      	b.n	8009aae <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009aa2:	2302      	movs	r3, #2
 8009aa4:	73fb      	strb	r3, [r7, #15]
    break;
 8009aa6:	e002      	b.n	8009aae <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009aa8:	2302      	movs	r3, #2
 8009aaa:	73fb      	strb	r3, [r7, #15]
    break;
 8009aac:	bf00      	nop
  }
  return usb_status;
 8009aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3714      	adds	r7, #20
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bc80      	pop	{r7}
 8009ab8:	4770      	bx	lr
 8009aba:	bf00      	nop

08009abc <memset>:
 8009abc:	4603      	mov	r3, r0
 8009abe:	4402      	add	r2, r0
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d100      	bne.n	8009ac6 <memset+0xa>
 8009ac4:	4770      	bx	lr
 8009ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8009aca:	e7f9      	b.n	8009ac0 <memset+0x4>

08009acc <__libc_init_array>:
 8009acc:	b570      	push	{r4, r5, r6, lr}
 8009ace:	2600      	movs	r6, #0
 8009ad0:	4d0c      	ldr	r5, [pc, #48]	@ (8009b04 <__libc_init_array+0x38>)
 8009ad2:	4c0d      	ldr	r4, [pc, #52]	@ (8009b08 <__libc_init_array+0x3c>)
 8009ad4:	1b64      	subs	r4, r4, r5
 8009ad6:	10a4      	asrs	r4, r4, #2
 8009ad8:	42a6      	cmp	r6, r4
 8009ada:	d109      	bne.n	8009af0 <__libc_init_array+0x24>
 8009adc:	f000 f81a 	bl	8009b14 <_init>
 8009ae0:	2600      	movs	r6, #0
 8009ae2:	4d0a      	ldr	r5, [pc, #40]	@ (8009b0c <__libc_init_array+0x40>)
 8009ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8009b10 <__libc_init_array+0x44>)
 8009ae6:	1b64      	subs	r4, r4, r5
 8009ae8:	10a4      	asrs	r4, r4, #2
 8009aea:	42a6      	cmp	r6, r4
 8009aec:	d105      	bne.n	8009afa <__libc_init_array+0x2e>
 8009aee:	bd70      	pop	{r4, r5, r6, pc}
 8009af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009af4:	4798      	blx	r3
 8009af6:	3601      	adds	r6, #1
 8009af8:	e7ee      	b.n	8009ad8 <__libc_init_array+0xc>
 8009afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009afe:	4798      	blx	r3
 8009b00:	3601      	adds	r6, #1
 8009b02:	e7f2      	b.n	8009aea <__libc_init_array+0x1e>
 8009b04:	08009ba8 	.word	0x08009ba8
 8009b08:	08009ba8 	.word	0x08009ba8
 8009b0c:	08009ba8 	.word	0x08009ba8
 8009b10:	08009bac 	.word	0x08009bac

08009b14 <_init>:
 8009b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b16:	bf00      	nop
 8009b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b1a:	bc08      	pop	{r3}
 8009b1c:	469e      	mov	lr, r3
 8009b1e:	4770      	bx	lr

08009b20 <_fini>:
 8009b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b22:	bf00      	nop
 8009b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b26:	bc08      	pop	{r3}
 8009b28:	469e      	mov	lr, r3
 8009b2a:	4770      	bx	lr
