{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.049999999999999996,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.762,
          "height": 1.524,
          "width": 1.524
        },
        "silk_line_width": 0.12,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "min_clearance": 0.254
        }
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "connection_width": "warning",
        "copper_edge_clearance": "error",
        "copper_sliver": "warning",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint": "error",
        "footprint_type_mismatch": "ignore",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "isolated_copper": "warning",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "lib_footprint_issues": "warning",
        "lib_footprint_mismatch": "warning",
        "malformed_courtyard": "error",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "warning",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_edge_clearance": "warning",
        "silk_over_copper": "warning",
        "silk_overlap": "warning",
        "skew_out_of_range": "error",
        "solder_mask_bridge": "error",
        "starved_thermal": "error",
        "text_height": "warning",
        "text_thickness": "warning",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "max_error": 0.005,
        "min_clearance": 0.0,
        "min_connection": 0.0,
        "min_copper_edge_clearance": 0.024999999999999998,
        "min_hole_clearance": 0.25,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_resolved_spokes": 2,
        "min_silk_clearance": 0.0,
        "min_text_height": 0.7999999999999999,
        "min_text_thickness": 0.08,
        "min_through_hole_diameter": 0.3,
        "min_track_width": 0.19999999999999998,
        "min_via_annular_width": 0.09999999999999999,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_to_copper_clearance": 0.0,
        "use_height_for_length_calcs": true
      },
      "teardrop_options": [
        {
          "td_allow_use_two_tracks": true,
          "td_curve_segcount": 5,
          "td_on_pad_in_zone": false,
          "td_onpadsmd": true,
          "td_onroundshapesonly": false,
          "td_ontrackend": false,
          "td_onviapad": true
        }
      ],
      "teardrop_parameters": [
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_round_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_rect_shape",
          "td_width_to_size_filter_ratio": 0.9
        },
        {
          "td_curve_segcount": 0,
          "td_height_ratio": 1.0,
          "td_length_ratio": 0.5,
          "td_maxheight": 2.0,
          "td_maxlen": 1.0,
          "td_target_name": "td_track_end",
          "td_width_to_size_filter_ratio": 0.9
        }
      ],
      "track_widths": [
        0.0,
        0.2,
        0.25,
        0.5
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        },
        {
          "diameter": 0.8,
          "drill": 0.4
        }
      ],
      "zones_allow_external_fillets": false
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "conflicting_netclasses": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "endpoint_off_grid": "warning",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "missing_bidi_pin": "warning",
      "missing_input_pin": "warning",
      "missing_power_pin": "error",
      "missing_unit": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "simulation_model_issue": "ignore",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "USB_panel.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_0-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_1-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_10-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_11-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_12-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_13-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_14-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_15-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_16-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_17-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_18-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_19-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_2-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_3-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_4-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_5-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_6-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_7-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_8-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      },
      {
        "bus_width": 12,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Board_9-Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6
      }
    ],
    "meta": {
      "version": 3
    },
    "net_colors": null,
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D1-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D17-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D8-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD1+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD1-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D4-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D2-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+5V"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D3-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D15-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GND"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD2-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GP27"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+3V3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D9-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD2+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D16-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D11-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D10-K)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GP26"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GN26"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GN27"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D15-A)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+3V3"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-+5V"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD1+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD1-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD2+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/FPD2-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/US1VBUS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-/US2VBUS"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GN26"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GN27"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GND"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GP26"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-GP27"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_0-Default",
        "pattern": "Board_0-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GND"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D2-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD2+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GP26"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D9-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD1-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D10-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D1-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GN27"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD2-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D15-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD1+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D8-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GP27"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D4-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+5V"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D17-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D16-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D3-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D15-K)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GN26"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+3V3"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D11-A)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+3V3"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-+5V"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD1+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD1-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD2+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/FPD2-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/US1VBUS"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-/US2VBUS"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GN26"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GN27"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GND"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GP26"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-GP27"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_1-Default",
        "pattern": "Board_1-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+5V"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D8-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D15-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD1+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D11-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD1-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D10-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D9-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD2+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D15-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D4-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D17-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D2-A)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GND"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D1-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GP27"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GN26"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GN27"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GP26"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+3V3"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D16-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D3-K)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD2-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+3V3"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-+5V"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD1+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD1-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD2+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/FPD2-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/US1VBUS"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-/US2VBUS"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GN26"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GN27"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GND"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GP26"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-GP27"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_2-Default",
        "pattern": "Board_2-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D4-A)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GN26"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD1-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D1-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D16-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D8-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GP26"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D10-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D15-A)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD2+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GND"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GN27"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D11-A)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD2-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-+5V"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D17-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GP27"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D3-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D15-K)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D9-A)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D2-A)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-+3V3"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD1+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-+3V3"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-+5V"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD1+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD1-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD2+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/FPD2-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/US1VBUS"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-/US2VBUS"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GN26"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GN27"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GND"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GP26"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-GP27"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_3-Default",
        "pattern": "Board_3-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D2-A)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GP27"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GP26"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D9-A)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-+3V3"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D10-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD1+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-+5V"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GN27"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D4-A)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D15-A)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D8-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GN26"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GND"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD2-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D1-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D16-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D11-A)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D17-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD1-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D3-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD2+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D15-K)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-+3V3"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-+5V"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD1+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD1-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD2+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/FPD2-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/US1VBUS"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-/US2VBUS"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GN26"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GN27"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GND"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GP26"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-GP27"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_4-Default",
        "pattern": "Board_4-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D3-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D8-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD1+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D11-A)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD1-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D15-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D1-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D4-A)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D10-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D17-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-+5V"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D15-A)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GP26"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GP27"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GN27"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-+3V3"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D2-A)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD2-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D16-K)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D9-A)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD2+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GND"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GN26"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-+3V3"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-+5V"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD1+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD1-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD2+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/FPD2-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/US1VBUS"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-/US2VBUS"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GN26"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GN27"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GND"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GP26"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-GP27"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_5-Default",
        "pattern": "Board_5-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD2+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GP26"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D8-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-+5V"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D15-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D4-A)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D9-A)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D17-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D16-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GN27"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D3-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD1+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D10-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GND"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD2-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GP27"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D2-A)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-+3V3"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GN26"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D15-A)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D11-A)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D1-K)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD1-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-+3V3"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-+5V"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD1+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD1-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD2+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/FPD2-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/US1VBUS"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-/US2VBUS"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GN26"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GN27"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GND"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GP26"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-GP27"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_6-Default",
        "pattern": "Board_6-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD1-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D1-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D9-A)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GN26"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GP26"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD1+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D11-A)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D17-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD2+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D15-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D8-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D10-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D15-A)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D16-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D3-K)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GP27"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D4-A)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D2-A)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-+3V3"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD2-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GN27"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-+5V"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GND"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-+3V3"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-+5V"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD1+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD1-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD2+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/FPD2-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/US1VBUS"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-/US2VBUS"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GN26"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GN27"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GND"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GP26"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-GP27"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_7-Default",
        "pattern": "Board_7-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GN27"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D16-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GP26"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D1-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D3-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D11-A)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD1-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GN26"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D15-A)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D8-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D4-A)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD2-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-+3V3"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GND"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D10-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D9-A)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD2+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD1+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D17-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GP27"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D15-K)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D2-A)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-+5V"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-+3V3"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-+5V"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD1+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD1-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD2+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/FPD2-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/US1VBUS"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-/US2VBUS"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GN26"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GN27"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GND"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GP26"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-GP27"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_8-Default",
        "pattern": "Board_8-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D1-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D2-A)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D3-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D8-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GN27"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D17-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD2-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD1+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD1-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D15-A)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GP27"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GP26"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD2+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D10-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D11-A)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GN26"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D16-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-+5V"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-+3V3"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D4-A)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GND"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D15-K)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D9-A)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-+3V3"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-+5V"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD1+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD1-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD2+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/FPD2-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/US1VBUS"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-/US2VBUS"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GN26"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GN27"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GND"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GP26"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-GP27"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_9-Default",
        "pattern": "Board_9-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D9-A)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D11-A)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GND"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D8-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD1+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GP27"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD2-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D16-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GN27"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GP26"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D15-A)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D17-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D15-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D4-A)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-+3V3"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD2+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-+5V"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D3-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D10-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D1-K)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D2-A)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GN26"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD1-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-+3V3"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-+5V"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD1+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD1-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD2+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/FPD2-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/US1VBUS"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-/US2VBUS"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GN26"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GN27"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GND"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GP26"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-GP27"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_10-Default",
        "pattern": "Board_10-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD1-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D1-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D17-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D2-A)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD1+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GN27"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D11-A)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D4-A)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-+3V3"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GP26"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D9-A)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD2-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GP27"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-+5V"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D10-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD2+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D15-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D15-A)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D8-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D3-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D16-K)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GN26"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GND"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-+3V3"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-+5V"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD1+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD1-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD2+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/FPD2-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/US1VBUS"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-/US2VBUS"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GN26"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GN27"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GND"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GP26"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-GP27"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_11-Default",
        "pattern": "Board_11-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D4-A)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD1+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D10-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D9-A)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-+3V3"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD1-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D3-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D16-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD2+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D2-A)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GND"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D8-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D15-A)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-+5V"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GP27"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D1-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GN26"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D15-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GP26"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD2-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D11-A)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GN27"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D17-K)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-+3V3"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-+5V"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD1+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD1-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD2+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/FPD2-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/US1VBUS"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-/US2VBUS"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GN26"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GN27"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GND"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GP26"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-GP27"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_12-Default",
        "pattern": "Board_12-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-+5V"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D16-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D4-A)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D17-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD1+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GN27"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D2-A)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D9-A)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D1-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GND"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D11-A)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D10-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D15-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GN26"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD2-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD1-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GP27"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-+3V3"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D3-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD2+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D8-K)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GP26"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D15-A)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-+3V3"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-+5V"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD1+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD1-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD2+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/FPD2-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/US1VBUS"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-/US2VBUS"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GN26"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GN27"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GND"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GP26"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-GP27"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_13-Default",
        "pattern": "Board_13-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D9-A)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-+3V3"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D3-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D15-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD2+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D16-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D1-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GN27"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D15-A)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GND"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D4-A)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GN26"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD1-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D8-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D2-A)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D10-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GP27"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD2-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D17-K)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D11-A)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD1+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GP26"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-+5V"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-+3V3"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-+5V"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD1+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD1-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD2+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/FPD2-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/US1VBUS"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-/US2VBUS"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GN26"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GN27"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GND"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GP26"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-GP27"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_14-Default",
        "pattern": "Board_14-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D17-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD2-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD2+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GP27"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D15-A)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D16-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D10-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D9-A)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D3-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D8-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GN27"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD1+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D2-A)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GND"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-+5V"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GN26"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GP26"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD1-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D4-A)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-+3V3"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D15-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D1-K)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D11-A)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-+3V3"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-+5V"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD1+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD1-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD2+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/FPD2-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/US1VBUS"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-/US2VBUS"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GN26"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GN27"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GND"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GP26"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-GP27"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_15-Default",
        "pattern": "Board_15-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D3-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D8-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-+3V3"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GN26"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GND"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D11-A)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD1+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D17-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D10-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D15-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D4-A)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD2+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GN27"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD1-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D15-A)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D2-A)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD2-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-+5V"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GP27"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GP26"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D9-A)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D1-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D16-K)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-+3V3"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-+5V"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD1+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD1-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD2+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/FPD2-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/US1VBUS"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-/US2VBUS"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GN26"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GN27"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GND"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GP26"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-GP27"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_16-Default",
        "pattern": "Board_16-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D15-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D1-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D4-A)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D8-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D9-A)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GN27"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD2-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-+5V"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GP27"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D17-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D10-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D3-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D2-A)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD2+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD1-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D11-A)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D15-A)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GP26"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D16-K)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-+3V3"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GND"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GN26"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD1+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-+3V3"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-+5V"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD1+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD1-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD2+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/FPD2-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/US1VBUS"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-/US2VBUS"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GN26"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GN27"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GND"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GP26"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-GP27"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_17-Default",
        "pattern": "Board_17-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GP26"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-+3V3"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D15-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD2+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D17-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D11-A)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D16-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD1+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GND"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GN27"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D2-A)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-+5V"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D15-A)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D8-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD1-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D10-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D3-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D4-A)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GN26"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D1-K)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D9-A)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GP27"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD2-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-+3V3"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-+5V"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD1+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD1-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD2+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/FPD2-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/US1VBUS"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-/US2VBUS"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GN26"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GN27"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GND"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GP26"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-GP27"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_18-Default",
        "pattern": "Board_18-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GN26"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD1-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D17-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GP27"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD2+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D10-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D4-A)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D1-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D15-A)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GP26"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D9-A)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GN27"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD1+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D8-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D2-A)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-+3V3"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D15-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-+5V"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D3-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D11-A)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GND"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD2-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D16-K)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-+3V3"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-+5V"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD1+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD1-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD2+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/FPD2-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/US1VBUS"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-/US2VBUS"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GN26"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GN27"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GND"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GP26"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-GP27"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D1-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D10-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D11-Pad2)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D15-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D15-Pad2)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D16-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D17-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D2-Pad2)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D3-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D4-Pad2)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D8-Pad1)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-Net-(D9-Pad2)"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB1_FPGA_PULL_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_D-"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_PULL_D+"
      },
      {
        "netclass": "Board_19-Default",
        "pattern": "Board_19-USB2_FPGA_PULL_D-"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "dashed_lines_dash_length_ratio": 12.0,
      "dashed_lines_gap_length_ratio": 3.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.375,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.15
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "",
    "spice_current_sheet_as_root": false,
    "spice_external_command": "spice \"%I\"",
    "spice_model_current_sheet_as_root": true,
    "spice_save_all_currents": false,
    "spice_save_all_voltages": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [],
  "text_variables": {}
}
