library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity SelectorAleatorio_tb is
--  Port ( );
end SelectorAleatorio_tb;

architecture Behavioral of SelectorAleatorio_tb is

SIGNAL clk_tb, rst_tb: STD_LOGIC := '0';
SIGNAL EstadoIn_tb: STD_LOGIC_VECTOR (2 DOWNTO 0) := "010";
SIGNAL PosicionD_tb: INTEGER RANGE 0 TO 10;
SIGNAL PosicionI_tb: INTEGER RANGE 5 TO 15;


COMPONENT SelectorAleatorio is
    GENERIC (WIDTH: INTEGER := 2);
    PORT (
            clk     : IN STD_LOGIC;
            rst: IN STD_LOGIC;
            EstadoIn: IN STD_LOGIC_VECTOR (2 DOWNTO 0);
            PosicionD: OUT INTEGER;
            PosicionI: OUT INTEGER
            );
END COMPONENT;


begin

inst_Selector: SelectorAleatorio
    PORT MAP (
        clk => clk_tb,
        rst => rst_tb,
        EstadoIn => EstadoIn_tb,
        PosicionD => PosicionD_tb,
        PosicionI => PosicionI_tb);        


clk_tb <= not(clk_tb) after 10 ns;
rst_tb <= '1';

end Behavioral;
