00000003    # reset tests sck_div

00000000    # sck_mode

00000000    # cs_id

0000000F    # cs_def

00000000    # cs_mode

00010001    # delay 0

00000001    # delay 1

00080000    # fmt

00000000    # tx_data

00000000    # tx_mark

00000000    # rx_mark

00000000    # ie reset

00000000    # ip reset

00000000    # fifo watermark and edge case tests

00000001

00000003

00000003

00000074    # spi_burst_send

00000063    # spi_burst_send

00000052    # spi_burst_send

00000041    # spi_burst_send

000000A1    # spi_burst_send

00000003

000000B2    # spi_burst_send

00000001

000000C3    # spi_burst_send

000000D4    # spi_burst_send

00000003

000000A4    # tx_data write test

00000001

000000B4    # tx_data write test

000000A5    # spi_burst_send    

000000B5    # spi_burst_send

000000C5    # spi_burst_send

000000D5    # spi_burst_send

000000A7    # spi_burst_send

000000B7    # spi_burst_send

000000C7    # spi_burst_send

00000002

000000D7    # spi_burst_send

00000000

00000011 #basic read write

000000FF    # first test sck_div

000000AE    # min sck_div first spi_burst_send

000000AD

000000AC

000000AB

000000AE

000000AD

000000AC

000000AB

000000AE

000000AD

000000AC

000000AB

000000AE

000000AD

000000AC

000000AB

000000A0

0000000B

000000F3

00000079

00000000

000000C0

00000011

00000020 #delay registers

00000032

00000048

000000AF

00000050

0000006B

00000011

00000015

00000010

00000010

00000010

00000010

00000010

00000010

00000011

00000011

00000011

00000011

00000011

00000011

00000011 #delay1

00000022

00000033

00000044

0000007B

00000021

00000032

00000043

00000054

00000066

00000077

00000088

00000099

00000066

00000077

00000088

00000099

00000065

00000076

00000087

00000098

00000048

000000DD

000000CC

000000BB

000000AA

000000DE

000000CD

000000BC

000000AB

000000CE hold mode deassert

000000F0 #fmt register

00000000

00000080

00000000

00000080

000000A8

000000F8

00000048

00000070

00000000 

00000008

00000003

00000017

0000000F

0000001F

00000001 #watermark interrupts

00000000 #read mip

00000000 #read tx ip

00000022 #clear 1 frame from rx fifo

00000000 # read recieve ip

00000002 #read recieve ip

00000000 #read mip

00000033 #clear frame

00000000 # read receive ip

00000044 #clear frame

00000055 #clear frame

00000001 #read tx ip

00000800 #read mip

00000022 #clear frame

00000000 #read rx ip

00000000 #read mip 94

00000002 #read rx ip

00000800 #read mip

00000033 #clear frame

00000000 #read rx wm

00000000 #read mip 99

