===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4594 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2874 ( 15.3%)    0.2874 ( 19.7%)  FIR Parser
    1.2342 ( 65.6%)    0.8110 ( 55.6%)  'firrtl.circuit' Pipeline
    0.1427 (  7.6%)    0.0782 (  5.4%)    'firrtl.module' Pipeline
    0.1269 (  6.7%)    0.0695 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0158 (  0.8%)    0.0086 (  0.6%)      LowerCHIRRTL
    0.0190 (  1.0%)    0.0190 (  1.3%)    InferWidths
    0.0646 (  3.4%)    0.0646 (  4.4%)    InferResets
    0.0036 (  0.2%)    0.0036 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0039 (  0.2%)    0.0039 (  0.3%)    PrefixModules
    0.0691 (  3.7%)    0.0691 (  4.7%)    LowerFIRRTLTypes
    0.7131 ( 37.9%)    0.3587 ( 24.6%)    'firrtl.module' Pipeline
    0.0923 (  4.9%)    0.0502 (  3.4%)      ExpandWhens
    0.6208 ( 33.0%)    0.3165 ( 21.7%)      Canonicalizer
    0.0271 (  1.4%)    0.0271 (  1.9%)    Inliner
    0.0317 (  1.7%)    0.0317 (  2.2%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1417 (  7.5%)    0.1417 (  9.7%)    'firrtl.module' Pipeline
    0.1417 (  7.5%)    0.1417 (  9.7%)      Canonicalizer
    0.0123 (  0.7%)    0.0123 (  0.8%)    CreateSiFiveMetadata
    0.0042 (  0.2%)    0.0042 (  0.3%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.1042 (  5.5%)    0.1042 (  7.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1662 (  8.8%)    0.1662 ( 11.4%)  'hw.module' Pipeline
    0.0202 (  1.1%)    0.0202 (  1.4%)    HWCleanup
    0.0377 (  2.0%)    0.0377 (  2.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0873 (  4.6%)    0.0873 (  6.0%)    Canonicalizer
    0.0015 (  0.1%)    0.0015 (  0.1%)    HWLegalizeModules
    0.0195 (  1.0%)    0.0195 (  1.3%)    PrettifyVerilog
    0.0894 (  4.7%)    0.0894 (  6.1%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.8826 (100.0%)    1.4594 (100.0%)  Total

{
  totalTime: 1.47,
  maxMemory: 73113600
}
