v 20110115 2
C 40000 40000 0 0 0 title-B.sym
T 53900 40100 9 14 1 0 0 0 1
Russell Steicke
T 50000 40700 9 14 1 0 0 0 1
Tapdie
C 40800 45200 1 0 0 EMBEDDEDATtiny84V.sym
[
B 40800 45400 3100 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 41300 50500 5 10 0 0 0 0 1
footprint=DIP14
}
P 41800 45200 41800 45400 1 0 0
{
T 41800 45200 5 10 0 0 0 0 1
pintype=pwr
T 42145 45600 5 8 1 1 180 0 1
pinlabel=GND
T 41595 45350 5 8 1 1 180 6 1
pinnumber=14
T 41800 45200 5 10 0 0 0 0 1
pinseq=14
}
P 41800 49700 41800 49500 1 0 0
{
T 41800 49700 5 10 0 0 0 0 1
pintype=pwr
T 41555 49400 5 8 1 1 180 6 1
pinlabel=VCC
T 41705 49750 5 8 1 1 180 0 1
pinnumber=1
T 41800 49700 5 10 0 0 0 0 1
pinseq=1
}
P 44100 48500 43900 48500 1 0 0
{
T 44100 48500 5 10 0 0 180 0 1
pintype=io
T 43845 48495 5 8 1 1 0 6 1
pinlabel=(PCINT11/\_RESET\_/dW) PB3
T 43995 48545 5 8 1 1 0 0 1
pinnumber=4
T 44100 48500 5 10 0 0 180 0 1
pinseq=4
}
P 44100 49100 43900 49100 1 0 0
{
T 44100 49100 5 10 0 0 180 0 1
pintype=io
T 43845 49095 5 8 1 1 0 6 1
pinlabel=(PCINT8/XTAL1/CLKI) PB0
T 43995 49145 5 8 1 1 0 0 1
pinnumber=2
T 44100 49100 5 10 0 0 180 0 1
pinseq=2
}
P 44100 48800 43900 48800 1 0 0
{
T 44100 48800 5 10 0 0 180 0 1
pintype=io
T 43845 48795 5 8 1 1 0 6 1
pinlabel=(PCINT9/XTAL2) PB1
T 43995 48845 5 8 1 1 0 0 1
pinnumber=3
T 44100 48800 5 10 0 0 180 0 1
pinseq=3
}
P 44100 48200 43900 48200 1 0 0
{
T 44100 48200 5 10 0 0 180 0 1
pintype=io
T 43845 48195 5 8 1 1 0 6 1
pinlabel=(PCINT10/INT0/OC0A/CKOUT) PB2
T 43995 48245 5 8 1 1 0 0 1
pinnumber=5
T 44100 48200 5 10 0 0 180 0 1
pinseq=5
}
P 44100 47900 43900 47900 1 0 0
{
T 44100 47900 5 10 0 0 180 0 1
pintype=io
T 43845 47895 5 8 1 1 0 6 1
pinlabel=(PCINT7/ICP/OC0B/ADC7) PA7
T 43995 47945 5 8 1 1 0 0 1
pinnumber=6
T 44100 47900 5 10 0 0 180 0 1
pinseq=6
}
P 44100 47600 43900 47600 1 0 0
{
T 44100 47600 5 10 0 0 180 0 1
pintype=io
T 43845 47595 5 8 1 1 0 6 1
pinlabel=(PCINT6/OC1A/SDA/MOSI/DI/ADC6) PA6
T 43995 47645 5 8 1 1 0 0 1
pinnumber=7
T 44100 47600 5 10 0 0 180 0 1
pinseq=7
}
P 44100 47300 43900 47300 1 0 0
{
T 44100 47300 5 10 0 0 180 0 1
pintype=io
T 43845 47295 5 8 1 1 0 6 1
pinlabel=(PCINT5/OC1B/MISO/DO/ADC5) PA5
T 43995 47345 5 8 1 1 0 0 1
pinnumber=8
T 44100 47300 5 10 0 0 180 0 1
pinseq=8
}
P 44100 47000 43900 47000 1 0 0
{
T 44100 47000 5 10 0 0 180 0 1
pintype=io
T 43845 46995 5 8 1 1 0 6 1
pinlabel=(PCINT4/T1/SCL/USCK/ADC4) PA4
T 43995 47045 5 8 1 1 0 0 1
pinnumber=9
T 44100 47000 5 10 0 0 180 0 1
pinseq=9
}
P 44100 46700 43900 46700 1 0 0
{
T 44100 46700 5 10 0 0 180 0 1
pintype=io
T 43845 46695 5 8 1 1 0 6 1
pinlabel=(PCINT3/T0/ADC3) PA3
T 43995 46745 5 8 1 1 0 0 1
pinnumber=10
T 44100 46700 5 10 0 0 180 0 1
pinseq=10
}
P 44100 46400 43900 46400 1 0 0
{
T 44100 46400 5 10 0 0 180 0 1
pintype=io
T 43845 46395 5 8 1 1 0 6 1
pinlabel=(PCINT2/AIN1/ADC2) PA2
T 43995 46445 5 8 1 1 0 0 1
pinnumber=11
T 44100 46400 5 10 0 0 180 0 1
pinseq=11
}
P 44100 46100 43900 46100 1 0 0
{
T 44100 46100 5 10 0 0 180 0 1
pintype=io
T 43845 46095 5 8 1 1 0 6 1
pinlabel=(PCINT1/AIN0/ADC1) PA1
T 43995 46145 5 8 1 1 0 0 1
pinnumber=12
T 44100 46100 5 10 0 0 180 0 1
pinseq=12
}
P 44100 45800 43900 45800 1 0 0
{
T 44100 45800 5 10 0 0 180 0 1
pintype=io
T 43845 45795 5 8 1 1 0 6 1
pinlabel=(PCINT0/AREF/ADC0) PA0
T 43995 45845 5 8 1 1 0 0 1
pinnumber=13
T 44100 45800 5 10 0 0 180 0 1
pinseq=13
}
T 41300 51100 8 10 0 0 0 0 1
author=Russell Steicke <russells@adelie.cx>
T 40900 49600 8 10 0 1 0 0 1
refdes=U?
T 41300 50200 8 10 0 0 0 0 1
device=ATTINY84V
T 41300 51400 8 10 0 0 0 0 1
description=Atmel ATtiny84V microcontroller
T 41300 50800 8 10 0 0 0 0 1
numslots=1
T 42300 49600 9 10 1 0 0 0 1
ATtiny84V
]
{
T 40900 49600 5 10 1 1 0 0 1
refdes=U1
T 41300 50200 5 10 0 0 0 0 1
device=ATTINY84V
T 40800 45200 5 10 0 0 0 0 1
footprint=DIP14
}
N 48200 49700 48200 50000 4
{
T 48200 50100 5 10 1 1 0 3 1
netname=B
}
N 48500 49700 48500 50000 4
{
T 48500 50100 5 10 1 1 0 3 1
netname=A
}
N 48800 49700 48800 50000 4
{
T 48800 50100 5 10 1 1 0 3 1
netname=F
}
N 49100 49700 49100 50000 4
{
T 49100 50100 5 10 1 1 0 3 1
netname=G
}
N 51300 49700 51300 50000 4
{
T 51300 50100 5 10 1 1 0 3 1
netname=B
}
N 51600 49700 51600 50000 4
{
T 51600 50100 5 10 1 1 0 3 1
netname=A
}
N 51900 49700 51900 50000 4
{
T 51900 50100 5 10 1 1 0 3 1
netname=F
}
N 52200 49700 52200 50000 4
{
T 52200 50100 5 10 1 1 0 3 1
netname=G
}
N 48200 46500 48200 46200 4
{
T 48200 46100 5 10 1 1 0 5 1
netname=E
}
N 48500 46500 48500 46200 4
{
T 48500 46100 5 10 1 1 0 5 1
netname=D
}
N 48800 46500 48800 46200 4
{
T 48800 46100 5 10 1 1 0 5 1
netname=C
}
N 49100 46500 49100 46200 4
{
T 49100 46100 5 10 1 1 0 5 1
netname=DP
}
N 51300 46500 51300 46200 4
{
T 51300 46100 5 10 1 1 0 5 1
netname=E
}
N 51600 46500 51600 46200 4
{
T 51600 46100 5 10 1 1 0 5 1
netname=D
}
N 51900 46500 51900 46200 4
{
T 51900 46100 5 10 1 1 0 5 1
netname=C
}
N 52200 46500 52200 46200 4
{
T 52200 46100 5 10 1 1 0 5 1
netname=DP
}
C 48400 45200 1 0 0 resistor-2.sym
{
T 48800 45550 5 10 0 0 0 0 1
device=RESISTOR
T 48600 45500 5 10 1 1 180 8 1
refdes=R1
T 48400 45200 5 10 0 0 90 0 1
footprint=0805
T 49000 45500 5 10 1 1 180 8 1
value=220
}
N 47100 45300 48400 45300 4
{
T 48400 45400 5 10 1 1 0 6 1
netname=Left_Common
}
C 51500 44900 1 0 0 resistor-2.sym
{
T 51900 45250 5 10 0 0 0 0 1
device=RESISTOR
T 51700 45200 5 10 1 1 180 8 1
refdes=R2
T 51500 44900 5 10 0 0 90 0 1
footprint=0805
T 52100 45200 5 10 1 1 180 8 1
value=220
}
N 46800 45000 51500 45000 4
{
T 51500 45100 5 10 1 1 0 6 1
netname=Right_Common
}
N 41800 42000 41800 45200 4
N 41800 49700 41800 50200 4
N 44100 47300 46200 47300 4
{
T 46300 47300 5 10 1 1 0 1 1
netname=F
}
N 44100 47000 46200 47000 4
{
T 46300 47000 5 10 1 1 0 1 1
netname=E
}
N 44100 46700 46200 46700 4
{
T 46300 46700 5 10 1 1 0 1 1
netname=D
}
N 44100 45800 46200 45800 4
{
T 46300 45800 5 10 1 1 0 1 1
netname=A
}
N 44100 46100 46200 46100 4
{
T 46300 46100 5 10 1 1 0 1 1
netname=B
}
N 44100 46400 46200 46400 4
{
T 46300 46400 5 10 1 1 0 1 1
netname=C
}
N 44100 47900 46800 47900 4
N 44100 47600 46200 47600 4
{
T 46300 47600 5 10 1 1 0 1 1
netname=G
}
N 47200 43400 47500 43400 4
N 47200 43000 47800 43000 4
N 47200 42600 47500 42600 4
N 45300 43400 45800 43400 4
N 45000 43000 45800 43000 4
N 44700 42600 45800 42600 4
C 43300 43600 1 270 0 capacitor-1.sym
{
T 44000 43400 5 10 0 0 270 0 1
device=CAPACITOR
T 43600 43300 5 10 1 1 0 0 1
refdes=C1
T 43300 43600 5 10 0 0 0 0 1
footprint=0805
T 43600 43000 5 10 1 1 0 2 1
value=0.1
}
N 42300 42900 42300 42000 4
N 42300 43600 42300 44100 4
N 42300 44100 47500 44100 4
N 44100 48200 47100 48200 4
N 44100 48800 46200 48800 4
{
T 46300 48800 5 10 1 1 0 1 1
netname=DP
}
N 44100 49100 45900 49100 4
{
T 44700 49200 5 10 1 1 0 0 1
netname=Vibration_Input
}
N 44100 48500 47000 48500 4
N 47000 48500 47000 48800 4
C 46900 49700 1 270 0 resistor-2.sym
{
T 47250 49300 5 10 0 0 270 0 1
device=RESISTOR
T 47200 49300 5 10 1 1 0 0 1
refdes=R3
T 46900 49700 5 10 0 0 0 0 1
footprint=0805
T 47200 49100 5 10 1 1 0 0 1
value=10k
}
N 47000 49700 47000 50200 4
N 41800 42000 49900 42000 4
N 47500 42000 47500 42600 4
N 47500 44100 47500 43400 4
N 44700 48500 44700 42600 4
N 45600 47600 45600 44400 4
N 45600 44400 47800 44400 4
N 47800 44400 47800 43000 4
N 45000 47000 45000 43000 4
N 45300 47300 45300 43400 4
C 51900 43500 1 180 0 connector2-1.sym
{
T 51700 42500 5 10 0 0 180 0 1
device=CONNECTOR_2
T 51600 43600 5 10 1 1 180 5 1
refdes=Z1
T 51900 43500 5 10 0 0 0 0 1
footprint=vibrationsensor.fp
T 51600 42700 5 7 1 1 0 5 1
description=Vibration sensor
}
N 50200 43300 48100 43300 4
C 48900 42200 1 90 0 resistor-2.sym
{
T 48550 42600 5 10 0 0 90 0 1
device=RESISTOR
T 49000 42600 5 10 1 1 180 6 1
refdes=R4
T 48900 42200 5 10 0 0 180 0 1
footprint=0805
T 49000 42800 5 10 1 1 180 6 1
value=2M2
}
N 48800 43100 48800 43300 4
N 50200 43000 49900 43000 4
N 49900 43000 49900 42000 4
N 48800 42200 48800 42000 4
T 53900 50500 9 8 1 0 0 2 26
Notes

MCU must be the "V" type (ATtiny84V)
for lower voltage operation.

C1 must be placed near U1.

Displays are 0.6in size from Little Bird.
The pinout on the lbe site is wrong - they're
really the same as the smaller ones from
Altronics, for example.

Displays can be common cathode or
common anode - the type is a compile
time selection.

Displays do not require both of common
pins 3 and 8 to be connected.

Vibration sensor requires a special
footprint.

R1 and R2 give about 5mA through a single
LED segment at 3V Vcc and 2V LED drop.

Battery is one CR2032 lithium cell.
C 41600 50200 1 0 0 vcc-1.sym
{
T 41600 50200 5 10 0 0 0 0 1
netname=VCC
}
C 46800 50200 1 0 0 vcc-1.sym
{
T 46800 50200 5 10 0 0 0 0 1
netname=VCC
}
C 42800 44400 1 0 0 vcc-1.sym
{
T 42800 44400 5 10 0 0 0 0 1
netname=VCC
}
N 43000 44400 43000 44100 4
C 45800 42400 1 0 0 EMBEDDEDheader6-2-AVR.sym
[
T 46300 42600 9 6 1 0 0 3 1
RST
T 46300 43000 9 6 1 0 0 3 1
SCK
T 46300 43400 9 6 1 0 0 3 1
MISO
T 46700 43000 9 6 1 0 0 3 1
MOSI
T 46700 42600 9 6 1 0 0 3 1
GND
T 46700 43400 9 6 1 0 0 3 1
VCC
T 46400 43700 8 10 0 1 0 0 1
refdes=J?
T 45800 43600 5 10 0 1 0 0 1
description=Header 8 pins
T 45800 43600 5 10 0 1 0 0 1
numslots=0
T 45800 43600 5 10 0 1 0 0 1
device=HEADER8
B 46100 42400 800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 46500 43600 46500 42400 3 0 0 0 -1 -1
L 46100 43200 46900 43200 3 0 0 0 -1 -1
L 46100 42800 46900 42800 3 0 0 0 -1 -1
P 46900 42600 47200 42600 1 0 1
{
T 47050 42650 5 8 1 1 0 0 1
pinnumber=6
T 47050 42650 9 8 0 1 0 0 1
pinlabel=6
T 47050 42650 5 8 0 0 0 0 1
pinseq=6
T 47050 42650 5 8 0 0 0 0 1
pintype=pas
}
P 45800 42600 46100 42600 1 0 0
{
T 45900 42650 5 8 1 1 0 0 1
pinnumber=5
T 45900 42650 9 8 0 1 0 0 1
pinlabel=5
T 45900 42650 5 8 0 0 0 0 1
pinseq=5
T 45900 42650 5 8 0 0 0 0 1
pintype=pas
}
P 46900 43000 47200 43000 1 0 1
{
T 47000 43050 5 8 1 1 0 0 1
pinnumber=4
T 47000 43050 9 8 0 1 0 0 1
pinlabel=4
T 47000 43050 5 8 0 0 0 0 1
pinseq=4
T 47000 43050 5 8 0 0 0 0 1
pintype=pas
}
P 45800 43000 46100 43000 1 0 0
{
T 45900 43050 5 8 1 1 0 0 1
pinnumber=3
T 45900 43050 9 8 0 1 0 0 1
pinlabel=3
T 45900 43050 5 8 0 0 0 0 1
pinseq=3
T 45900 43050 5 8 0 0 0 0 1
pintype=pas
}
P 46900 43400 47200 43400 1 0 1
{
T 47000 43450 5 8 1 1 0 0 1
pinnumber=2
T 47000 43450 9 8 0 1 0 0 1
pinlabel=2
T 47000 43450 5 8 0 0 0 0 1
pinseq=2
T 47000 43450 5 8 0 0 0 0 1
pintype=pas
}
P 45800 43400 46100 43400 1 0 0
{
T 45900 43450 5 8 1 1 0 0 1
pinnumber=1
T 45900 43450 9 8 0 1 0 0 1
pinlabel=1
T 45900 43450 5 8 0 0 0 0 1
pinseq=1
T 45900 43450 5 8 0 0 0 0 1
pintype=pas
}
]
{
T 45800 43600 5 10 0 1 0 0 1
device=HEADER8
T 46400 43700 5 10 1 1 0 0 1
refdes=J1
T 45800 42400 5 10 0 0 0 0 1
footprint=CONNECTOR 3 2
}
C 48000 46500 1 0 0 EMBEDDED7segment.sym
[
L 48000 49300 50250 49300 3 0 0 0 -1 -1
L 50250 49300 50250 46900 3 0 0 0 -1 -1
L 50250 46900 48000 46900 3 0 0 0 -1 -1
L 48000 46900 48000 49300 3 0 0 0 -1 -1
P 48200 46500 48200 46900 1 0 0
{
T 48200 46500 5 10 0 0 0 0 1
pintype=in
T 48245 47100 5 10 1 1 180 0 1
pinlabel=E
T 48095 46850 5 10 1 1 180 6 1
pinnumber=1
T 48200 46500 5 10 0 0 0 0 1
pinseq=1
}
P 48500 46500 48500 46900 1 0 0
{
T 48500 46500 5 10 0 0 0 0 1
pintype=in
T 48545 47100 5 10 1 1 180 0 1
pinlabel=D
T 48395 46850 5 10 1 1 180 6 1
pinnumber=2
T 48500 46500 5 10 0 0 0 0 1
pinseq=2
}
P 48800 46500 48800 46900 1 0 0
{
T 48800 46500 5 10 0 0 0 0 1
pintype=in
T 48845 47100 5 10 1 1 180 0 1
pinlabel=C
T 48695 46850 5 10 1 1 180 6 1
pinnumber=4
T 48800 46500 5 10 0 0 0 0 1
pinseq=3
}
P 49100 46500 49100 46900 1 0 0
{
T 49100 46500 5 10 0 0 0 0 1
pintype=in
T 49245 47100 5 10 1 1 180 0 1
pinlabel=DP
T 48995 46850 5 10 1 1 180 6 1
pinnumber=5
T 49100 46500 5 10 0 0 0 0 1
pinseq=4
}
P 49500 46500 49500 46900 1 0 0
{
T 49500 46500 5 10 0 0 0 0 1
pintype=in
T 49745 47100 5 10 1 1 180 0 1
pinlabel=COM
T 49395 46850 5 10 1 1 180 6 1
pinnumber=3
T 49500 46500 5 10 0 0 0 0 1
pinseq=5
}
P 48200 49700 48200 49300 1 0 0
{
T 48200 49700 5 10 0 0 0 0 1
pintype=in
T 48155 49200 5 10 1 1 180 6 1
pinlabel=B
T 48155 49550 5 10 1 1 180 0 1
pinnumber=6
T 48200 49700 5 10 0 0 0 0 1
pinseq=6
}
P 48500 49700 48500 49300 1 0 0
{
T 48500 49700 5 10 0 0 0 0 1
pintype=in
T 48455 49200 5 10 1 1 180 6 1
pinlabel=A
T 48455 49550 5 10 1 1 180 0 1
pinnumber=7
T 48500 49700 5 10 0 0 0 0 1
pinseq=7
}
P 49100 49700 49100 49300 1 0 0
{
T 49100 49700 5 10 0 0 0 0 1
pintype=in
T 49055 49200 5 10 1 1 180 6 1
pinlabel=G
T 49055 49550 5 10 1 1 180 0 1
pinnumber=10
T 49100 49700 5 10 0 0 0 0 1
pinseq=8
}
P 48800 49700 48800 49300 1 0 0
{
T 48800 49700 5 10 0 0 0 0 1
pintype=in
T 48755 49200 5 10 1 1 180 6 1
pinlabel=F
T 48755 49550 5 10 1 1 180 0 1
pinnumber=9
T 48800 49700 5 10 0 0 0 0 1
pinseq=9
}
L 48700 49000 48700 48900 3 0 0 0 -1 -1
L 48700 48900 49400 48900 3 0 0 0 -1 -1
L 49400 49000 49400 48900 3 0 0 0 -1 -1
L 49400 49000 48700 49000 3 0 0 0 -1 -1
L 48600 48900 48700 48900 3 0 0 0 -1 -1
L 48700 48900 48700 48200 3 0 0 0 -1 -1
L 48700 48200 48600 48200 3 0 0 0 -1 -1
L 48600 48200 48600 48900 3 0 0 0 -1 -1
L 49400 48900 49500 48900 3 0 0 0 -1 -1
L 49500 48900 49500 48200 3 0 0 0 -1 -1
L 49500 48200 49400 48200 3 0 0 0 -1 -1
L 49400 48200 49400 48900 3 0 0 0 -1 -1
L 48600 48100 48700 48100 3 0 0 0 -1 -1
L 48700 48100 48700 47400 3 0 0 0 -1 -1
L 48700 47400 48600 47400 3 0 0 0 -1 -1
L 48600 47400 48600 48100 3 0 0 0 -1 -1
L 49400 48100 49500 48100 3 0 0 0 -1 -1
L 49500 48100 49500 47400 3 0 0 0 -1 -1
L 49500 47400 49400 47400 3 0 0 0 -1 -1
L 49400 47400 49400 48100 3 0 0 0 -1 -1
L 48700 48200 48700 48100 3 0 0 0 -1 -1
L 48700 48100 49400 48100 3 0 0 0 -1 -1
L 49400 48200 49400 48100 3 0 0 0 -1 -1
L 49400 48200 48700 48200 3 0 0 0 -1 -1
L 48700 47400 48700 47300 3 0 0 0 -1 -1
L 48700 47300 49400 47300 3 0 0 0 -1 -1
L 49400 47400 49400 47300 3 0 0 0 -1 -1
L 49400 47400 48700 47400 3 0 0 0 -1 -1
L 49600 47400 49700 47400 3 0 0 0 -1 -1
L 49700 47400 49700 47300 3 0 0 0 -1 -1
L 49700 47300 49600 47300 3 0 0 0 -1 -1
L 49600 47300 49600 47400 3 0 0 0 -1 -1
P 50000 46500 50000 46900 1 0 0
{
T 50000 46500 5 10 0 0 0 0 1
pintype=in
T 50245 47100 5 10 1 1 180 0 1
pinlabel=COM
T 49795 46850 5 10 1 1 180 6 1
pinnumber=8
T 50000 46500 5 10 0 0 0 0 1
pinseq=5
}
T 49000 48700 9 10 1 0 0 0 1
A
T 49200 48500 9 10 1 0 0 0 1
B
T 49200 47700 9 10 1 0 0 0 1
C
T 49000 47500 9 10 1 0 0 0 1
D
T 48800 47700 9 10 1 0 0 0 1
E
T 48800 48500 9 10 1 0 0 0 1
F
T 49000 48300 9 10 1 0 0 0 1
G
T 49600 47500 9 10 1 0 0 0 1
DP
T 50350 48450 8 10 0 0 0 0 1
device=Generic_7_Segment_LED
T 50000 49400 8 10 0 1 0 0 1
refdes=D?
T 50350 48750 8 10 0 0 0 0 1
footprint=7segment.fp
T 50350 49000 8 10 0 0 0 0 1
description=Generic 7 segment display
T 50350 49250 8 10 0 0 0 0 1
numslots=1
T 49300 49400 9 10 1 0 0 0 1
7 Seg
]
{
T 50350 48450 5 10 0 0 0 0 1
device=Generic_7_Segment_LED
T 50000 49400 5 10 1 1 0 0 1
refdes=D1
T 50350 48750 5 10 0 0 0 0 1
footprint=7segment-06inch.fp
}
C 51100 46500 1 0 0 EMBEDDED7segment.sym
[
L 51100 49300 53350 49300 3 0 0 0 -1 -1
L 53350 49300 53350 46900 3 0 0 0 -1 -1
L 53350 46900 51100 46900 3 0 0 0 -1 -1
L 51100 46900 51100 49300 3 0 0 0 -1 -1
P 51300 46500 51300 46900 1 0 0
{
T 51300 46500 5 10 0 0 0 0 1
pintype=in
T 51345 47100 5 10 1 1 180 0 1
pinlabel=E
T 51195 46850 5 10 1 1 180 6 1
pinnumber=1
T 51300 46500 5 10 0 0 0 0 1
pinseq=1
}
P 51600 46500 51600 46900 1 0 0
{
T 51600 46500 5 10 0 0 0 0 1
pintype=in
T 51645 47100 5 10 1 1 180 0 1
pinlabel=D
T 51495 46850 5 10 1 1 180 6 1
pinnumber=2
T 51600 46500 5 10 0 0 0 0 1
pinseq=2
}
P 51900 46500 51900 46900 1 0 0
{
T 51900 46500 5 10 0 0 0 0 1
pintype=in
T 51945 47100 5 10 1 1 180 0 1
pinlabel=C
T 51795 46850 5 10 1 1 180 6 1
pinnumber=4
T 51900 46500 5 10 0 0 0 0 1
pinseq=3
}
P 52200 46500 52200 46900 1 0 0
{
T 52200 46500 5 10 0 0 0 0 1
pintype=in
T 52345 47100 5 10 1 1 180 0 1
pinlabel=DP
T 52095 46850 5 10 1 1 180 6 1
pinnumber=5
T 52200 46500 5 10 0 0 0 0 1
pinseq=4
}
P 52600 46500 52600 46900 1 0 0
{
T 52600 46500 5 10 0 0 0 0 1
pintype=in
T 52845 47100 5 10 1 1 180 0 1
pinlabel=COM
T 52495 46850 5 10 1 1 180 6 1
pinnumber=3
T 52600 46500 5 10 0 0 0 0 1
pinseq=5
}
P 51300 49700 51300 49300 1 0 0
{
T 51300 49700 5 10 0 0 0 0 1
pintype=in
T 51255 49200 5 10 1 1 180 6 1
pinlabel=B
T 51255 49550 5 10 1 1 180 0 1
pinnumber=6
T 51300 49700 5 10 0 0 0 0 1
pinseq=6
}
P 51600 49700 51600 49300 1 0 0
{
T 51600 49700 5 10 0 0 0 0 1
pintype=in
T 51555 49200 5 10 1 1 180 6 1
pinlabel=A
T 51555 49550 5 10 1 1 180 0 1
pinnumber=7
T 51600 49700 5 10 0 0 0 0 1
pinseq=7
}
P 52200 49700 52200 49300 1 0 0
{
T 52200 49700 5 10 0 0 0 0 1
pintype=in
T 52155 49200 5 10 1 1 180 6 1
pinlabel=G
T 52155 49550 5 10 1 1 180 0 1
pinnumber=10
T 52200 49700 5 10 0 0 0 0 1
pinseq=8
}
P 51900 49700 51900 49300 1 0 0
{
T 51900 49700 5 10 0 0 0 0 1
pintype=in
T 51855 49200 5 10 1 1 180 6 1
pinlabel=F
T 51855 49550 5 10 1 1 180 0 1
pinnumber=9
T 51900 49700 5 10 0 0 0 0 1
pinseq=9
}
L 51800 49000 51800 48900 3 0 0 0 -1 -1
L 51800 48900 52500 48900 3 0 0 0 -1 -1
L 52500 49000 52500 48900 3 0 0 0 -1 -1
L 52500 49000 51800 49000 3 0 0 0 -1 -1
L 51700 48900 51800 48900 3 0 0 0 -1 -1
L 51800 48900 51800 48200 3 0 0 0 -1 -1
L 51800 48200 51700 48200 3 0 0 0 -1 -1
L 51700 48200 51700 48900 3 0 0 0 -1 -1
L 52500 48900 52600 48900 3 0 0 0 -1 -1
L 52600 48900 52600 48200 3 0 0 0 -1 -1
L 52600 48200 52500 48200 3 0 0 0 -1 -1
L 52500 48200 52500 48900 3 0 0 0 -1 -1
L 51700 48100 51800 48100 3 0 0 0 -1 -1
L 51800 48100 51800 47400 3 0 0 0 -1 -1
L 51800 47400 51700 47400 3 0 0 0 -1 -1
L 51700 47400 51700 48100 3 0 0 0 -1 -1
L 52500 48100 52600 48100 3 0 0 0 -1 -1
L 52600 48100 52600 47400 3 0 0 0 -1 -1
L 52600 47400 52500 47400 3 0 0 0 -1 -1
L 52500 47400 52500 48100 3 0 0 0 -1 -1
L 51800 48200 51800 48100 3 0 0 0 -1 -1
L 51800 48100 52500 48100 3 0 0 0 -1 -1
L 52500 48200 52500 48100 3 0 0 0 -1 -1
L 52500 48200 51800 48200 3 0 0 0 -1 -1
L 51800 47400 51800 47300 3 0 0 0 -1 -1
L 51800 47300 52500 47300 3 0 0 0 -1 -1
L 52500 47400 52500 47300 3 0 0 0 -1 -1
L 52500 47400 51800 47400 3 0 0 0 -1 -1
L 52700 47400 52800 47400 3 0 0 0 -1 -1
L 52800 47400 52800 47300 3 0 0 0 -1 -1
L 52800 47300 52700 47300 3 0 0 0 -1 -1
L 52700 47300 52700 47400 3 0 0 0 -1 -1
P 53100 46500 53100 46900 1 0 0
{
T 53100 46500 5 10 0 0 0 0 1
pintype=in
T 53345 47100 5 10 1 1 180 0 1
pinlabel=COM
T 52895 46850 5 10 1 1 180 6 1
pinnumber=8
T 53100 46500 5 10 0 0 0 0 1
pinseq=5
}
T 52100 48700 9 10 1 0 0 0 1
A
T 52300 48500 9 10 1 0 0 0 1
B
T 52300 47700 9 10 1 0 0 0 1
C
T 52100 47500 9 10 1 0 0 0 1
D
T 51900 47700 9 10 1 0 0 0 1
E
T 51900 48500 9 10 1 0 0 0 1
F
T 52100 48300 9 10 1 0 0 0 1
G
T 52700 47500 9 10 1 0 0 0 1
DP
T 53450 48450 8 10 0 0 0 0 1
device=Generic_7_Segment_LED
T 53100 49400 8 10 0 1 0 0 1
refdes=D?
T 53450 48750 8 10 0 0 0 0 1
footprint=7segment.fp
T 53450 49000 8 10 0 0 0 0 1
description=Generic 7 segment display
T 53450 49250 8 10 0 0 0 0 1
numslots=1
T 52400 49400 9 10 1 0 0 0 1
7 Seg
]
{
T 53450 48450 5 10 0 0 0 0 1
device=Generic_7_Segment_LED
T 53100 49400 5 10 1 1 0 0 1
refdes=D2
T 53450 48750 5 10 0 0 0 0 1
footprint=7segment-06inch.fp
}
N 49300 45300 49500 45300 4
N 47100 48200 47100 45300 4
N 52400 45000 52600 45000 4
N 46800 47900 46800 45000 4
N 49500 46500 49500 45300 4
N 52600 46500 52600 45000 4
N 48100 43300 48100 44700 4
N 48100 44700 45900 44700 4
N 45900 44700 45900 49100 4
C 42100 43600 1 270 0 battery-1.sym
{
T 43000 43300 5 10 0 0 270 0 1
device=BATTERY
T 42600 43400 5 10 1 1 0 0 1
refdes=B1
T 43400 43300 5 10 0 0 270 0 1
symversion=0.1
T 42100 43600 5 10 0 0 0 0 1
footprint=S5056-pins.fp
}
N 43500 43600 43500 44100 4
N 43500 42700 43500 42000 4
