#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021d7d34c9c0 .scope module, "write_back_tb" "write_back_tb" 2 2;
 .timescale 0 0;
L_0000021d7d33ef50 .functor BUFZ 1, v0000021d7d3a9940_0, C4<0>, C4<0>, C4<0>;
v0000021d7d3a96c0_0 .var "AluOutput_", 15 0;
v0000021d7d3a98a0_0 .var "Data_from_mem_", 15 0;
v0000021d7d3a9940_0 .var "clk", 0 0;
v0000021d7d3a99e0_0 .net "clkwire_", 0 0, L_0000021d7d33ef50;  1 drivers
v0000021d7d3a9a80_0 .var "instruction_", 3 0;
v0000021d7d3aa520_0 .var "reg1_in_", 15 0;
v0000021d7d3aab60_0 .net "reg1_out_", 15 0, L_0000021d7d33efc0;  1 drivers
v0000021d7d3abce0_0 .var "reg2_in_", 15 0;
v0000021d7d3aad40_0 .net "reg2_out_", 15 0, L_0000021d7d33e540;  1 drivers
v0000021d7d3ab060_0 .var "reg3_in_", 15 0;
v0000021d7d3ab9c0_0 .net "reg3_out_", 15 0, L_0000021d7d33e5b0;  1 drivers
v0000021d7d3abd80_0 .var "reg4_in_", 15 0;
v0000021d7d3abf60_0 .net "reg4_out_", 15 0, L_0000021d7d3ac8b0;  1 drivers
v0000021d7d3aaac0_0 .var "reg5_in_", 15 0;
v0000021d7d3aac00_0 .net "reg5_out_", 15 0, L_0000021d7d3acbc0;  1 drivers
v0000021d7d3aa2a0_0 .var "reg6_in_", 15 0;
v0000021d7d3aade0_0 .net "reg6_out_", 15 0, L_0000021d7d3acc30;  1 drivers
v0000021d7d3ab6a0_0 .var "reg7_in_", 15 0;
v0000021d7d3aae80_0 .net "reg7_out_", 15 0, L_0000021d7d3acd10;  1 drivers
v0000021d7d3ac000_0 .var "reg8_in_", 15 0;
v0000021d7d3aa7a0_0 .net "reg8_out_", 15 0, L_0000021d7d3acdf0;  1 drivers
v0000021d7d3abe20_0 .var "regNos_", 3 0;
S_0000021d7d34cb50 .scope module, "example" "write_back" 2 46, 3 1 0, S_0000021d7d34c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clkwire";
    .port_info 1 /INPUT 4 "instruction";
    .port_info 2 /INPUT 16 "AluOutput";
    .port_info 3 /INPUT 16 "Data_from_mem";
    .port_info 4 /INPUT 4 "regNos";
    .port_info 5 /INPUT 16 "reg1_in";
    .port_info 6 /INPUT 16 "reg2_in";
    .port_info 7 /INPUT 16 "reg3_in";
    .port_info 8 /INPUT 16 "reg4_in";
    .port_info 9 /INPUT 16 "reg5_in";
    .port_info 10 /INPUT 16 "reg6_in";
    .port_info 11 /INPUT 16 "reg7_in";
    .port_info 12 /INPUT 16 "reg8_in";
    .port_info 13 /OUTPUT 16 "reg1_out";
    .port_info 14 /OUTPUT 16 "reg2_out";
    .port_info 15 /OUTPUT 16 "reg3_out";
    .port_info 16 /OUTPUT 16 "reg4_out";
    .port_info 17 /OUTPUT 16 "reg5_out";
    .port_info 18 /OUTPUT 16 "reg6_out";
    .port_info 19 /OUTPUT 16 "reg7_out";
    .port_info 20 /OUTPUT 16 "reg8_out";
L_0000021d7d33efc0 .functor BUFZ 16, v0000021d7d333ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d33e540 .functor BUFZ 16, v0000021d7d3340b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d33e5b0 .functor BUFZ 16, v0000021d7d3a94e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d3ac8b0 .functor BUFZ 16, v0000021d7d3a9300_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d3acbc0 .functor BUFZ 16, v0000021d7d3a91c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d3acc30 .functor BUFZ 16, v0000021d7d3a9bc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d3acd10 .functor BUFZ 16, v0000021d7d3a9760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000021d7d3acdf0 .functor BUFZ 16, v0000021d7d3a9580_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000021d7d2e6f30_0 .var "ADD", 3 0;
v0000021d7d2ebc10_0 .net "AluOutput", 15 0, v0000021d7d3a96c0_0;  1 drivers
v0000021d7d2ebf30_0 .var "BEQ", 3 0;
v0000021d7d2e6cb0_0 .var "BNE", 3 0;
v0000021d7d32e3d0_0 .net "Data_from_mem", 15 0, v0000021d7d3a98a0_0;  1 drivers
v0000021d7d332fb0_0 .var "LW", 3 0;
v0000021d7d333b10_0 .var "MUL", 3 0;
v0000021d7d333bb0_0 .var "SUB", 3 0;
v0000021d7d333c50_0 .var "SW", 3 0;
v0000021d7d333cf0_0 .net "clkwire", 0 0, L_0000021d7d33ef50;  alias, 1 drivers
v0000021d7d333d90_0 .net "instruction", 3 0, v0000021d7d3a9a80_0;  1 drivers
v0000021d7d333e30_0 .net "reg1_in", 15 0, v0000021d7d3aa520_0;  1 drivers
v0000021d7d333ed0_0 .var "reg1_in_data", 15 0;
v0000021d7d333f70_0 .net "reg1_out", 15 0, L_0000021d7d33efc0;  alias, 1 drivers
v0000021d7d334010_0 .net "reg2_in", 15 0, v0000021d7d3abce0_0;  1 drivers
v0000021d7d3340b0_0 .var "reg2_in_data", 15 0;
v0000021d7d3a9260_0 .net "reg2_out", 15 0, L_0000021d7d33e540;  alias, 1 drivers
v0000021d7d3a93a0_0 .net "reg3_in", 15 0, v0000021d7d3ab060_0;  1 drivers
v0000021d7d3a94e0_0 .var "reg3_in_data", 15 0;
v0000021d7d3a9f80_0 .net "reg3_out", 15 0, L_0000021d7d33e5b0;  alias, 1 drivers
v0000021d7d3a9b20_0 .net "reg4_in", 15 0, v0000021d7d3abd80_0;  1 drivers
v0000021d7d3a9300_0 .var "reg4_in_data", 15 0;
v0000021d7d3a9c60_0 .net "reg4_out", 15 0, L_0000021d7d3ac8b0;  alias, 1 drivers
v0000021d7d3a9800_0 .net "reg5_in", 15 0, v0000021d7d3aaac0_0;  1 drivers
v0000021d7d3a91c0_0 .var "reg5_in_data", 15 0;
v0000021d7d3a9440_0 .net "reg5_out", 15 0, L_0000021d7d3acbc0;  alias, 1 drivers
v0000021d7d3a9120_0 .net "reg6_in", 15 0, v0000021d7d3aa2a0_0;  1 drivers
v0000021d7d3a9bc0_0 .var "reg6_in_data", 15 0;
v0000021d7d3a9d00_0 .net "reg6_out", 15 0, L_0000021d7d3acc30;  alias, 1 drivers
v0000021d7d3a9da0_0 .net "reg7_in", 15 0, v0000021d7d3ab6a0_0;  1 drivers
v0000021d7d3a9760_0 .var "reg7_in_data", 15 0;
v0000021d7d3a9e40_0 .net "reg7_out", 15 0, L_0000021d7d3acd10;  alias, 1 drivers
v0000021d7d3a9ee0_0 .net "reg8_in", 15 0, v0000021d7d3ac000_0;  1 drivers
v0000021d7d3a9580_0 .var "reg8_in_data", 15 0;
v0000021d7d3a9620_0 .net "reg8_out", 15 0, L_0000021d7d3acdf0;  alias, 1 drivers
v0000021d7d3a9080_0 .net "regNos", 3 0, v0000021d7d3abe20_0;  1 drivers
E_0000021d7d32af60 .event posedge, v0000021d7d333cf0_0;
    .scope S_0000021d7d34cb50;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d7d2e6f30_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000021d7d333bb0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021d7d333b10_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021d7d332fb0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021d7d333c50_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021d7d2ebf30_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021d7d2e6cb0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000021d7d34cb50;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d333ed0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3340b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a94e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a9300_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a91c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a9bc0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a9760_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a9580_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0000021d7d34cb50;
T_2 ;
    %wait E_0000021d7d32af60;
    %load/vec4 v0000021d7d333e30_0;
    %store/vec4 v0000021d7d333ed0_0, 0, 16;
    %load/vec4 v0000021d7d334010_0;
    %store/vec4 v0000021d7d3340b0_0, 0, 16;
    %load/vec4 v0000021d7d3a93a0_0;
    %store/vec4 v0000021d7d3a94e0_0, 0, 16;
    %load/vec4 v0000021d7d3a9b20_0;
    %store/vec4 v0000021d7d3a9300_0, 0, 16;
    %load/vec4 v0000021d7d3a9800_0;
    %store/vec4 v0000021d7d3a91c0_0, 0, 16;
    %load/vec4 v0000021d7d3a9120_0;
    %store/vec4 v0000021d7d3a9bc0_0, 0, 16;
    %load/vec4 v0000021d7d3a9da0_0;
    %store/vec4 v0000021d7d3a9760_0, 0, 16;
    %load/vec4 v0000021d7d3a9ee0_0;
    %store/vec4 v0000021d7d3a9580_0, 0, 16;
    %load/vec4 v0000021d7d333d90_0;
    %load/vec4 v0000021d7d2e6f30_0;
    %cmp/e;
    %jmp/1 T_2.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021d7d333d90_0;
    %load/vec4 v0000021d7d333bb0_0;
    %cmp/e;
    %flag_or 4, 8;
T_2.3;
    %jmp/1 T_2.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000021d7d333d90_0;
    %load/vec4 v0000021d7d333b10_0;
    %cmp/e;
    %flag_or 4, 8;
T_2.2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d333ed0_0, 0;
    %delay 1, 0;
    %vpi_call 3 87 "$display", "reg1_in_data", v0000021d7d333ed0_0 {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3340b0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3a94e0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3a9300_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3a91c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3a9bc0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3a9760_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0000021d7d2ebc10_0;
    %assign/vec4 v0000021d7d3a9580_0, 0;
T_2.18 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000021d7d333d90_0;
    %load/vec4 v0000021d7d332fb0_0;
    %cmp/e;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d333ed0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3340b0_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3a94e0_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3a9300_0, 0;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3a91c0_0, 0;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.32, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3a9bc0_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3a9760_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0000021d7d3a9080_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.36, 4;
    %load/vec4 v0000021d7d32e3d0_0;
    %assign/vec4 v0000021d7d3a9580_0, 0;
T_2.36 ;
T_2.35 ;
T_2.33 ;
T_2.31 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.20 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021d7d34c9c0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a96c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a98a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3aa520_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3abce0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3ab060_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3abd80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3aaac0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3aa2a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3ab6a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3ac000_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d7d3a9940_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000021d7d34c9c0;
T_4 ;
    %delay 3, 0;
    %load/vec4 v0000021d7d3a9940_0;
    %inv;
    %store/vec4 v0000021d7d3a9940_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021d7d34c9c0;
T_5 ;
    %vpi_call 2 49 "$dumpfile", "write_back_tb.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021d7d34c9c0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d7d3a9a80_0, 0, 4;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v0000021d7d3a96c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a98a0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0000021d7d3aa520_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d7d3abe20_0, 0, 4;
    %delay 5, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000021d7d3a9a80_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000021d7d3a96c0_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0000021d7d3a98a0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021d7d3abe20_0, 0, 4;
    %delay 5, 0;
    %vpi_call 2 53 "$display", v0000021d7d3aab60_0, v0000021d7d3aad40_0, v0000021d7d3ab9c0_0, v0000021d7d3abf60_0, v0000021d7d3aac00_0, v0000021d7d3aade0_0, v0000021d7d3aae80_0, v0000021d7d3aa7a0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wb_unit_tb.v";
    "./wb_unit.v";
