--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml lcd_test.twx lcd_test.ncd -o lcd_test.twr lcd_test.pcf
-ucf lcd_test.ucf

Design file:              lcd_test.ncd
Physical constraint file: lcd_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tdcmper_CLKIN)
  Physical resource: pll_inst/dcm_sp_inst/CLKIN
  Logical resource: pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_inst/dcm_sp_inst/CLKIN
  Logical resource: pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_inst/dcm_sp_inst/CLKIN
  Logical resource: pll_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_inst_clkfx = PERIOD TIMEGRP "pll_inst_clkfx" 
TS_sys_clk_pin * 0.18 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 394 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.042ns.
--------------------------------------------------------------------------------

Paths for end point lcd_dis_mode_2 (SLICE_X12Y26.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     105.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key1_counter_9 (FF)
  Destination:          lcd_dis_mode_2 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.325ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.680 - 0.706)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key1_counter_9 to lcd_dis_mode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.BQ      Tcko                  0.525   key1_counter<11>
                                                       key1_counter_9
    SLICE_X12Y38.C1      net (fanout=3)        1.250   key1_counter<9>
    SLICE_X12Y38.C       Tilo                  0.255   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4_SW0
    SLICE_X12Y38.A1      net (fanout=1)        0.566   N34
    SLICE_X12Y38.A       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4
    SLICE_X12Y38.B4      net (fanout=3)        0.450   key1_counter[15]_PWR_1_o_equal_83_o
    SLICE_X12Y38.B       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       _n02791
    SLICE_X12Y26.SR      net (fanout=2)        1.267   _n0279
    SLICE_X12Y26.CLK     Tsrck                 0.504   lcd_dis_mode<1>
                                                       lcd_dis_mode_2
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (1.792ns logic, 3.533ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key1_counter_5 (FF)
  Destination:          lcd_dis_mode_2 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.113ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.680 - 0.704)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key1_counter_5 to lcd_dis_mode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   key1_counter<7>
                                                       key1_counter_5
    SLICE_X12Y38.D2      net (fanout=3)        1.247   key1_counter<5>
    SLICE_X12Y38.D       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>2
    SLICE_X12Y38.A3      net (fanout=1)        0.358   key1_counter[15]_PWR_1_o_equal_83_o<15>1
    SLICE_X12Y38.A       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4
    SLICE_X12Y38.B4      net (fanout=3)        0.450   key1_counter[15]_PWR_1_o_equal_83_o
    SLICE_X12Y38.B       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       _n02791
    SLICE_X12Y26.SR      net (fanout=2)        1.267   _n0279
    SLICE_X12Y26.CLK     Tsrck                 0.504   lcd_dis_mode<1>
                                                       lcd_dis_mode_2
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (1.791ns logic, 3.322ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key1_counter_13 (FF)
  Destination:          lcd_dis_mode_2 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.680 - 0.709)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key1_counter_13 to lcd_dis_mode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.525   key1_counter<15>
                                                       key1_counter_13
    SLICE_X12Y38.D1      net (fanout=3)        1.230   key1_counter<13>
    SLICE_X12Y38.D       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>2
    SLICE_X12Y38.A3      net (fanout=1)        0.358   key1_counter[15]_PWR_1_o_equal_83_o<15>1
    SLICE_X12Y38.A       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4
    SLICE_X12Y38.B4      net (fanout=3)        0.450   key1_counter[15]_PWR_1_o_equal_83_o
    SLICE_X12Y38.B       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       _n02791
    SLICE_X12Y26.SR      net (fanout=2)        1.267   _n0279
    SLICE_X12Y26.CLK     Tsrck                 0.504   lcd_dis_mode<1>
                                                       lcd_dis_mode_2
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (1.791ns logic, 3.305ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd_b_reg_3 (SLICE_X12Y10.D2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     105.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_dis_mode_3 (FF)
  Destination:          lcd_b_reg_3 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.382ns (Levels of Logic = 3)
  Clock Path Skew:      0.037ns (0.743 - 0.706)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_dis_mode_3 to lcd_b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BMUX    Tshcko                0.576   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       lcd_dis_mode_3
    SLICE_X13Y23.A5      net (fanout=25)       1.688   lcd_dis_mode<3>
    SLICE_X13Y23.A       Tilo                  0.259   grid_data_1<0>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1021
    SLICE_X13Y14.B5      net (fanout=1)        0.914   Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1021
    SLICE_X13Y14.BMUX    Tilo                  0.337   lcd_b_reg<6>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1022
    SLICE_X12Y10.D2      net (fanout=8)        1.269   Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT102
    SLICE_X12Y10.CLK     Tas                   0.339   lcd_b_reg<3>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT81
                                                       lcd_b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (1.511ns logic, 3.871ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               grid_data_1_0 (FF)
  Destination:          lcd_b_reg_3 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.089ns (Levels of Logic = 3)
  Clock Path Skew:      0.043ns (0.655 - 0.612)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: grid_data_1_0 to lcd_b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.430   grid_data_1<0>
                                                       grid_data_1_0
    SLICE_X13Y23.A2      net (fanout=10)       1.541   grid_data_1<0>
    SLICE_X13Y23.A       Tilo                  0.259   grid_data_1<0>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1021
    SLICE_X13Y14.B5      net (fanout=1)        0.914   Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1021
    SLICE_X13Y14.BMUX    Tilo                  0.337   lcd_b_reg<6>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1022
    SLICE_X12Y10.D2      net (fanout=8)        1.269   Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT102
    SLICE_X12Y10.CLK     Tas                   0.339   lcd_b_reg<3>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT81
                                                       lcd_b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.365ns logic, 3.724ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_dis_mode_3 (FF)
  Destination:          lcd_b_reg_3 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.743 - 0.706)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lcd_dis_mode_3 to lcd_b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BMUX    Tshcko                0.576   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       lcd_dis_mode_3
    SLICE_X13Y14.B3      net (fanout=25)       2.527   lcd_dis_mode<3>
    SLICE_X13Y14.BMUX    Tilo                  0.337   lcd_b_reg<6>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT1022
    SLICE_X12Y10.D2      net (fanout=8)        1.269   Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT102
    SLICE_X12Y10.CLK     Tas                   0.339   lcd_b_reg<3>
                                                       Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_68_OUT81
                                                       lcd_b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.252ns logic, 3.796ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point lcd_dis_mode_1 (SLICE_X12Y26.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     105.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key1_counter_9 (FF)
  Destination:          lcd_dis_mode_1 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.680 - 0.706)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key1_counter_9 to lcd_dis_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.BQ      Tcko                  0.525   key1_counter<11>
                                                       key1_counter_9
    SLICE_X12Y38.C1      net (fanout=3)        1.250   key1_counter<9>
    SLICE_X12Y38.C       Tilo                  0.255   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4_SW0
    SLICE_X12Y38.A1      net (fanout=1)        0.566   N34
    SLICE_X12Y38.A       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4
    SLICE_X12Y38.B4      net (fanout=3)        0.450   key1_counter[15]_PWR_1_o_equal_83_o
    SLICE_X12Y38.B       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       _n02791
    SLICE_X12Y26.SR      net (fanout=2)        1.267   _n0279
    SLICE_X12Y26.CLK     Tsrck                 0.450   lcd_dis_mode<1>
                                                       lcd_dis_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      5.271ns (1.738ns logic, 3.533ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key1_counter_5 (FF)
  Destination:          lcd_dis_mode_1 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.680 - 0.704)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key1_counter_5 to lcd_dis_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.BQ      Tcko                  0.525   key1_counter<7>
                                                       key1_counter_5
    SLICE_X12Y38.D2      net (fanout=3)        1.247   key1_counter<5>
    SLICE_X12Y38.D       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>2
    SLICE_X12Y38.A3      net (fanout=1)        0.358   key1_counter[15]_PWR_1_o_equal_83_o<15>1
    SLICE_X12Y38.A       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4
    SLICE_X12Y38.B4      net (fanout=3)        0.450   key1_counter[15]_PWR_1_o_equal_83_o
    SLICE_X12Y38.B       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       _n02791
    SLICE_X12Y26.SR      net (fanout=2)        1.267   _n0279
    SLICE_X12Y26.CLK     Tsrck                 0.450   lcd_dis_mode<1>
                                                       lcd_dis_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      5.059ns (1.737ns logic, 3.322ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               key1_counter_13 (FF)
  Destination:          lcd_dis_mode_1 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.680 - 0.709)
  Source Clock:         lcd_clk rising at 0.000ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: key1_counter_13 to lcd_dis_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.525   key1_counter<15>
                                                       key1_counter_13
    SLICE_X12Y38.D1      net (fanout=3)        1.230   key1_counter<13>
    SLICE_X12Y38.D       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>2
    SLICE_X12Y38.A3      net (fanout=1)        0.358   key1_counter[15]_PWR_1_o_equal_83_o<15>1
    SLICE_X12Y38.A       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       key1_counter[15]_PWR_1_o_equal_83_o<15>4
    SLICE_X12Y38.B4      net (fanout=3)        0.450   key1_counter[15]_PWR_1_o_equal_83_o
    SLICE_X12Y38.B       Tilo                  0.254   key1_counter[15]_PWR_1_o_equal_83_o<15>1
                                                       _n02791
    SLICE_X12Y26.SR      net (fanout=2)        1.267   _n0279
    SLICE_X12Y26.CLK     Tsrck                 0.450   lcd_dis_mode<1>
                                                       lcd_dis_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (1.737ns logic, 3.305ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_inst_clkfx = PERIOD TIMEGRP "pll_inst_clkfx" TS_sys_clk_pin * 0.18 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point lcd_dis_mode_2 (SLICE_X12Y26.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_dis_mode_1 (FF)
  Destination:          lcd_dis_mode_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         lcd_clk rising at 111.111ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_dis_mode_1 to lcd_dis_mode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.BQ      Tcko                  0.234   lcd_dis_mode<1>
                                                       lcd_dis_mode_1
    SLICE_X12Y26.B5      net (fanout=23)       0.083   lcd_dis_mode<1>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.131   lcd_dis_mode<1>
                                                       Mcount_lcd_dis_mode_xor<2>11
                                                       lcd_dis_mode_2
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.365ns logic, 0.083ns route)
                                                       (81.5% logic, 18.5% route)

--------------------------------------------------------------------------------

Paths for end point bar_data_0 (SLICE_X4Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bar_data_0 (FF)
  Destination:          bar_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         lcd_clk rising at 111.111ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bar_data_0 to bar_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y20.AQ       Tcko                  0.234   bar_data<8>
                                                       bar_data_0
    SLICE_X4Y20.A6       net (fanout=2)        0.028   bar_data<0>
    SLICE_X4Y20.CLK      Tah         (-Th)    -0.197   bar_data<8>
                                                       bar_data_0_glue_set
                                                       bar_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.431ns logic, 0.028ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point lcd_dis_mode_0 (SLICE_X12Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_dis_mode_0 (FF)
  Destination:          lcd_dis_mode_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         lcd_clk rising at 111.111ns
  Destination Clock:    lcd_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_dis_mode_0 to lcd_dis_mode_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y26.AQ      Tcko                  0.234   lcd_dis_mode<1>
                                                       lcd_dis_mode_0
    SLICE_X12Y26.A6      net (fanout=32)       0.049   lcd_dis_mode<0>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.197   lcd_dis_mode<1>
                                                       Mcount_lcd_dis_mode_xor<0>11_INV_0
                                                       lcd_dis_mode_0
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.431ns logic, 0.049ns route)
                                                       (89.8% logic, 10.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_inst_clkfx = PERIOD TIMEGRP "pll_inst_clkfx" TS_sys_clk_pin * 0.18 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 108.445ns (period - min period limit)
  Period: 111.111ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll_inst/clkout1_buf/I0
  Logical resource: pll_inst/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pll_inst/clkfx
--------------------------------------------------------------------------------
Slack: 110.631ns (period - (min high pulse limit / (high pulse / period)))
  Period: 111.111ns
  High pulse: 55.555ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: Mmux_lcd_dis_mode[3]_PWR_1_o_wide_mux_67_OUT42/SR
  Logical resource: lcd_g_reg_3/SR
  Location pin: SLICE_X12Y22.SR
  Clock network: reset_n_inv
--------------------------------------------------------------------------------
Slack: 110.631ns (period - (min high pulse limit / (high pulse / period)))
  Period: 111.111ns
  High pulse: 55.555ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: lcd_dis_mode<1>/SR
  Logical resource: lcd_dis_mode_2/SR
  Location pin: SLICE_X12Y26.SR
  Clock network: _n0279
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      1.088ns|            0|            0|            0|         2522|
| TS_pll_inst_clkfx             |    111.111ns|      6.042ns|          N/A|            0|            0|         2522|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50M        |    6.042|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2522 paths, 0 nets, and 642 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 26 11:29:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



