
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 47, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 1131



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 47, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1282



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 47, vs. lBoundEstimator: OWN, ALAPBound: lazyALAP -> 51



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 1131, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1282



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 51, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 1131



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: OWN, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 51, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 1282



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 54 with 204 nodes

n1--86:DMA_LOAD : [0:1]
n92--423:I2L : [0:0]
n80--565:I2L : [0:0]
n191--631:I2L : [0:0]
n133--489:I2L : [1:1]
n189--347:I2L : [1:1]
n62--707:I2L : [1:1]
n28--146:IXOR : [2:2]
n9--281:I2L : [2:2]
n54--210:I2L : [2:2]
n11--181:IXOR : [2:2]
n60--494:I2L : [3:3]
n180--352:I2L : [3:3]
n21--560:I2L : [3:3]
n10--205:I2L : [3:3]
n103--702:I2L : [4:4]
n114--418:I2L : [4:4]
n138--636:I2L : [4:4]
n88--276:I2L : [4:4]
n91--426:LSHL : [5:5]
n61--710:LSHL : [5:5]
n84--287:I2L : [5:5]
n87--571:I2L : [5:5]
n53--213:LSHL : [6:6]
n184--634:LSHL : [6:6]
n151--642:I2L : [6:6]
n20--563:LSHL : [6:6]
n36--284:LSHL : [7:7]
n47--492:LSHL : [7:7]
n25--358:I2L : [7:7]
n170--705:LSHL : [7:7]
n68--429:I2L : [8:8]
n35--279:LSHL : [8:8]
n79--568:LSHL : [8:8]
n174--208:LSHL : [8:8]
n185--639:LSHL : [9:9]
n48--497:LSHL : [9:9]
n26--713:I2L : [9:9]
n113--421:LSHL : [9:9]
n19--500:I2L : [10:10]
n129--355:LSHL : [10:10]
n106--216:I2L : [10:10]
n128--350:LSHL : [10:10]
n90--578:I2L : [11:11]
n30--507:I2L : [11:11]
n65--214:LXOR : [11:11]
n86--574:LSHL : [11:11]
n110--640:LXOR : [12:12]
n45--223:I2L : [12:12]
n67--432:LSHL : [12:12]
n66--219:LSHL : [12:12]
n14--285:LXOR : [13:13]
n111--645:LSHL : [13:13]
n199--294:I2L : [13:13]
n46--498:LXOR : [13:13]
n144--427:LXOR : [14:14]
n24--361:LSHL : [14:14]
n130--569:LXOR : [14:14]
n59--720:I2L : [14:14]
n15--290:LSHL : [15:15]
n18--503:LSHL : [15:15]
n17--365:I2L : [15:15]
n101--711:LXOR : [15:15]
n102--716:LSHL : [16:16]
n116--436:I2L : [16:16]
n127--356:LXOR : [16:16]
n109--649:I2L : [16:16]
n72--727:I2L : [17:17]
n43--656:I2L : [17:17]
n162--301:I2L : [17:17]
n64--220:LXOR : [17:17]
n34--652:LSHL : [18:18]
n89--581:LSHL : [18:18]
n181--372:I2L : [18:18]
n12--585:I2L : [18:18]
n58--723:LSHL : [19:19]
n33--646:LXOR : [19:19]
n193--297:LSHL : [19:19]
n44--226:LSHL : [19:19]
n154--443:I2L : [20:20]
n13--291:LXOR : [20:20]
n100--717:LXOR : [20:20]
n38--230:I2L : [20:20]
n16--368:LSHL : [21:21]
n142--514:I2L : [21:21]
n164--504:LXOR : [21:21]
n29--510:LSHL : [21:21]
n115--439:LSHL : [22:22]
n156--575:LXOR : [22:22]
n123--433:LXOR : [22:22]
n118--362:LXOR : [22:22]
n0--379:I2L : [23:23]
n3--237:I2L : [23:23]
n190--304:LSHL : [23:23]
n63--521:I2L : [23:23]
n73--730:LSHL : [24:24]
n40--734:I2L : [24:24]
n32--653:LXOR : [24:24]
n42--659:LSHL : [24:24]
n173--308:I2L : [25:25]
n31--592:I2L : [25:25]
n192--298:LXOR : [25:25]
n160--582:LXOR : [25:25]
n143--375:LSHL : [26:26]
n132--724:LXOR : [26:26]
n122--440:LXOR : [26:26]
n196--227:LXOR : [26:26]
n163--446:LSHL : [27:27]
n141--517:LSHL : [27:27]
n37--233:LSHL : [27:27]
n169--663:I2L : [27:27]
n159--450:I2L : [28:28]
n112--588:LSHL : [28:28]
n179--511:LXOR : [28:28]
n117--369:LXOR : [28:28]
n2--240:LSHL : [29:29]
n50--91:ISHL : [29:29]
n93--660:LXOR : [29:29]
n52--153:ISHL : [29:29]
n140--599:I2L : [30:30]
n56--376:LXOR : [30:30]
n78--118:ISHL : [30:30]
n99--457:I2L : [30:30]
n57--382:LSHL : [31:31]
n155--741:I2L : [31:31]
n131--731:LXOR : [31:31]
n182--386:I2L : [31:31]
n197--305:LXOR : [32:32]
n136--589:LXOR : [32:32]
n158--518:LXOR : [32:32]
n39--737:LSHL : [32:32]
n187--244:I2L : [33:33]
n41--670:I2L : [33:33]
n85--524:LSHL : [33:33]
n172--311:LSHL : [33:33]
n166--234:LXOR : [34:34]
n120--595:LSHL : [34:34]
n147--447:LXOR : [34:34]
n148--453:LSHL : [34:34]
n70--596:LXOR : [35:35]
n168--666:LSHL : [35:35]
n146--528:I2L : [35:35]
n105--315:I2L : [35:35]
n71--602:LSHL : [36:36]
n96--673:LSHL : [36:36]
n95--667:LXOR : [36:36]
n98--460:LSHL : [36:36]
n165--241:LXOR : [37:37]
n75--389:LSHL : [37:37]
n171--247:LSHL : [37:37]
n55--383:LXOR : [37:37]
n125--454:LXOR : [38:38]
n104--318:LSHL : [38:38]
n134--738:LXOR : [38:38]
n145--531:LSHL : [38:38]
n135--744:LSHL : [39:39]
n157--525:LXOR : [39:39]
n83--748:I2L : [39:39]
n108--312:LXOR : [39:39]
n94--674:LXOR : [40:40]
n82--745:LXOR : [40:40]
n7--248:LXOR : [40:40]
n74--390:LXOR : [40:40]
n8--251:I2L : [41:41]
n51--160:I2L : [41:41]
n183--677:I2L : [41:41]
n77--125:I2L : [41:41]
n176--532:LXOR : [42:42]
n69--603:LXOR : [42:42]
n27--393:I2L : [42:42]
n49--98:I2L : [42:42]
n126--535:I2L : [43:43]
n167--606:I2L : [43:43]
n124--461:LXOR : [43:43]
n201--464:I2L : [43:43]
n121--164:ERROR : [44:44]
n153--394:LXOR : [44:44]
n107--319:LXOR : [44:44]
n119--322:I2L : [44:44]
n175--536:LXOR : [45:45]
n81--749:LXOR : [45:45]
n5--607:LXOR : [45:45]
n6--252:LXOR : [45:45]
n150--465:LXOR : [46:46]
n76--102:ERROR : [46:46]
n195--678:LXOR : [46:46]
n97--129:ERROR : [46:46]
n4--609:DMA_STORE64 : [47:48]
n161--751:DMA_STORE64 : [47:48]
n194--254:DMA_STORE64 : [47:48]
n23--323:LXOR : [47:47]
n22--325:DMA_STORE64 : [48:49]
n198--165:IFLT : [49:49]
n177--130:IFLT : [49:49]
n188--110:IXOR : [49:49]
n152--396:DMA_STORE64 : [50:51]
n186--538:DMA_STORE64 : [50:51]
n202--752:IADD : [50:50]
n203--79:IFGE : [50:50]
n137--103:IFLT : [51:51]
n200--680:DMA_STORE64 : [51:52]
n178--137:IXOR : [52:52]
n149--467:DMA_STORE64 : [52:53]
n139--172:IXOR : [52:52]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 54
Initial best latency: 54
203 out of 204 DFG nodes could be skipped to find best schedule
It took 46 milliseconds to converge
Scheduling took 47 milliseconds

Print BULB tree: 
l_bound: 54, u_bound: 54; investigated partial schedule: {}; 
└── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--86:DMA_LOAD], 1=[n1--86:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 54 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 14 times
Best latency found: 54
Initial best latency: 54
203 out of 204 DFG nodes could be skipped to find best schedule
It took 55 milliseconds to converge
Scheduling took 1131 milliseconds

Print BULB tree: 
l_bound: 54, u_bound: 54; investigated partial schedule: {}; 
├── l_bound: 93, u_bound: 93; investigated n1--86:DMA_LOAD in [52:53]; investigated partial schedule: {52=[n1--86:DMA_LOAD], 53=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [11:12]; investigated partial schedule: {11=[n1--86:DMA_LOAD], 12=[n1--86:DMA_LOAD]}; 
├── l_bound: 69, u_bound: 69; investigated n1--86:DMA_LOAD in [28:29]; investigated partial schedule: {28=[n1--86:DMA_LOAD], 29=[n1--86:DMA_LOAD]}; 
├── l_bound: 68, u_bound: 68; investigated n1--86:DMA_LOAD in [27:28]; investigated partial schedule: {27=[n1--86:DMA_LOAD], 28=[n1--86:DMA_LOAD]}; 
├── l_bound: 71, u_bound: 71; investigated n1--86:DMA_LOAD in [30:31]; investigated partial schedule: {30=[n1--86:DMA_LOAD], 31=[n1--86:DMA_LOAD]}; 
├── l_bound: 64, u_bound: 64; investigated n1--86:DMA_LOAD in [23:24]; investigated partial schedule: {23=[n1--86:DMA_LOAD], 24=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [7:8]; investigated partial schedule: {7=[n1--86:DMA_LOAD], 8=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--86:DMA_LOAD], 1=[n1--86:DMA_LOAD]}; 
├── l_bound: 88, u_bound: 88; investigated n1--86:DMA_LOAD in [47:48]; investigated partial schedule: {47=[n1--86:DMA_LOAD], 48=[n1--86:DMA_LOAD]}; 
├── l_bound: 90, u_bound: 90; investigated n1--86:DMA_LOAD in [49:50]; investigated partial schedule: {49=[n1--86:DMA_LOAD], 50=[n1--86:DMA_LOAD]}; 
├── l_bound: 63, u_bound: 63; investigated n1--86:DMA_LOAD in [22:23]; investigated partial schedule: {22=[n1--86:DMA_LOAD], 23=[n1--86:DMA_LOAD]}; 
├── l_bound: 85, u_bound: 85; investigated n1--86:DMA_LOAD in [44:45]; investigated partial schedule: {44=[n1--86:DMA_LOAD], 45=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n1--86:DMA_LOAD], 3=[n1--86:DMA_LOAD]}; 
├── l_bound: 61, u_bound: 61; investigated n1--86:DMA_LOAD in [20:21]; investigated partial schedule: {20=[n1--86:DMA_LOAD], 21=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n1--86:DMA_LOAD], 7=[n1--86:DMA_LOAD]}; 
├── l_bound: 75, u_bound: 75; investigated n1--86:DMA_LOAD in [34:35]; investigated partial schedule: {34=[n1--86:DMA_LOAD], 35=[n1--86:DMA_LOAD]}; 
├── l_bound: 87, u_bound: 87; investigated n1--86:DMA_LOAD in [46:47]; investigated partial schedule: {46=[n1--86:DMA_LOAD], 47=[n1--86:DMA_LOAD]}; 
├── l_bound: 62, u_bound: 62; investigated n1--86:DMA_LOAD in [21:22]; investigated partial schedule: {21=[n1--86:DMA_LOAD], 22=[n1--86:DMA_LOAD]}; 
├── l_bound: 81, u_bound: 81; investigated n1--86:DMA_LOAD in [40:41]; investigated partial schedule: {40=[n1--86:DMA_LOAD], 41=[n1--86:DMA_LOAD]}; 
├── l_bound: 67, u_bound: 67; investigated n1--86:DMA_LOAD in [26:27]; investigated partial schedule: {26=[n1--86:DMA_LOAD], 27=[n1--86:DMA_LOAD]}; 
├── l_bound: 66, u_bound: 66; investigated n1--86:DMA_LOAD in [25:26]; investigated partial schedule: {25=[n1--86:DMA_LOAD], 26=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [8:9]; investigated partial schedule: {8=[n1--86:DMA_LOAD], 9=[n1--86:DMA_LOAD]}; 
├── l_bound: 92, u_bound: 92; investigated n1--86:DMA_LOAD in [51:52]; investigated partial schedule: {51=[n1--86:DMA_LOAD], 52=[n1--86:DMA_LOAD]}; 
├── l_bound: 76, u_bound: 76; investigated n1--86:DMA_LOAD in [35:36]; investigated partial schedule: {35=[n1--86:DMA_LOAD], 36=[n1--86:DMA_LOAD]}; 
├── l_bound: 65, u_bound: 65; investigated n1--86:DMA_LOAD in [24:25]; investigated partial schedule: {24=[n1--86:DMA_LOAD], 25=[n1--86:DMA_LOAD]}; 
├── l_bound: 72, u_bound: 72; investigated n1--86:DMA_LOAD in [31:32]; investigated partial schedule: {31=[n1--86:DMA_LOAD], 32=[n1--86:DMA_LOAD]}; 
├── l_bound: 91, u_bound: 91; investigated n1--86:DMA_LOAD in [50:51]; investigated partial schedule: {50=[n1--86:DMA_LOAD], 51=[n1--86:DMA_LOAD]}; 
├── l_bound: 60, u_bound: 60; investigated n1--86:DMA_LOAD in [19:20]; investigated partial schedule: {19=[n1--86:DMA_LOAD], 20=[n1--86:DMA_LOAD]}; 
├── l_bound: 78, u_bound: 78; investigated n1--86:DMA_LOAD in [37:38]; investigated partial schedule: {37=[n1--86:DMA_LOAD], 38=[n1--86:DMA_LOAD]}; 
├── l_bound: 84, u_bound: 84; investigated n1--86:DMA_LOAD in [43:44]; investigated partial schedule: {43=[n1--86:DMA_LOAD], 44=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n1--86:DMA_LOAD], 6=[n1--86:DMA_LOAD]}; 
├── l_bound: 59, u_bound: 59; investigated n1--86:DMA_LOAD in [18:19]; investigated partial schedule: {18=[n1--86:DMA_LOAD], 19=[n1--86:DMA_LOAD]}; 
├── l_bound: 77, u_bound: 77; investigated n1--86:DMA_LOAD in [36:37]; investigated partial schedule: {36=[n1--86:DMA_LOAD], 37=[n1--86:DMA_LOAD]}; 
├── l_bound: 82, u_bound: 82; investigated n1--86:DMA_LOAD in [41:42]; investigated partial schedule: {41=[n1--86:DMA_LOAD], 42=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [10:11]; investigated partial schedule: {10=[n1--86:DMA_LOAD], 11=[n1--86:DMA_LOAD]}; 
├── l_bound: 83, u_bound: 83; investigated n1--86:DMA_LOAD in [42:43]; investigated partial schedule: {42=[n1--86:DMA_LOAD], 43=[n1--86:DMA_LOAD]}; 
├── l_bound: 86, u_bound: 86; investigated n1--86:DMA_LOAD in [45:46]; investigated partial schedule: {45=[n1--86:DMA_LOAD], 46=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [12:13]; investigated partial schedule: {12=[n1--86:DMA_LOAD], 13=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n1--86:DMA_LOAD], 5=[n1--86:DMA_LOAD]}; 
├── l_bound: 56, u_bound: 56; investigated n1--86:DMA_LOAD in [15:16]; investigated partial schedule: {15=[n1--86:DMA_LOAD], 16=[n1--86:DMA_LOAD]}; 
├── l_bound: 55, u_bound: 55; investigated n1--86:DMA_LOAD in [14:15]; investigated partial schedule: {14=[n1--86:DMA_LOAD], 15=[n1--86:DMA_LOAD]}; 
├── l_bound: 70, u_bound: 70; investigated n1--86:DMA_LOAD in [29:30]; investigated partial schedule: {29=[n1--86:DMA_LOAD], 30=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [9:10]; investigated partial schedule: {9=[n1--86:DMA_LOAD], 10=[n1--86:DMA_LOAD]}; 
├── l_bound: 58, u_bound: 58; investigated n1--86:DMA_LOAD in [17:18]; investigated partial schedule: {17=[n1--86:DMA_LOAD], 18=[n1--86:DMA_LOAD]}; 
├── l_bound: 89, u_bound: 89; investigated n1--86:DMA_LOAD in [48:49]; investigated partial schedule: {48=[n1--86:DMA_LOAD], 49=[n1--86:DMA_LOAD]}; 
├── l_bound: 57, u_bound: 57; investigated n1--86:DMA_LOAD in [16:17]; investigated partial schedule: {16=[n1--86:DMA_LOAD], 17=[n1--86:DMA_LOAD]}; 
├── l_bound: 80, u_bound: 80; investigated n1--86:DMA_LOAD in [39:40]; investigated partial schedule: {39=[n1--86:DMA_LOAD], 40=[n1--86:DMA_LOAD]}; 
├── l_bound: 74, u_bound: 74; investigated n1--86:DMA_LOAD in [33:34]; investigated partial schedule: {33=[n1--86:DMA_LOAD], 34=[n1--86:DMA_LOAD]}; 
├── l_bound: 79, u_bound: 79; investigated n1--86:DMA_LOAD in [38:39]; investigated partial schedule: {38=[n1--86:DMA_LOAD], 39=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n1--86:DMA_LOAD], 4=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n1--86:DMA_LOAD], 2=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [13:14]; investigated partial schedule: {13=[n1--86:DMA_LOAD], 14=[n1--86:DMA_LOAD]}; 
└── l_bound: 73, u_bound: 73; investigated n1--86:DMA_LOAD in [32:33]; investigated partial schedule: {32=[n1--86:DMA_LOAD], 33=[n1--86:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 54 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 14 times
Best latency found: 54
Initial best latency: 54
203 out of 204 DFG nodes could be skipped to find best schedule
It took 45 milliseconds to converge
Scheduling took 1282 milliseconds

Print BULB tree: 
l_bound: 54, u_bound: 54; investigated partial schedule: {}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [12:13]; investigated partial schedule: {12=[n1--86:DMA_LOAD], 13=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 75; investigated n1--86:DMA_LOAD in [34:35]; investigated partial schedule: {34=[n1--86:DMA_LOAD], 35=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 55; investigated n1--86:DMA_LOAD in [14:15]; investigated partial schedule: {14=[n1--86:DMA_LOAD], 15=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 68; investigated n1--86:DMA_LOAD in [27:28]; investigated partial schedule: {27=[n1--86:DMA_LOAD], 28=[n1--86:DMA_LOAD]}; 
├── l_bound: 62, u_bound: 89; investigated n1--86:DMA_LOAD in [48:49]; investigated partial schedule: {48=[n1--86:DMA_LOAD], 49=[n1--86:DMA_LOAD]}; 
├── l_bound: 66, u_bound: 93; investigated n1--86:DMA_LOAD in [52:53]; investigated partial schedule: {52=[n1--86:DMA_LOAD], 53=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 77; investigated n1--86:DMA_LOAD in [36:37]; investigated partial schedule: {36=[n1--86:DMA_LOAD], 37=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [9:10]; investigated partial schedule: {9=[n1--86:DMA_LOAD], 10=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 80; investigated n1--86:DMA_LOAD in [39:40]; investigated partial schedule: {39=[n1--86:DMA_LOAD], 40=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 59; investigated n1--86:DMA_LOAD in [18:19]; investigated partial schedule: {18=[n1--86:DMA_LOAD], 19=[n1--86:DMA_LOAD]}; 
├── l_bound: 58, u_bound: 85; investigated n1--86:DMA_LOAD in [44:45]; investigated partial schedule: {44=[n1--86:DMA_LOAD], 45=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 69; investigated n1--86:DMA_LOAD in [28:29]; investigated partial schedule: {28=[n1--86:DMA_LOAD], 29=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 81; investigated n1--86:DMA_LOAD in [40:41]; investigated partial schedule: {40=[n1--86:DMA_LOAD], 41=[n1--86:DMA_LOAD]}; 
├── l_bound: 61, u_bound: 88; investigated n1--86:DMA_LOAD in [47:48]; investigated partial schedule: {47=[n1--86:DMA_LOAD], 48=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 67; investigated n1--86:DMA_LOAD in [26:27]; investigated partial schedule: {26=[n1--86:DMA_LOAD], 27=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [10:11]; investigated partial schedule: {10=[n1--86:DMA_LOAD], 11=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [11:12]; investigated partial schedule: {11=[n1--86:DMA_LOAD], 12=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 78; investigated n1--86:DMA_LOAD in [37:38]; investigated partial schedule: {37=[n1--86:DMA_LOAD], 38=[n1--86:DMA_LOAD]}; 
├── l_bound: 64, u_bound: 91; investigated n1--86:DMA_LOAD in [50:51]; investigated partial schedule: {50=[n1--86:DMA_LOAD], 51=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 65; investigated n1--86:DMA_LOAD in [24:25]; investigated partial schedule: {24=[n1--86:DMA_LOAD], 25=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [7:8]; investigated partial schedule: {7=[n1--86:DMA_LOAD], 8=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 79; investigated n1--86:DMA_LOAD in [38:39]; investigated partial schedule: {38=[n1--86:DMA_LOAD], 39=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 58; investigated n1--86:DMA_LOAD in [17:18]; investigated partial schedule: {17=[n1--86:DMA_LOAD], 18=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [4:5]; investigated partial schedule: {4=[n1--86:DMA_LOAD], 5=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 70; investigated n1--86:DMA_LOAD in [29:30]; investigated partial schedule: {29=[n1--86:DMA_LOAD], 30=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [1:2]; investigated partial schedule: {1=[n1--86:DMA_LOAD], 2=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [6:7]; investigated partial schedule: {6=[n1--86:DMA_LOAD], 7=[n1--86:DMA_LOAD]}; 
├── l_bound: 55, u_bound: 82; investigated n1--86:DMA_LOAD in [41:42]; investigated partial schedule: {41=[n1--86:DMA_LOAD], 42=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--86:DMA_LOAD], 1=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 71; investigated n1--86:DMA_LOAD in [30:31]; investigated partial schedule: {30=[n1--86:DMA_LOAD], 31=[n1--86:DMA_LOAD]}; 
├── l_bound: 59, u_bound: 86; investigated n1--86:DMA_LOAD in [45:46]; investigated partial schedule: {45=[n1--86:DMA_LOAD], 46=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [3:4]; investigated partial schedule: {3=[n1--86:DMA_LOAD], 4=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [2:3]; investigated partial schedule: {2=[n1--86:DMA_LOAD], 3=[n1--86:DMA_LOAD]}; 
├── l_bound: 63, u_bound: 90; investigated n1--86:DMA_LOAD in [49:50]; investigated partial schedule: {49=[n1--86:DMA_LOAD], 50=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 63; investigated n1--86:DMA_LOAD in [22:23]; investigated partial schedule: {22=[n1--86:DMA_LOAD], 23=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 57; investigated n1--86:DMA_LOAD in [16:17]; investigated partial schedule: {16=[n1--86:DMA_LOAD], 17=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [13:14]; investigated partial schedule: {13=[n1--86:DMA_LOAD], 14=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 64; investigated n1--86:DMA_LOAD in [23:24]; investigated partial schedule: {23=[n1--86:DMA_LOAD], 24=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 76; investigated n1--86:DMA_LOAD in [35:36]; investigated partial schedule: {35=[n1--86:DMA_LOAD], 36=[n1--86:DMA_LOAD]}; 
├── l_bound: 60, u_bound: 87; investigated n1--86:DMA_LOAD in [46:47]; investigated partial schedule: {46=[n1--86:DMA_LOAD], 47=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 62; investigated n1--86:DMA_LOAD in [21:22]; investigated partial schedule: {21=[n1--86:DMA_LOAD], 22=[n1--86:DMA_LOAD]}; 
├── l_bound: 57, u_bound: 84; investigated n1--86:DMA_LOAD in [43:44]; investigated partial schedule: {43=[n1--86:DMA_LOAD], 44=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 66; investigated n1--86:DMA_LOAD in [25:26]; investigated partial schedule: {25=[n1--86:DMA_LOAD], 26=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 73; investigated n1--86:DMA_LOAD in [32:33]; investigated partial schedule: {32=[n1--86:DMA_LOAD], 33=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [5:6]; investigated partial schedule: {5=[n1--86:DMA_LOAD], 6=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 61; investigated n1--86:DMA_LOAD in [20:21]; investigated partial schedule: {20=[n1--86:DMA_LOAD], 21=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 60; investigated n1--86:DMA_LOAD in [19:20]; investigated partial schedule: {19=[n1--86:DMA_LOAD], 20=[n1--86:DMA_LOAD]}; 
├── l_bound: 56, u_bound: 83; investigated n1--86:DMA_LOAD in [42:43]; investigated partial schedule: {42=[n1--86:DMA_LOAD], 43=[n1--86:DMA_LOAD]}; 
├── l_bound: 65, u_bound: 92; investigated n1--86:DMA_LOAD in [51:52]; investigated partial schedule: {51=[n1--86:DMA_LOAD], 52=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [8:9]; investigated partial schedule: {8=[n1--86:DMA_LOAD], 9=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 74; investigated n1--86:DMA_LOAD in [33:34]; investigated partial schedule: {33=[n1--86:DMA_LOAD], 34=[n1--86:DMA_LOAD]}; 
├── l_bound: 54, u_bound: 56; investigated n1--86:DMA_LOAD in [15:16]; investigated partial schedule: {15=[n1--86:DMA_LOAD], 16=[n1--86:DMA_LOAD]}; 
└── l_bound: 54, u_bound: 72; investigated n1--86:DMA_LOAD in [31:32]; investigated partial schedule: {31=[n1--86:DMA_LOAD], 32=[n1--86:DMA_LOAD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 54
Initial best latency: 54
203 out of 204 DFG nodes could be skipped to find best schedule
It took 51 milliseconds to converge
Scheduling took 51 milliseconds

Print BULB tree: 
l_bound: 54, u_bound: 54; investigated partial schedule: {}; 
└── l_bound: 54, u_bound: 54; investigated n1--86:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n1--86:DMA_LOAD], 1=[n1--86:DMA_LOAD]}; 

