
Vaja3_ADC_trigger_timer_conversion_Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fe8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080030a4  080030a4  000130a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030dc  080030dc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080030dc  080030dc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080030dc  080030dc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030dc  080030dc  000130dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030e0  080030e0  000130e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080030e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  2000000c  080030f0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  080030f0  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db98  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b8f  00000000  00000000  0002dbcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c78  00000000  00000000  0002f760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd0  00000000  00000000  000303d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001adea  00000000  00000000  00030fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e7be  00000000  00000000  0004bd92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a758f  00000000  00000000  0005a550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101adf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d20  00000000  00000000  00101b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800308c 	.word	0x0800308c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	0800308c 	.word	0x0800308c

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fb1c 	bl	800085c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f816 	bl	8000254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f95e 	bl	80004e8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800022c:	f000 f92c 	bl	8000488 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000230:	f000 f878 	bl	8000324 <MX_ADC_Init>
  MX_TIM1_Init();
 8000234:	f000 f8d0 	bl	80003d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000238:	4b04      	ldr	r3, [pc, #16]	; (800024c <main+0x30>)
 800023a:	0018      	movs	r0, r3
 800023c:	f002 f868 	bl	8002310 <HAL_TIM_Base_Start>
  HAL_ADC_Start_IT(&hadc);
 8000240:	4b03      	ldr	r3, [pc, #12]	; (8000250 <main+0x34>)
 8000242:	0018      	movs	r0, r3
 8000244:	f000 fcae 	bl	8000ba4 <HAL_ADC_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	e7fe      	b.n	8000248 <main+0x2c>
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	20000068 	.word	0x20000068
 8000250:	20000028 	.word	0x20000028

08000254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000254:	b590      	push	{r4, r7, lr}
 8000256:	b099      	sub	sp, #100	; 0x64
 8000258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025a:	242c      	movs	r4, #44	; 0x2c
 800025c:	193b      	adds	r3, r7, r4
 800025e:	0018      	movs	r0, r3
 8000260:	2334      	movs	r3, #52	; 0x34
 8000262:	001a      	movs	r2, r3
 8000264:	2100      	movs	r1, #0
 8000266:	f002 ff09 	bl	800307c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026a:	231c      	movs	r3, #28
 800026c:	18fb      	adds	r3, r7, r3
 800026e:	0018      	movs	r0, r3
 8000270:	2310      	movs	r3, #16
 8000272:	001a      	movs	r2, r3
 8000274:	2100      	movs	r1, #0
 8000276:	f002 ff01 	bl	800307c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027a:	003b      	movs	r3, r7
 800027c:	0018      	movs	r0, r3
 800027e:	231c      	movs	r3, #28
 8000280:	001a      	movs	r2, r3
 8000282:	2100      	movs	r1, #0
 8000284:	f002 fefa 	bl	800307c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000288:	0021      	movs	r1, r4
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2212      	movs	r2, #18
 800028e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2201      	movs	r2, #1
 8000294:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2201      	movs	r2, #1
 800029a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2210      	movs	r2, #16
 80002a0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2210      	movs	r2, #16
 80002a6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2202      	movs	r2, #2
 80002ac:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2280      	movs	r2, #128	; 0x80
 80002b2:	0212      	lsls	r2, r2, #8
 80002b4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2200      	movs	r2, #0
 80002ba:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2200      	movs	r2, #0
 80002c0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 f9d3 	bl	8001670 <HAL_RCC_OscConfig>
 80002ca:	1e03      	subs	r3, r0, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002ce:	f000 f98d 	bl	80005ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d2:	211c      	movs	r1, #28
 80002d4:	187b      	adds	r3, r7, r1
 80002d6:	2207      	movs	r2, #7
 80002d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002da:	187b      	adds	r3, r7, r1
 80002dc:	2202      	movs	r2, #2
 80002de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e0:	187b      	adds	r3, r7, r1
 80002e2:	2200      	movs	r2, #0
 80002e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e6:	187b      	adds	r3, r7, r1
 80002e8:	2280      	movs	r2, #128	; 0x80
 80002ea:	00d2      	lsls	r2, r2, #3
 80002ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2100      	movs	r1, #0
 80002f2:	0018      	movs	r0, r3
 80002f4:	f001 fd42 	bl	8001d7c <HAL_RCC_ClockConfig>
 80002f8:	1e03      	subs	r3, r0, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80002fc:	f000 f976 	bl	80005ec <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000300:	003b      	movs	r3, r7
 8000302:	2202      	movs	r2, #2
 8000304:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000306:	003b      	movs	r3, r7
 8000308:	2200      	movs	r2, #0
 800030a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800030c:	003b      	movs	r3, r7
 800030e:	0018      	movs	r0, r3
 8000310:	f001 feae 	bl	8002070 <HAL_RCCEx_PeriphCLKConfig>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d001      	beq.n	800031c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000318:	f000 f968 	bl	80005ec <Error_Handler>
  }
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b019      	add	sp, #100	; 0x64
 8000322:	bd90      	pop	{r4, r7, pc}

08000324 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800032a:	1d3b      	adds	r3, r7, #4
 800032c:	0018      	movs	r0, r3
 800032e:	230c      	movs	r3, #12
 8000330:	001a      	movs	r2, r3
 8000332:	2100      	movs	r1, #0
 8000334:	f002 fea2 	bl	800307c <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000338:	4b25      	ldr	r3, [pc, #148]	; (80003d0 <MX_ADC_Init+0xac>)
 800033a:	4a26      	ldr	r2, [pc, #152]	; (80003d4 <MX_ADC_Init+0xb0>)
 800033c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800033e:	4b24      	ldr	r3, [pc, #144]	; (80003d0 <MX_ADC_Init+0xac>)
 8000340:	2200      	movs	r2, #0
 8000342:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000344:	4b22      	ldr	r3, [pc, #136]	; (80003d0 <MX_ADC_Init+0xac>)
 8000346:	2210      	movs	r2, #16
 8000348:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800034a:	4b21      	ldr	r3, [pc, #132]	; (80003d0 <MX_ADC_Init+0xac>)
 800034c:	2200      	movs	r2, #0
 800034e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000350:	4b1f      	ldr	r3, [pc, #124]	; (80003d0 <MX_ADC_Init+0xac>)
 8000352:	2201      	movs	r2, #1
 8000354:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000356:	4b1e      	ldr	r3, [pc, #120]	; (80003d0 <MX_ADC_Init+0xac>)
 8000358:	2204      	movs	r2, #4
 800035a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800035c:	4b1c      	ldr	r3, [pc, #112]	; (80003d0 <MX_ADC_Init+0xac>)
 800035e:	2200      	movs	r2, #0
 8000360:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000362:	4b1b      	ldr	r3, [pc, #108]	; (80003d0 <MX_ADC_Init+0xac>)
 8000364:	2200      	movs	r2, #0
 8000366:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000368:	4b19      	ldr	r3, [pc, #100]	; (80003d0 <MX_ADC_Init+0xac>)
 800036a:	2200      	movs	r2, #0
 800036c:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800036e:	4b18      	ldr	r3, [pc, #96]	; (80003d0 <MX_ADC_Init+0xac>)
 8000370:	2200      	movs	r2, #0
 8000372:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000374:	4b16      	ldr	r3, [pc, #88]	; (80003d0 <MX_ADC_Init+0xac>)
 8000376:	2200      	movs	r2, #0
 8000378:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800037a:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <MX_ADC_Init+0xac>)
 800037c:	2280      	movs	r2, #128	; 0x80
 800037e:	00d2      	lsls	r2, r2, #3
 8000380:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000382:	4b13      	ldr	r3, [pc, #76]	; (80003d0 <MX_ADC_Init+0xac>)
 8000384:	2224      	movs	r2, #36	; 0x24
 8000386:	2100      	movs	r1, #0
 8000388:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800038a:	4b11      	ldr	r3, [pc, #68]	; (80003d0 <MX_ADC_Init+0xac>)
 800038c:	2201      	movs	r2, #1
 800038e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000390:	4b0f      	ldr	r3, [pc, #60]	; (80003d0 <MX_ADC_Init+0xac>)
 8000392:	0018      	movs	r0, r3
 8000394:	f000 fac6 	bl	8000924 <HAL_ADC_Init>
 8000398:	1e03      	subs	r3, r0, #0
 800039a:	d001      	beq.n	80003a0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 800039c:	f000 f926 	bl	80005ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003a0:	1d3b      	adds	r3, r7, #4
 80003a2:	2200      	movs	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003a6:	1d3b      	adds	r3, r7, #4
 80003a8:	2280      	movs	r2, #128	; 0x80
 80003aa:	0152      	lsls	r2, r2, #5
 80003ac:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80003ae:	1d3b      	adds	r3, r7, #4
 80003b0:	2203      	movs	r2, #3
 80003b2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003b4:	1d3a      	adds	r2, r7, #4
 80003b6:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <MX_ADC_Init+0xac>)
 80003b8:	0011      	movs	r1, r2
 80003ba:	0018      	movs	r0, r3
 80003bc:	f000 fd38 	bl	8000e30 <HAL_ADC_ConfigChannel>
 80003c0:	1e03      	subs	r3, r0, #0
 80003c2:	d001      	beq.n	80003c8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80003c4:	f000 f912 	bl	80005ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80003c8:	46c0      	nop			; (mov r8, r8)
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b004      	add	sp, #16
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	20000028 	.word	0x20000028
 80003d4:	40012400 	.word	0x40012400

080003d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b086      	sub	sp, #24
 80003dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003de:	2308      	movs	r3, #8
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	0018      	movs	r0, r3
 80003e4:	2310      	movs	r3, #16
 80003e6:	001a      	movs	r2, r3
 80003e8:	2100      	movs	r1, #0
 80003ea:	f002 fe47 	bl	800307c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ee:	003b      	movs	r3, r7
 80003f0:	0018      	movs	r0, r3
 80003f2:	2308      	movs	r3, #8
 80003f4:	001a      	movs	r2, r3
 80003f6:	2100      	movs	r1, #0
 80003f8:	f002 fe40 	bl	800307c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003fc:	4b20      	ldr	r3, [pc, #128]	; (8000480 <MX_TIM1_Init+0xa8>)
 80003fe:	4a21      	ldr	r2, [pc, #132]	; (8000484 <MX_TIM1_Init+0xac>)
 8000400:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000;
 8000402:	4b1f      	ldr	r3, [pc, #124]	; (8000480 <MX_TIM1_Init+0xa8>)
 8000404:	22fa      	movs	r2, #250	; 0xfa
 8000406:	0192      	lsls	r2, r2, #6
 8000408:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800040a:	4b1d      	ldr	r3, [pc, #116]	; (8000480 <MX_TIM1_Init+0xa8>)
 800040c:	2200      	movs	r2, #0
 800040e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8000410:	4b1b      	ldr	r3, [pc, #108]	; (8000480 <MX_TIM1_Init+0xa8>)
 8000412:	2264      	movs	r2, #100	; 0x64
 8000414:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000416:	4b1a      	ldr	r3, [pc, #104]	; (8000480 <MX_TIM1_Init+0xa8>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800041c:	4b18      	ldr	r3, [pc, #96]	; (8000480 <MX_TIM1_Init+0xa8>)
 800041e:	2200      	movs	r2, #0
 8000420:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000422:	4b17      	ldr	r3, [pc, #92]	; (8000480 <MX_TIM1_Init+0xa8>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000428:	4b15      	ldr	r3, [pc, #84]	; (8000480 <MX_TIM1_Init+0xa8>)
 800042a:	0018      	movs	r0, r3
 800042c:	f001 ff20 	bl	8002270 <HAL_TIM_Base_Init>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
 8000434:	f000 f8da 	bl	80005ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000438:	2108      	movs	r1, #8
 800043a:	187b      	adds	r3, r7, r1
 800043c:	2280      	movs	r2, #128	; 0x80
 800043e:	0152      	lsls	r2, r2, #5
 8000440:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000442:	187a      	adds	r2, r7, r1
 8000444:	4b0e      	ldr	r3, [pc, #56]	; (8000480 <MX_TIM1_Init+0xa8>)
 8000446:	0011      	movs	r1, r2
 8000448:	0018      	movs	r0, r3
 800044a:	f001 ffab 	bl	80023a4 <HAL_TIM_ConfigClockSource>
 800044e:	1e03      	subs	r3, r0, #0
 8000450:	d001      	beq.n	8000456 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000452:	f000 f8cb 	bl	80005ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000456:	003b      	movs	r3, r7
 8000458:	2220      	movs	r2, #32
 800045a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800045c:	003b      	movs	r3, r7
 800045e:	2200      	movs	r2, #0
 8000460:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000462:	003a      	movs	r2, r7
 8000464:	4b06      	ldr	r3, [pc, #24]	; (8000480 <MX_TIM1_Init+0xa8>)
 8000466:	0011      	movs	r1, r2
 8000468:	0018      	movs	r0, r3
 800046a:	f002 f989 	bl	8002780 <HAL_TIMEx_MasterConfigSynchronization>
 800046e:	1e03      	subs	r3, r0, #0
 8000470:	d001      	beq.n	8000476 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000472:	f000 f8bb 	bl	80005ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	46bd      	mov	sp, r7
 800047a:	b006      	add	sp, #24
 800047c:	bd80      	pop	{r7, pc}
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	20000068 	.word	0x20000068
 8000484:	40012c00 	.word	0x40012c00

08000488 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800048c:	4b14      	ldr	r3, [pc, #80]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 800048e:	4a15      	ldr	r2, [pc, #84]	; (80004e4 <MX_USART2_UART_Init+0x5c>)
 8000490:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000492:	4b13      	ldr	r3, [pc, #76]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 8000494:	22e1      	movs	r2, #225	; 0xe1
 8000496:	0252      	lsls	r2, r2, #9
 8000498:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800049a:	4b11      	ldr	r3, [pc, #68]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004a0:	4b0f      	ldr	r3, [pc, #60]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004a6:	4b0e      	ldr	r3, [pc, #56]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004ae:	220c      	movs	r2, #12
 80004b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004b2:	4b0b      	ldr	r3, [pc, #44]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b8:	4b09      	ldr	r3, [pc, #36]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004be:	4b08      	ldr	r3, [pc, #32]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004ca:	4b05      	ldr	r3, [pc, #20]	; (80004e0 <MX_USART2_UART_Init+0x58>)
 80004cc:	0018      	movs	r0, r3
 80004ce:	f002 f9b5 	bl	800283c <HAL_UART_Init>
 80004d2:	1e03      	subs	r3, r0, #0
 80004d4:	d001      	beq.n	80004da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80004d6:	f000 f889 	bl	80005ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	200000b0 	.word	0x200000b0
 80004e4:	40004400 	.word	0x40004400

080004e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004e8:	b590      	push	{r4, r7, lr}
 80004ea:	b089      	sub	sp, #36	; 0x24
 80004ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ee:	240c      	movs	r4, #12
 80004f0:	193b      	adds	r3, r7, r4
 80004f2:	0018      	movs	r0, r3
 80004f4:	2314      	movs	r3, #20
 80004f6:	001a      	movs	r2, r3
 80004f8:	2100      	movs	r1, #0
 80004fa:	f002 fdbf 	bl	800307c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004fe:	4b2d      	ldr	r3, [pc, #180]	; (80005b4 <MX_GPIO_Init+0xcc>)
 8000500:	695a      	ldr	r2, [r3, #20]
 8000502:	4b2c      	ldr	r3, [pc, #176]	; (80005b4 <MX_GPIO_Init+0xcc>)
 8000504:	2180      	movs	r1, #128	; 0x80
 8000506:	0309      	lsls	r1, r1, #12
 8000508:	430a      	orrs	r2, r1
 800050a:	615a      	str	r2, [r3, #20]
 800050c:	4b29      	ldr	r3, [pc, #164]	; (80005b4 <MX_GPIO_Init+0xcc>)
 800050e:	695a      	ldr	r2, [r3, #20]
 8000510:	2380      	movs	r3, #128	; 0x80
 8000512:	031b      	lsls	r3, r3, #12
 8000514:	4013      	ands	r3, r2
 8000516:	60bb      	str	r3, [r7, #8]
 8000518:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800051a:	4b26      	ldr	r3, [pc, #152]	; (80005b4 <MX_GPIO_Init+0xcc>)
 800051c:	695a      	ldr	r2, [r3, #20]
 800051e:	4b25      	ldr	r3, [pc, #148]	; (80005b4 <MX_GPIO_Init+0xcc>)
 8000520:	2180      	movs	r1, #128	; 0x80
 8000522:	03c9      	lsls	r1, r1, #15
 8000524:	430a      	orrs	r2, r1
 8000526:	615a      	str	r2, [r3, #20]
 8000528:	4b22      	ldr	r3, [pc, #136]	; (80005b4 <MX_GPIO_Init+0xcc>)
 800052a:	695a      	ldr	r2, [r3, #20]
 800052c:	2380      	movs	r3, #128	; 0x80
 800052e:	03db      	lsls	r3, r3, #15
 8000530:	4013      	ands	r3, r2
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000536:	4b1f      	ldr	r3, [pc, #124]	; (80005b4 <MX_GPIO_Init+0xcc>)
 8000538:	695a      	ldr	r2, [r3, #20]
 800053a:	4b1e      	ldr	r3, [pc, #120]	; (80005b4 <MX_GPIO_Init+0xcc>)
 800053c:	2180      	movs	r1, #128	; 0x80
 800053e:	0289      	lsls	r1, r1, #10
 8000540:	430a      	orrs	r2, r1
 8000542:	615a      	str	r2, [r3, #20]
 8000544:	4b1b      	ldr	r3, [pc, #108]	; (80005b4 <MX_GPIO_Init+0xcc>)
 8000546:	695a      	ldr	r2, [r3, #20]
 8000548:	2380      	movs	r3, #128	; 0x80
 800054a:	029b      	lsls	r3, r3, #10
 800054c:	4013      	ands	r3, r2
 800054e:	603b      	str	r3, [r7, #0]
 8000550:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000552:	2390      	movs	r3, #144	; 0x90
 8000554:	05db      	lsls	r3, r3, #23
 8000556:	2200      	movs	r2, #0
 8000558:	2120      	movs	r1, #32
 800055a:	0018      	movs	r0, r3
 800055c:	f001 f850 	bl	8001600 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000560:	193b      	adds	r3, r7, r4
 8000562:	2280      	movs	r2, #128	; 0x80
 8000564:	0192      	lsls	r2, r2, #6
 8000566:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000568:	193b      	adds	r3, r7, r4
 800056a:	2284      	movs	r2, #132	; 0x84
 800056c:	0392      	lsls	r2, r2, #14
 800056e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000570:	193b      	adds	r3, r7, r4
 8000572:	2200      	movs	r2, #0
 8000574:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000576:	193b      	adds	r3, r7, r4
 8000578:	4a0f      	ldr	r2, [pc, #60]	; (80005b8 <MX_GPIO_Init+0xd0>)
 800057a:	0019      	movs	r1, r3
 800057c:	0010      	movs	r0, r2
 800057e:	f000 fec7 	bl	8001310 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000582:	0021      	movs	r1, r4
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2220      	movs	r2, #32
 8000588:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2201      	movs	r2, #1
 800058e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2200      	movs	r2, #0
 800059a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800059c:	187a      	adds	r2, r7, r1
 800059e:	2390      	movs	r3, #144	; 0x90
 80005a0:	05db      	lsls	r3, r3, #23
 80005a2:	0011      	movs	r1, r2
 80005a4:	0018      	movs	r0, r3
 80005a6:	f000 feb3 	bl	8001310 <HAL_GPIO_Init>

}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	b009      	add	sp, #36	; 0x24
 80005b0:	bd90      	pop	{r4, r7, pc}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	40021000 	.word	0x40021000
 80005b8:	48000800 	.word	0x48000800

080005bc <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
  adcVal =  HAL_ADC_GetValue(hadc);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	0018      	movs	r0, r3
 80005c8:	f000 fb5e 	bl	8000c88 <HAL_ADC_GetValue>
 80005cc:	0003      	movs	r3, r0
 80005ce:	b2da      	uxtb	r2, r3
 80005d0:	4b05      	ldr	r3, [pc, #20]	; (80005e8 <HAL_ADC_ConvCpltCallback+0x2c>)
 80005d2:	701a      	strb	r2, [r3, #0]
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80005d4:	2390      	movs	r3, #144	; 0x90
 80005d6:	05db      	lsls	r3, r3, #23
 80005d8:	2120      	movs	r1, #32
 80005da:	0018      	movs	r0, r3
 80005dc:	f001 f82d 	bl	800163a <HAL_GPIO_TogglePin>
}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b002      	add	sp, #8
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	20000134 	.word	0x20000134

080005ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f0:	b672      	cpsid	i
}
 80005f2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f4:	e7fe      	b.n	80005f4 <Error_Handler+0x8>
	...

080005f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <HAL_MspInit+0x44>)
 8000600:	699a      	ldr	r2, [r3, #24]
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <HAL_MspInit+0x44>)
 8000604:	2101      	movs	r1, #1
 8000606:	430a      	orrs	r2, r1
 8000608:	619a      	str	r2, [r3, #24]
 800060a:	4b0c      	ldr	r3, [pc, #48]	; (800063c <HAL_MspInit+0x44>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	2201      	movs	r2, #1
 8000610:	4013      	ands	r3, r2
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000616:	4b09      	ldr	r3, [pc, #36]	; (800063c <HAL_MspInit+0x44>)
 8000618:	69da      	ldr	r2, [r3, #28]
 800061a:	4b08      	ldr	r3, [pc, #32]	; (800063c <HAL_MspInit+0x44>)
 800061c:	2180      	movs	r1, #128	; 0x80
 800061e:	0549      	lsls	r1, r1, #21
 8000620:	430a      	orrs	r2, r1
 8000622:	61da      	str	r2, [r3, #28]
 8000624:	4b05      	ldr	r3, [pc, #20]	; (800063c <HAL_MspInit+0x44>)
 8000626:	69da      	ldr	r2, [r3, #28]
 8000628:	2380      	movs	r3, #128	; 0x80
 800062a:	055b      	lsls	r3, r3, #21
 800062c:	4013      	ands	r3, r2
 800062e:	603b      	str	r3, [r7, #0]
 8000630:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	b002      	add	sp, #8
 8000638:	bd80      	pop	{r7, pc}
 800063a:	46c0      	nop			; (mov r8, r8)
 800063c:	40021000 	.word	0x40021000

08000640 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b08b      	sub	sp, #44	; 0x2c
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	2414      	movs	r4, #20
 800064a:	193b      	adds	r3, r7, r4
 800064c:	0018      	movs	r0, r3
 800064e:	2314      	movs	r3, #20
 8000650:	001a      	movs	r2, r3
 8000652:	2100      	movs	r1, #0
 8000654:	f002 fd12 	bl	800307c <memset>
  if(hadc->Instance==ADC1)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a1d      	ldr	r2, [pc, #116]	; (80006d4 <HAL_ADC_MspInit+0x94>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d133      	bne.n	80006ca <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000662:	4b1d      	ldr	r3, [pc, #116]	; (80006d8 <HAL_ADC_MspInit+0x98>)
 8000664:	699a      	ldr	r2, [r3, #24]
 8000666:	4b1c      	ldr	r3, [pc, #112]	; (80006d8 <HAL_ADC_MspInit+0x98>)
 8000668:	2180      	movs	r1, #128	; 0x80
 800066a:	0089      	lsls	r1, r1, #2
 800066c:	430a      	orrs	r2, r1
 800066e:	619a      	str	r2, [r3, #24]
 8000670:	4b19      	ldr	r3, [pc, #100]	; (80006d8 <HAL_ADC_MspInit+0x98>)
 8000672:	699a      	ldr	r2, [r3, #24]
 8000674:	2380      	movs	r3, #128	; 0x80
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	4013      	ands	r3, r2
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067e:	4b16      	ldr	r3, [pc, #88]	; (80006d8 <HAL_ADC_MspInit+0x98>)
 8000680:	695a      	ldr	r2, [r3, #20]
 8000682:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <HAL_ADC_MspInit+0x98>)
 8000684:	2180      	movs	r1, #128	; 0x80
 8000686:	0289      	lsls	r1, r1, #10
 8000688:	430a      	orrs	r2, r1
 800068a:	615a      	str	r2, [r3, #20]
 800068c:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <HAL_ADC_MspInit+0x98>)
 800068e:	695a      	ldr	r2, [r3, #20]
 8000690:	2380      	movs	r3, #128	; 0x80
 8000692:	029b      	lsls	r3, r3, #10
 8000694:	4013      	ands	r3, r2
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800069a:	193b      	adds	r3, r7, r4
 800069c:	2201      	movs	r2, #1
 800069e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2203      	movs	r2, #3
 80006a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	193b      	adds	r3, r7, r4
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ac:	193a      	adds	r2, r7, r4
 80006ae:	2390      	movs	r3, #144	; 0x90
 80006b0:	05db      	lsls	r3, r3, #23
 80006b2:	0011      	movs	r1, r2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f000 fe2b 	bl	8001310 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2100      	movs	r1, #0
 80006be:	200c      	movs	r0, #12
 80006c0:	f000 fdf4 	bl	80012ac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80006c4:	200c      	movs	r0, #12
 80006c6:	f000 fe06 	bl	80012d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	46bd      	mov	sp, r7
 80006ce:	b00b      	add	sp, #44	; 0x2c
 80006d0:	bd90      	pop	{r4, r7, pc}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	40012400 	.word	0x40012400
 80006d8:	40021000 	.word	0x40021000

080006dc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <HAL_TIM_Base_MspInit+0x38>)
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d10d      	bne.n	800070a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006ee:	4b0a      	ldr	r3, [pc, #40]	; (8000718 <HAL_TIM_Base_MspInit+0x3c>)
 80006f0:	699a      	ldr	r2, [r3, #24]
 80006f2:	4b09      	ldr	r3, [pc, #36]	; (8000718 <HAL_TIM_Base_MspInit+0x3c>)
 80006f4:	2180      	movs	r1, #128	; 0x80
 80006f6:	0109      	lsls	r1, r1, #4
 80006f8:	430a      	orrs	r2, r1
 80006fa:	619a      	str	r2, [r3, #24]
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <HAL_TIM_Base_MspInit+0x3c>)
 80006fe:	699a      	ldr	r2, [r3, #24]
 8000700:	2380      	movs	r3, #128	; 0x80
 8000702:	011b      	lsls	r3, r3, #4
 8000704:	4013      	ands	r3, r2
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	b004      	add	sp, #16
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	40012c00 	.word	0x40012c00
 8000718:	40021000 	.word	0x40021000

0800071c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b08b      	sub	sp, #44	; 0x2c
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000724:	2414      	movs	r4, #20
 8000726:	193b      	adds	r3, r7, r4
 8000728:	0018      	movs	r0, r3
 800072a:	2314      	movs	r3, #20
 800072c:	001a      	movs	r2, r3
 800072e:	2100      	movs	r1, #0
 8000730:	f002 fca4 	bl	800307c <memset>
  if(huart->Instance==USART2)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a1c      	ldr	r2, [pc, #112]	; (80007ac <HAL_UART_MspInit+0x90>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d132      	bne.n	80007a4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800073e:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <HAL_UART_MspInit+0x94>)
 8000740:	69da      	ldr	r2, [r3, #28]
 8000742:	4b1b      	ldr	r3, [pc, #108]	; (80007b0 <HAL_UART_MspInit+0x94>)
 8000744:	2180      	movs	r1, #128	; 0x80
 8000746:	0289      	lsls	r1, r1, #10
 8000748:	430a      	orrs	r2, r1
 800074a:	61da      	str	r2, [r3, #28]
 800074c:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <HAL_UART_MspInit+0x94>)
 800074e:	69da      	ldr	r2, [r3, #28]
 8000750:	2380      	movs	r3, #128	; 0x80
 8000752:	029b      	lsls	r3, r3, #10
 8000754:	4013      	ands	r3, r2
 8000756:	613b      	str	r3, [r7, #16]
 8000758:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <HAL_UART_MspInit+0x94>)
 800075c:	695a      	ldr	r2, [r3, #20]
 800075e:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <HAL_UART_MspInit+0x94>)
 8000760:	2180      	movs	r1, #128	; 0x80
 8000762:	0289      	lsls	r1, r1, #10
 8000764:	430a      	orrs	r2, r1
 8000766:	615a      	str	r2, [r3, #20]
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <HAL_UART_MspInit+0x94>)
 800076a:	695a      	ldr	r2, [r3, #20]
 800076c:	2380      	movs	r3, #128	; 0x80
 800076e:	029b      	lsls	r3, r3, #10
 8000770:	4013      	ands	r3, r2
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000776:	0021      	movs	r1, r4
 8000778:	187b      	adds	r3, r7, r1
 800077a:	220c      	movs	r2, #12
 800077c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2202      	movs	r2, #2
 8000782:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2200      	movs	r2, #0
 800078e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000790:	187b      	adds	r3, r7, r1
 8000792:	2201      	movs	r2, #1
 8000794:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000796:	187a      	adds	r2, r7, r1
 8000798:	2390      	movs	r3, #144	; 0x90
 800079a:	05db      	lsls	r3, r3, #23
 800079c:	0011      	movs	r1, r2
 800079e:	0018      	movs	r0, r3
 80007a0:	f000 fdb6 	bl	8001310 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80007a4:	46c0      	nop			; (mov r8, r8)
 80007a6:	46bd      	mov	sp, r7
 80007a8:	b00b      	add	sp, #44	; 0x2c
 80007aa:	bd90      	pop	{r4, r7, pc}
 80007ac:	40004400 	.word	0x40004400
 80007b0:	40021000 	.word	0x40021000

080007b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007b8:	e7fe      	b.n	80007b8 <NMI_Handler+0x4>

080007ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007be:	e7fe      	b.n	80007be <HardFault_Handler+0x4>

080007c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d8:	f000 f888 	bl	80008ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007dc:	46c0      	nop			; (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC and COMP interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80007e8:	4b03      	ldr	r3, [pc, #12]	; (80007f8 <ADC1_COMP_IRQHandler+0x14>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f000 fa58 	bl	8000ca0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	20000028 	.word	0x20000028

080007fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000800:	46c0      	nop			; (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000808:	480d      	ldr	r0, [pc, #52]	; (8000840 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800080a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800080c:	480d      	ldr	r0, [pc, #52]	; (8000844 <LoopForever+0x6>)
  ldr r1, =_edata
 800080e:	490e      	ldr	r1, [pc, #56]	; (8000848 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000810:	4a0e      	ldr	r2, [pc, #56]	; (800084c <LoopForever+0xe>)
  movs r3, #0
 8000812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000814:	e002      	b.n	800081c <LoopCopyDataInit>

08000816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081a:	3304      	adds	r3, #4

0800081c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800081c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800081e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000820:	d3f9      	bcc.n	8000816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000822:	4a0b      	ldr	r2, [pc, #44]	; (8000850 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000824:	4c0b      	ldr	r4, [pc, #44]	; (8000854 <LoopForever+0x16>)
  movs r3, #0
 8000826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000828:	e001      	b.n	800082e <LoopFillZerobss>

0800082a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800082c:	3204      	adds	r2, #4

0800082e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800082e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000830:	d3fb      	bcc.n	800082a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000832:	f7ff ffe3 	bl	80007fc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000836:	f002 fbfd 	bl	8003034 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fcef 	bl	800021c <main>

0800083e <LoopForever>:

LoopForever:
    b LoopForever
 800083e:	e7fe      	b.n	800083e <LoopForever>
  ldr   r0, =_estack
 8000840:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000844:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000848:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800084c:	080030e4 	.word	0x080030e4
  ldr r2, =_sbss
 8000850:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000854:	2000013c 	.word	0x2000013c

08000858 <CEC_CAN_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000858:	e7fe      	b.n	8000858 <CEC_CAN_IRQHandler>
	...

0800085c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000860:	4b07      	ldr	r3, [pc, #28]	; (8000880 <HAL_Init+0x24>)
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_Init+0x24>)
 8000866:	2110      	movs	r1, #16
 8000868:	430a      	orrs	r2, r1
 800086a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800086c:	2000      	movs	r0, #0
 800086e:	f000 f809 	bl	8000884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000872:	f7ff fec1 	bl	80005f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000876:	2300      	movs	r3, #0
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	40022000 	.word	0x40022000

08000884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000884:	b590      	push	{r4, r7, lr}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800088c:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <HAL_InitTick+0x5c>)
 800088e:	681c      	ldr	r4, [r3, #0]
 8000890:	4b14      	ldr	r3, [pc, #80]	; (80008e4 <HAL_InitTick+0x60>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	0019      	movs	r1, r3
 8000896:	23fa      	movs	r3, #250	; 0xfa
 8000898:	0098      	lsls	r0, r3, #2
 800089a:	f7ff fc33 	bl	8000104 <__udivsi3>
 800089e:	0003      	movs	r3, r0
 80008a0:	0019      	movs	r1, r3
 80008a2:	0020      	movs	r0, r4
 80008a4:	f7ff fc2e 	bl	8000104 <__udivsi3>
 80008a8:	0003      	movs	r3, r0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f000 fd23 	bl	80012f6 <HAL_SYSTICK_Config>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008b4:	2301      	movs	r3, #1
 80008b6:	e00f      	b.n	80008d8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d80b      	bhi.n	80008d6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008be:	6879      	ldr	r1, [r7, #4]
 80008c0:	2301      	movs	r3, #1
 80008c2:	425b      	negs	r3, r3
 80008c4:	2200      	movs	r2, #0
 80008c6:	0018      	movs	r0, r3
 80008c8:	f000 fcf0 	bl	80012ac <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008cc:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <HAL_InitTick+0x64>)
 80008ce:	687a      	ldr	r2, [r7, #4]
 80008d0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008d2:	2300      	movs	r3, #0
 80008d4:	e000      	b.n	80008d8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
}
 80008d8:	0018      	movs	r0, r3
 80008da:	46bd      	mov	sp, r7
 80008dc:	b003      	add	sp, #12
 80008de:	bd90      	pop	{r4, r7, pc}
 80008e0:	20000000 	.word	0x20000000
 80008e4:	20000008 	.word	0x20000008
 80008e8:	20000004 	.word	0x20000004

080008ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008f0:	4b05      	ldr	r3, [pc, #20]	; (8000908 <HAL_IncTick+0x1c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	001a      	movs	r2, r3
 80008f6:	4b05      	ldr	r3, [pc, #20]	; (800090c <HAL_IncTick+0x20>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	18d2      	adds	r2, r2, r3
 80008fc:	4b03      	ldr	r3, [pc, #12]	; (800090c <HAL_IncTick+0x20>)
 80008fe:	601a      	str	r2, [r3, #0]
}
 8000900:	46c0      	nop			; (mov r8, r8)
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	20000008 	.word	0x20000008
 800090c:	20000138 	.word	0x20000138

08000910 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b02      	ldr	r3, [pc, #8]	; (8000920 <HAL_GetTick+0x10>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	0018      	movs	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	20000138 	.word	0x20000138

08000924 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800092c:	230f      	movs	r3, #15
 800092e:	18fb      	adds	r3, r7, r3
 8000930:	2200      	movs	r2, #0
 8000932:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d101      	bne.n	8000942 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 800093e:	2301      	movs	r3, #1
 8000940:	e125      	b.n	8000b8e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000946:	2b00      	cmp	r3, #0
 8000948:	d10a      	bne.n	8000960 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2200      	movs	r2, #0
 800094e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	2234      	movs	r2, #52	; 0x34
 8000954:	2100      	movs	r1, #0
 8000956:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	0018      	movs	r0, r3
 800095c:	f7ff fe70 	bl	8000640 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000964:	2210      	movs	r2, #16
 8000966:	4013      	ands	r3, r2
 8000968:	d000      	beq.n	800096c <HAL_ADC_Init+0x48>
 800096a:	e103      	b.n	8000b74 <HAL_ADC_Init+0x250>
 800096c:	230f      	movs	r3, #15
 800096e:	18fb      	adds	r3, r7, r3
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d000      	beq.n	8000978 <HAL_ADC_Init+0x54>
 8000976:	e0fd      	b.n	8000b74 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	2204      	movs	r2, #4
 8000980:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000982:	d000      	beq.n	8000986 <HAL_ADC_Init+0x62>
 8000984:	e0f6      	b.n	8000b74 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800098a:	4a83      	ldr	r2, [pc, #524]	; (8000b98 <HAL_ADC_Init+0x274>)
 800098c:	4013      	ands	r3, r2
 800098e:	2202      	movs	r2, #2
 8000990:	431a      	orrs	r2, r3
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	689b      	ldr	r3, [r3, #8]
 800099c:	2203      	movs	r2, #3
 800099e:	4013      	ands	r3, r2
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d112      	bne.n	80009ca <HAL_ADC_Init+0xa6>
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	2201      	movs	r2, #1
 80009ac:	4013      	ands	r3, r2
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d009      	beq.n	80009c6 <HAL_ADC_Init+0xa2>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	68da      	ldr	r2, [r3, #12]
 80009b8:	2380      	movs	r3, #128	; 0x80
 80009ba:	021b      	lsls	r3, r3, #8
 80009bc:	401a      	ands	r2, r3
 80009be:	2380      	movs	r3, #128	; 0x80
 80009c0:	021b      	lsls	r3, r3, #8
 80009c2:	429a      	cmp	r2, r3
 80009c4:	d101      	bne.n	80009ca <HAL_ADC_Init+0xa6>
 80009c6:	2301      	movs	r3, #1
 80009c8:	e000      	b.n	80009cc <HAL_ADC_Init+0xa8>
 80009ca:	2300      	movs	r3, #0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d116      	bne.n	80009fe <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	68db      	ldr	r3, [r3, #12]
 80009d6:	2218      	movs	r2, #24
 80009d8:	4393      	bics	r3, r2
 80009da:	0019      	movs	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	689a      	ldr	r2, [r3, #8]
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	430a      	orrs	r2, r1
 80009e6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	691b      	ldr	r3, [r3, #16]
 80009ee:	009b      	lsls	r3, r3, #2
 80009f0:	0899      	lsrs	r1, r3, #2
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	685a      	ldr	r2, [r3, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	430a      	orrs	r2, r1
 80009fc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	68da      	ldr	r2, [r3, #12]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4964      	ldr	r1, [pc, #400]	; (8000b9c <HAL_ADC_Init+0x278>)
 8000a0a:	400a      	ands	r2, r1
 8000a0c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	7e1b      	ldrb	r3, [r3, #24]
 8000a12:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7e5b      	ldrb	r3, [r3, #25]
 8000a18:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a1a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	7e9b      	ldrb	r3, [r3, #26]
 8000a20:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000a22:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a28:	2b01      	cmp	r3, #1
 8000a2a:	d002      	beq.n	8000a32 <HAL_ADC_Init+0x10e>
 8000a2c:	2380      	movs	r3, #128	; 0x80
 8000a2e:	015b      	lsls	r3, r3, #5
 8000a30:	e000      	b.n	8000a34 <HAL_ADC_Init+0x110>
 8000a32:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000a34:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000a3a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	691b      	ldr	r3, [r3, #16]
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	d101      	bne.n	8000a48 <HAL_ADC_Init+0x124>
 8000a44:	2304      	movs	r3, #4
 8000a46:	e000      	b.n	8000a4a <HAL_ADC_Init+0x126>
 8000a48:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000a4a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2124      	movs	r1, #36	; 0x24
 8000a50:	5c5b      	ldrb	r3, [r3, r1]
 8000a52:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000a54:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000a56:	68ba      	ldr	r2, [r7, #8]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	7edb      	ldrb	r3, [r3, #27]
 8000a60:	2b01      	cmp	r3, #1
 8000a62:	d115      	bne.n	8000a90 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	7e9b      	ldrb	r3, [r3, #26]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d105      	bne.n	8000a78 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	2280      	movs	r2, #128	; 0x80
 8000a70:	0252      	lsls	r2, r2, #9
 8000a72:	4313      	orrs	r3, r2
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	e00b      	b.n	8000a90 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a7c:	2220      	movs	r2, #32
 8000a7e:	431a      	orrs	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a88:	2201      	movs	r2, #1
 8000a8a:	431a      	orrs	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	69da      	ldr	r2, [r3, #28]
 8000a94:	23c2      	movs	r3, #194	; 0xc2
 8000a96:	33ff      	adds	r3, #255	; 0xff
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	d007      	beq.n	8000aac <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	68ba      	ldr	r2, [r7, #8]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	68d9      	ldr	r1, [r3, #12]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	68ba      	ldr	r2, [r7, #8]
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	055b      	lsls	r3, r3, #21
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d01b      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d017      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ad4:	2b02      	cmp	r3, #2
 8000ad6:	d013      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000adc:	2b03      	cmp	r3, #3
 8000ade:	d00f      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ae4:	2b04      	cmp	r3, #4
 8000ae6:	d00b      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aec:	2b05      	cmp	r3, #5
 8000aee:	d007      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af4:	2b06      	cmp	r3, #6
 8000af6:	d003      	beq.n	8000b00 <HAL_ADC_Init+0x1dc>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000afc:	2b07      	cmp	r3, #7
 8000afe:	d112      	bne.n	8000b26 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	695a      	ldr	r2, [r3, #20]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2107      	movs	r1, #7
 8000b0c:	438a      	bics	r2, r1
 8000b0e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	6959      	ldr	r1, [r3, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b1a:	2207      	movs	r2, #7
 8000b1c:	401a      	ands	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	430a      	orrs	r2, r1
 8000b24:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	4a1c      	ldr	r2, [pc, #112]	; (8000ba0 <HAL_ADC_Init+0x27c>)
 8000b2e:	4013      	ands	r3, r2
 8000b30:	68ba      	ldr	r2, [r7, #8]
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d10b      	bne.n	8000b4e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b40:	2203      	movs	r2, #3
 8000b42:	4393      	bics	r3, r2
 8000b44:	2201      	movs	r2, #1
 8000b46:	431a      	orrs	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b4c:	e01c      	b.n	8000b88 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b52:	2212      	movs	r2, #18
 8000b54:	4393      	bics	r3, r2
 8000b56:	2210      	movs	r2, #16
 8000b58:	431a      	orrs	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000b62:	2201      	movs	r2, #1
 8000b64:	431a      	orrs	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000b6a:	230f      	movs	r3, #15
 8000b6c:	18fb      	adds	r3, r7, r3
 8000b6e:	2201      	movs	r2, #1
 8000b70:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000b72:	e009      	b.n	8000b88 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b78:	2210      	movs	r2, #16
 8000b7a:	431a      	orrs	r2, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000b80:	230f      	movs	r3, #15
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	2201      	movs	r2, #1
 8000b86:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b88:	230f      	movs	r3, #15
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	781b      	ldrb	r3, [r3, #0]
}
 8000b8e:	0018      	movs	r0, r3
 8000b90:	46bd      	mov	sp, r7
 8000b92:	b004      	add	sp, #16
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	fffffefd 	.word	0xfffffefd
 8000b9c:	fffe0219 	.word	0xfffe0219
 8000ba0:	833fffe7 	.word	0x833fffe7

08000ba4 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000bac:	230f      	movs	r3, #15
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	689b      	ldr	r3, [r3, #8]
 8000bba:	2204      	movs	r2, #4
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	d156      	bne.n	8000c6e <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2234      	movs	r2, #52	; 0x34
 8000bc4:	5c9b      	ldrb	r3, [r3, r2]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d101      	bne.n	8000bce <HAL_ADC_Start_IT+0x2a>
 8000bca:	2302      	movs	r3, #2
 8000bcc:	e056      	b.n	8000c7c <HAL_ADC_Start_IT+0xd8>
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2234      	movs	r2, #52	; 0x34
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	7e5b      	ldrb	r3, [r3, #25]
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d007      	beq.n	8000bee <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000bde:	230f      	movs	r3, #15
 8000be0:	18fc      	adds	r4, r7, r3
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	0018      	movs	r0, r3
 8000be6:	f000 fa31 	bl	800104c <ADC_Enable>
 8000bea:	0003      	movs	r3, r0
 8000bec:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000bee:	230f      	movs	r3, #15
 8000bf0:	18fb      	adds	r3, r7, r3
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d13e      	bne.n	8000c76 <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bfc:	4a21      	ldr	r2, [pc, #132]	; (8000c84 <HAL_ADC_Start_IT+0xe0>)
 8000bfe:	4013      	ands	r3, r2
 8000c00:	2280      	movs	r2, #128	; 0x80
 8000c02:	0052      	lsls	r2, r2, #1
 8000c04:	431a      	orrs	r2, r3
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2234      	movs	r2, #52	; 0x34
 8000c14:	2100      	movs	r1, #0
 8000c16:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	221c      	movs	r2, #28
 8000c1e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	695b      	ldr	r3, [r3, #20]
 8000c24:	2b08      	cmp	r3, #8
 8000c26:	d110      	bne.n	8000c4a <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2104      	movs	r1, #4
 8000c34:	438a      	bics	r2, r1
 8000c36:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2118      	movs	r1, #24
 8000c44:	430a      	orrs	r2, r1
 8000c46:	605a      	str	r2, [r3, #4]
          break;
 8000c48:	e008      	b.n	8000c5c <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	685a      	ldr	r2, [r3, #4]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	211c      	movs	r1, #28
 8000c56:	430a      	orrs	r2, r1
 8000c58:	605a      	str	r2, [r3, #4]
          break;
 8000c5a:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	689a      	ldr	r2, [r3, #8]
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2104      	movs	r1, #4
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	e003      	b.n	8000c76 <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000c6e:	230f      	movs	r3, #15
 8000c70:	18fb      	adds	r3, r7, r3
 8000c72:	2202      	movs	r2, #2
 8000c74:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 8000c76:	230f      	movs	r3, #15
 8000c78:	18fb      	adds	r3, r7, r3
 8000c7a:	781b      	ldrb	r3, [r3, #0]
}
 8000c7c:	0018      	movs	r0, r3
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	b005      	add	sp, #20
 8000c82:	bd90      	pop	{r4, r7, pc}
 8000c84:	fffff0fe 	.word	0xfffff0fe

08000c88 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000c96:	0018      	movs	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	b002      	add	sp, #8
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	2204      	movs	r2, #4
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	2b04      	cmp	r3, #4
 8000cb4:	d106      	bne.n	8000cc4 <HAL_ADC_IRQHandler+0x24>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	2204      	movs	r2, #4
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	2b04      	cmp	r3, #4
 8000cc2:	d00d      	beq.n	8000ce0 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2208      	movs	r2, #8
 8000ccc:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000cce:	2b08      	cmp	r3, #8
 8000cd0:	d14f      	bne.n	8000d72 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2208      	movs	r2, #8
 8000cda:	4013      	ands	r3, r2
 8000cdc:	2b08      	cmp	r3, #8
 8000cde:	d148      	bne.n	8000d72 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ce4:	2210      	movs	r2, #16
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	d106      	bne.n	8000cf8 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cee:	2280      	movs	r2, #128	; 0x80
 8000cf0:	0092      	lsls	r2, r2, #2
 8000cf2:	431a      	orrs	r2, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	68da      	ldr	r2, [r3, #12]
 8000cfe:	23c0      	movs	r3, #192	; 0xc0
 8000d00:	011b      	lsls	r3, r3, #4
 8000d02:	4013      	ands	r3, r2
 8000d04:	d12d      	bne.n	8000d62 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d129      	bne.n	8000d62 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2208      	movs	r2, #8
 8000d16:	4013      	ands	r3, r2
 8000d18:	2b08      	cmp	r3, #8
 8000d1a:	d122      	bne.n	8000d62 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	689b      	ldr	r3, [r3, #8]
 8000d22:	2204      	movs	r2, #4
 8000d24:	4013      	ands	r3, r2
 8000d26:	d110      	bne.n	8000d4a <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	685a      	ldr	r2, [r3, #4]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	210c      	movs	r1, #12
 8000d34:	438a      	bics	r2, r1
 8000d36:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d3c:	4a33      	ldr	r2, [pc, #204]	; (8000e0c <HAL_ADC_IRQHandler+0x16c>)
 8000d3e:	4013      	ands	r3, r2
 8000d40:	2201      	movs	r2, #1
 8000d42:	431a      	orrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	639a      	str	r2, [r3, #56]	; 0x38
 8000d48:	e00b      	b.n	8000d62 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d4e:	2220      	movs	r2, #32
 8000d50:	431a      	orrs	r2, r3
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	431a      	orrs	r2, r3
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff fc29 	bl	80005bc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	220c      	movs	r2, #12
 8000d70:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	2280      	movs	r2, #128	; 0x80
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	2b80      	cmp	r3, #128	; 0x80
 8000d7e:	d115      	bne.n	8000dac <HAL_ADC_IRQHandler+0x10c>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	2280      	movs	r2, #128	; 0x80
 8000d88:	4013      	ands	r3, r2
 8000d8a:	2b80      	cmp	r3, #128	; 0x80
 8000d8c:	d10e      	bne.n	8000dac <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d92:	2280      	movs	r2, #128	; 0x80
 8000d94:	0252      	lsls	r2, r2, #9
 8000d96:	431a      	orrs	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f000 f836 	bl	8000e10 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2280      	movs	r2, #128	; 0x80
 8000daa:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2210      	movs	r2, #16
 8000db4:	4013      	ands	r3, r2
 8000db6:	2b10      	cmp	r3, #16
 8000db8:	d123      	bne.n	8000e02 <HAL_ADC_IRQHandler+0x162>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	2210      	movs	r2, #16
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	2b10      	cmp	r3, #16
 8000dc6:	d11c      	bne.n	8000e02 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d006      	beq.n	8000dde <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	d10d      	bne.n	8000dfa <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000de2:	2202      	movs	r2, #2
 8000de4:	431a      	orrs	r2, r3
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2210      	movs	r2, #16
 8000df0:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	0018      	movs	r0, r3
 8000df6:	f000 f813 	bl	8000e20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2210      	movs	r2, #16
 8000e00:	601a      	str	r2, [r3, #0]
  }

}
 8000e02:	46c0      	nop			; (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b002      	add	sp, #8
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	46c0      	nop			; (mov r8, r8)
 8000e0c:	fffffefe 	.word	0xfffffefe

08000e10 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b002      	add	sp, #8
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000e28:	46c0      	nop			; (mov r8, r8)
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	b002      	add	sp, #8
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e3a:	230f      	movs	r3, #15
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	2200      	movs	r2, #0
 8000e40:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e4a:	2380      	movs	r3, #128	; 0x80
 8000e4c:	055b      	lsls	r3, r3, #21
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d011      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x46>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d00d      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x46>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d009      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x46>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e66:	2b03      	cmp	r3, #3
 8000e68:	d005      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x46>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6e:	2b04      	cmp	r3, #4
 8000e70:	d001      	beq.n	8000e76 <HAL_ADC_ConfigChannel+0x46>
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2234      	movs	r2, #52	; 0x34
 8000e7a:	5c9b      	ldrb	r3, [r3, r2]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d101      	bne.n	8000e84 <HAL_ADC_ConfigChannel+0x54>
 8000e80:	2302      	movs	r3, #2
 8000e82:	e0d0      	b.n	8001026 <HAL_ADC_ConfigChannel+0x1f6>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2234      	movs	r2, #52	; 0x34
 8000e88:	2101      	movs	r1, #1
 8000e8a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	2204      	movs	r2, #4
 8000e94:	4013      	ands	r3, r2
 8000e96:	d000      	beq.n	8000e9a <HAL_ADC_ConfigChannel+0x6a>
 8000e98:	e0b4      	b.n	8001004 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	4a64      	ldr	r2, [pc, #400]	; (8001030 <HAL_ADC_ConfigChannel+0x200>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <HAL_ADC_ConfigChannel+0x76>
 8000ea4:	e082      	b.n	8000fac <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	409a      	lsls	r2, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ec0:	2380      	movs	r3, #128	; 0x80
 8000ec2:	055b      	lsls	r3, r3, #21
 8000ec4:	429a      	cmp	r2, r3
 8000ec6:	d037      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ecc:	2b01      	cmp	r3, #1
 8000ece:	d033      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ed4:	2b02      	cmp	r3, #2
 8000ed6:	d02f      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000edc:	2b03      	cmp	r3, #3
 8000ede:	d02b      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ee4:	2b04      	cmp	r3, #4
 8000ee6:	d027      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eec:	2b05      	cmp	r3, #5
 8000eee:	d023      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef4:	2b06      	cmp	r3, #6
 8000ef6:	d01f      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000efc:	2b07      	cmp	r3, #7
 8000efe:	d01b      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	689a      	ldr	r2, [r3, #8]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	2107      	movs	r1, #7
 8000f0c:	400b      	ands	r3, r1
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d012      	beq.n	8000f38 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	695a      	ldr	r2, [r3, #20]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2107      	movs	r1, #7
 8000f1e:	438a      	bics	r2, r1
 8000f20:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	6959      	ldr	r1, [r3, #20]
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	2207      	movs	r2, #7
 8000f2e:	401a      	ands	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	430a      	orrs	r2, r1
 8000f36:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b10      	cmp	r3, #16
 8000f3e:	d007      	beq.n	8000f50 <HAL_ADC_ConfigChannel+0x120>
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b11      	cmp	r3, #17
 8000f46:	d003      	beq.n	8000f50 <HAL_ADC_ConfigChannel+0x120>
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b12      	cmp	r3, #18
 8000f4e:	d163      	bne.n	8001018 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f50:	4b38      	ldr	r3, [pc, #224]	; (8001034 <HAL_ADC_ConfigChannel+0x204>)
 8000f52:	6819      	ldr	r1, [r3, #0]
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2b10      	cmp	r3, #16
 8000f5a:	d009      	beq.n	8000f70 <HAL_ADC_ConfigChannel+0x140>
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b11      	cmp	r3, #17
 8000f62:	d102      	bne.n	8000f6a <HAL_ADC_ConfigChannel+0x13a>
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	03db      	lsls	r3, r3, #15
 8000f68:	e004      	b.n	8000f74 <HAL_ADC_ConfigChannel+0x144>
 8000f6a:	2380      	movs	r3, #128	; 0x80
 8000f6c:	045b      	lsls	r3, r3, #17
 8000f6e:	e001      	b.n	8000f74 <HAL_ADC_ConfigChannel+0x144>
 8000f70:	2380      	movs	r3, #128	; 0x80
 8000f72:	041b      	lsls	r3, r3, #16
 8000f74:	4a2f      	ldr	r2, [pc, #188]	; (8001034 <HAL_ADC_ConfigChannel+0x204>)
 8000f76:	430b      	orrs	r3, r1
 8000f78:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	2b10      	cmp	r3, #16
 8000f80:	d14a      	bne.n	8001018 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f82:	4b2d      	ldr	r3, [pc, #180]	; (8001038 <HAL_ADC_ConfigChannel+0x208>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	492d      	ldr	r1, [pc, #180]	; (800103c <HAL_ADC_ConfigChannel+0x20c>)
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f7ff f8bb 	bl	8000104 <__udivsi3>
 8000f8e:	0003      	movs	r3, r0
 8000f90:	001a      	movs	r2, r3
 8000f92:	0013      	movs	r3, r2
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	189b      	adds	r3, r3, r2
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f9c:	e002      	b.n	8000fa4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	3b01      	subs	r3, #1
 8000fa2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000fa4:	68bb      	ldr	r3, [r7, #8]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d1f9      	bne.n	8000f9e <HAL_ADC_ConfigChannel+0x16e>
 8000faa:	e035      	b.n	8001018 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4099      	lsls	r1, r3
 8000fba:	000b      	movs	r3, r1
 8000fbc:	43d9      	mvns	r1, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	400a      	ands	r2, r1
 8000fc4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2b10      	cmp	r3, #16
 8000fcc:	d007      	beq.n	8000fde <HAL_ADC_ConfigChannel+0x1ae>
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b11      	cmp	r3, #17
 8000fd4:	d003      	beq.n	8000fde <HAL_ADC_ConfigChannel+0x1ae>
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2b12      	cmp	r3, #18
 8000fdc:	d11c      	bne.n	8001018 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000fde:	4b15      	ldr	r3, [pc, #84]	; (8001034 <HAL_ADC_ConfigChannel+0x204>)
 8000fe0:	6819      	ldr	r1, [r3, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2b10      	cmp	r3, #16
 8000fe8:	d007      	beq.n	8000ffa <HAL_ADC_ConfigChannel+0x1ca>
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b11      	cmp	r3, #17
 8000ff0:	d101      	bne.n	8000ff6 <HAL_ADC_ConfigChannel+0x1c6>
 8000ff2:	4b13      	ldr	r3, [pc, #76]	; (8001040 <HAL_ADC_ConfigChannel+0x210>)
 8000ff4:	e002      	b.n	8000ffc <HAL_ADC_ConfigChannel+0x1cc>
 8000ff6:	4b13      	ldr	r3, [pc, #76]	; (8001044 <HAL_ADC_ConfigChannel+0x214>)
 8000ff8:	e000      	b.n	8000ffc <HAL_ADC_ConfigChannel+0x1cc>
 8000ffa:	4b13      	ldr	r3, [pc, #76]	; (8001048 <HAL_ADC_ConfigChannel+0x218>)
 8000ffc:	4a0d      	ldr	r2, [pc, #52]	; (8001034 <HAL_ADC_ConfigChannel+0x204>)
 8000ffe:	400b      	ands	r3, r1
 8001000:	6013      	str	r3, [r2, #0]
 8001002:	e009      	b.n	8001018 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001008:	2220      	movs	r2, #32
 800100a:	431a      	orrs	r2, r3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001010:	230f      	movs	r3, #15
 8001012:	18fb      	adds	r3, r7, r3
 8001014:	2201      	movs	r2, #1
 8001016:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2234      	movs	r2, #52	; 0x34
 800101c:	2100      	movs	r1, #0
 800101e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001020:	230f      	movs	r3, #15
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	781b      	ldrb	r3, [r3, #0]
}
 8001026:	0018      	movs	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	b004      	add	sp, #16
 800102c:	bd80      	pop	{r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	00001001 	.word	0x00001001
 8001034:	40012708 	.word	0x40012708
 8001038:	20000000 	.word	0x20000000
 800103c:	000f4240 	.word	0x000f4240
 8001040:	ffbfffff 	.word	0xffbfffff
 8001044:	feffffff 	.word	0xfeffffff
 8001048:	ff7fffff 	.word	0xff7fffff

0800104c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001054:	2300      	movs	r3, #0
 8001056:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689b      	ldr	r3, [r3, #8]
 8001062:	2203      	movs	r2, #3
 8001064:	4013      	ands	r3, r2
 8001066:	2b01      	cmp	r3, #1
 8001068:	d112      	bne.n	8001090 <ADC_Enable+0x44>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2201      	movs	r2, #1
 8001072:	4013      	ands	r3, r2
 8001074:	2b01      	cmp	r3, #1
 8001076:	d009      	beq.n	800108c <ADC_Enable+0x40>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	68da      	ldr	r2, [r3, #12]
 800107e:	2380      	movs	r3, #128	; 0x80
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	401a      	ands	r2, r3
 8001084:	2380      	movs	r3, #128	; 0x80
 8001086:	021b      	lsls	r3, r3, #8
 8001088:	429a      	cmp	r2, r3
 800108a:	d101      	bne.n	8001090 <ADC_Enable+0x44>
 800108c:	2301      	movs	r3, #1
 800108e:	e000      	b.n	8001092 <ADC_Enable+0x46>
 8001090:	2300      	movs	r3, #0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d152      	bne.n	800113c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	4a2a      	ldr	r2, [pc, #168]	; (8001148 <ADC_Enable+0xfc>)
 800109e:	4013      	ands	r3, r2
 80010a0:	d00d      	beq.n	80010be <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010a6:	2210      	movs	r2, #16
 80010a8:	431a      	orrs	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010b2:	2201      	movs	r2, #1
 80010b4:	431a      	orrs	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e03f      	b.n	800113e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2101      	movs	r1, #1
 80010ca:	430a      	orrs	r2, r1
 80010cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80010ce:	4b1f      	ldr	r3, [pc, #124]	; (800114c <ADC_Enable+0x100>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	491f      	ldr	r1, [pc, #124]	; (8001150 <ADC_Enable+0x104>)
 80010d4:	0018      	movs	r0, r3
 80010d6:	f7ff f815 	bl	8000104 <__udivsi3>
 80010da:	0003      	movs	r3, r0
 80010dc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010de:	e002      	b.n	80010e6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	3b01      	subs	r3, #1
 80010e4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d1f9      	bne.n	80010e0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80010ec:	f7ff fc10 	bl	8000910 <HAL_GetTick>
 80010f0:	0003      	movs	r3, r0
 80010f2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80010f4:	e01b      	b.n	800112e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010f6:	f7ff fc0b 	bl	8000910 <HAL_GetTick>
 80010fa:	0002      	movs	r2, r0
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d914      	bls.n	800112e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	4013      	ands	r3, r2
 800110e:	2b01      	cmp	r3, #1
 8001110:	d00d      	beq.n	800112e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001116:	2210      	movs	r2, #16
 8001118:	431a      	orrs	r2, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001122:	2201      	movs	r2, #1
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e007      	b.n	800113e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2201      	movs	r2, #1
 8001136:	4013      	ands	r3, r2
 8001138:	2b01      	cmp	r3, #1
 800113a:	d1dc      	bne.n	80010f6 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800113c:	2300      	movs	r3, #0
}
 800113e:	0018      	movs	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	b004      	add	sp, #16
 8001144:	bd80      	pop	{r7, pc}
 8001146:	46c0      	nop			; (mov r8, r8)
 8001148:	80000017 	.word	0x80000017
 800114c:	20000000 	.word	0x20000000
 8001150:	000f4240 	.word	0x000f4240

08001154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	0002      	movs	r2, r0
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001160:	1dfb      	adds	r3, r7, #7
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b7f      	cmp	r3, #127	; 0x7f
 8001166:	d809      	bhi.n	800117c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001168:	1dfb      	adds	r3, r7, #7
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	001a      	movs	r2, r3
 800116e:	231f      	movs	r3, #31
 8001170:	401a      	ands	r2, r3
 8001172:	4b04      	ldr	r3, [pc, #16]	; (8001184 <__NVIC_EnableIRQ+0x30>)
 8001174:	2101      	movs	r1, #1
 8001176:	4091      	lsls	r1, r2
 8001178:	000a      	movs	r2, r1
 800117a:	601a      	str	r2, [r3, #0]
  }
}
 800117c:	46c0      	nop			; (mov r8, r8)
 800117e:	46bd      	mov	sp, r7
 8001180:	b002      	add	sp, #8
 8001182:	bd80      	pop	{r7, pc}
 8001184:	e000e100 	.word	0xe000e100

08001188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	0002      	movs	r2, r0
 8001190:	6039      	str	r1, [r7, #0]
 8001192:	1dfb      	adds	r3, r7, #7
 8001194:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001196:	1dfb      	adds	r3, r7, #7
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b7f      	cmp	r3, #127	; 0x7f
 800119c:	d828      	bhi.n	80011f0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800119e:	4a2f      	ldr	r2, [pc, #188]	; (800125c <__NVIC_SetPriority+0xd4>)
 80011a0:	1dfb      	adds	r3, r7, #7
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b25b      	sxtb	r3, r3
 80011a6:	089b      	lsrs	r3, r3, #2
 80011a8:	33c0      	adds	r3, #192	; 0xc0
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	589b      	ldr	r3, [r3, r2]
 80011ae:	1dfa      	adds	r2, r7, #7
 80011b0:	7812      	ldrb	r2, [r2, #0]
 80011b2:	0011      	movs	r1, r2
 80011b4:	2203      	movs	r2, #3
 80011b6:	400a      	ands	r2, r1
 80011b8:	00d2      	lsls	r2, r2, #3
 80011ba:	21ff      	movs	r1, #255	; 0xff
 80011bc:	4091      	lsls	r1, r2
 80011be:	000a      	movs	r2, r1
 80011c0:	43d2      	mvns	r2, r2
 80011c2:	401a      	ands	r2, r3
 80011c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	019b      	lsls	r3, r3, #6
 80011ca:	22ff      	movs	r2, #255	; 0xff
 80011cc:	401a      	ands	r2, r3
 80011ce:	1dfb      	adds	r3, r7, #7
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	0018      	movs	r0, r3
 80011d4:	2303      	movs	r3, #3
 80011d6:	4003      	ands	r3, r0
 80011d8:	00db      	lsls	r3, r3, #3
 80011da:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011dc:	481f      	ldr	r0, [pc, #124]	; (800125c <__NVIC_SetPriority+0xd4>)
 80011de:	1dfb      	adds	r3, r7, #7
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	089b      	lsrs	r3, r3, #2
 80011e6:	430a      	orrs	r2, r1
 80011e8:	33c0      	adds	r3, #192	; 0xc0
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011ee:	e031      	b.n	8001254 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f0:	4a1b      	ldr	r2, [pc, #108]	; (8001260 <__NVIC_SetPriority+0xd8>)
 80011f2:	1dfb      	adds	r3, r7, #7
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	0019      	movs	r1, r3
 80011f8:	230f      	movs	r3, #15
 80011fa:	400b      	ands	r3, r1
 80011fc:	3b08      	subs	r3, #8
 80011fe:	089b      	lsrs	r3, r3, #2
 8001200:	3306      	adds	r3, #6
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	18d3      	adds	r3, r2, r3
 8001206:	3304      	adds	r3, #4
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	1dfa      	adds	r2, r7, #7
 800120c:	7812      	ldrb	r2, [r2, #0]
 800120e:	0011      	movs	r1, r2
 8001210:	2203      	movs	r2, #3
 8001212:	400a      	ands	r2, r1
 8001214:	00d2      	lsls	r2, r2, #3
 8001216:	21ff      	movs	r1, #255	; 0xff
 8001218:	4091      	lsls	r1, r2
 800121a:	000a      	movs	r2, r1
 800121c:	43d2      	mvns	r2, r2
 800121e:	401a      	ands	r2, r3
 8001220:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	019b      	lsls	r3, r3, #6
 8001226:	22ff      	movs	r2, #255	; 0xff
 8001228:	401a      	ands	r2, r3
 800122a:	1dfb      	adds	r3, r7, #7
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	0018      	movs	r0, r3
 8001230:	2303      	movs	r3, #3
 8001232:	4003      	ands	r3, r0
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001238:	4809      	ldr	r0, [pc, #36]	; (8001260 <__NVIC_SetPriority+0xd8>)
 800123a:	1dfb      	adds	r3, r7, #7
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	001c      	movs	r4, r3
 8001240:	230f      	movs	r3, #15
 8001242:	4023      	ands	r3, r4
 8001244:	3b08      	subs	r3, #8
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	430a      	orrs	r2, r1
 800124a:	3306      	adds	r3, #6
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	18c3      	adds	r3, r0, r3
 8001250:	3304      	adds	r3, #4
 8001252:	601a      	str	r2, [r3, #0]
}
 8001254:	46c0      	nop			; (mov r8, r8)
 8001256:	46bd      	mov	sp, r7
 8001258:	b003      	add	sp, #12
 800125a:	bd90      	pop	{r4, r7, pc}
 800125c:	e000e100 	.word	0xe000e100
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	1e5a      	subs	r2, r3, #1
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	045b      	lsls	r3, r3, #17
 8001274:	429a      	cmp	r2, r3
 8001276:	d301      	bcc.n	800127c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001278:	2301      	movs	r3, #1
 800127a:	e010      	b.n	800129e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800127c:	4b0a      	ldr	r3, [pc, #40]	; (80012a8 <SysTick_Config+0x44>)
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	3a01      	subs	r2, #1
 8001282:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001284:	2301      	movs	r3, #1
 8001286:	425b      	negs	r3, r3
 8001288:	2103      	movs	r1, #3
 800128a:	0018      	movs	r0, r3
 800128c:	f7ff ff7c 	bl	8001188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001290:	4b05      	ldr	r3, [pc, #20]	; (80012a8 <SysTick_Config+0x44>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001296:	4b04      	ldr	r3, [pc, #16]	; (80012a8 <SysTick_Config+0x44>)
 8001298:	2207      	movs	r2, #7
 800129a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800129c:	2300      	movs	r3, #0
}
 800129e:	0018      	movs	r0, r3
 80012a0:	46bd      	mov	sp, r7
 80012a2:	b002      	add	sp, #8
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	46c0      	nop			; (mov r8, r8)
 80012a8:	e000e010 	.word	0xe000e010

080012ac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
 80012b6:	210f      	movs	r1, #15
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	1c02      	adds	r2, r0, #0
 80012bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	187b      	adds	r3, r7, r1
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	b25b      	sxtb	r3, r3
 80012c6:	0011      	movs	r1, r2
 80012c8:	0018      	movs	r0, r3
 80012ca:	f7ff ff5d 	bl	8001188 <__NVIC_SetPriority>
}
 80012ce:	46c0      	nop			; (mov r8, r8)
 80012d0:	46bd      	mov	sp, r7
 80012d2:	b004      	add	sp, #16
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	0002      	movs	r2, r0
 80012de:	1dfb      	adds	r3, r7, #7
 80012e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012e2:	1dfb      	adds	r3, r7, #7
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	0018      	movs	r0, r3
 80012ea:	f7ff ff33 	bl	8001154 <__NVIC_EnableIRQ>
}
 80012ee:	46c0      	nop			; (mov r8, r8)
 80012f0:	46bd      	mov	sp, r7
 80012f2:	b002      	add	sp, #8
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
 80012fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	0018      	movs	r0, r3
 8001302:	f7ff ffaf 	bl	8001264 <SysTick_Config>
 8001306:	0003      	movs	r3, r0
}
 8001308:	0018      	movs	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	b002      	add	sp, #8
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b086      	sub	sp, #24
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800131a:	2300      	movs	r3, #0
 800131c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800131e:	e155      	b.n	80015cc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2101      	movs	r1, #1
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	4091      	lsls	r1, r2
 800132a:	000a      	movs	r2, r1
 800132c:	4013      	ands	r3, r2
 800132e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d100      	bne.n	8001338 <HAL_GPIO_Init+0x28>
 8001336:	e146      	b.n	80015c6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	2203      	movs	r2, #3
 800133e:	4013      	ands	r3, r2
 8001340:	2b01      	cmp	r3, #1
 8001342:	d005      	beq.n	8001350 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2203      	movs	r2, #3
 800134a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800134c:	2b02      	cmp	r3, #2
 800134e:	d130      	bne.n	80013b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689b      	ldr	r3, [r3, #8]
 8001354:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	2203      	movs	r2, #3
 800135c:	409a      	lsls	r2, r3
 800135e:	0013      	movs	r3, r2
 8001360:	43da      	mvns	r2, r3
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4013      	ands	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	409a      	lsls	r2, r3
 8001372:	0013      	movs	r3, r2
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	4313      	orrs	r3, r2
 8001378:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001386:	2201      	movs	r2, #1
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	409a      	lsls	r2, r3
 800138c:	0013      	movs	r3, r2
 800138e:	43da      	mvns	r2, r3
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	091b      	lsrs	r3, r3, #4
 800139c:	2201      	movs	r2, #1
 800139e:	401a      	ands	r2, r3
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	409a      	lsls	r2, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2203      	movs	r2, #3
 80013b8:	4013      	ands	r3, r2
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d017      	beq.n	80013ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	68db      	ldr	r3, [r3, #12]
 80013c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	2203      	movs	r2, #3
 80013ca:	409a      	lsls	r2, r3
 80013cc:	0013      	movs	r3, r2
 80013ce:	43da      	mvns	r2, r3
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	4013      	ands	r3, r2
 80013d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2203      	movs	r2, #3
 80013f4:	4013      	ands	r3, r2
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d123      	bne.n	8001442 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	08da      	lsrs	r2, r3, #3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	3208      	adds	r2, #8
 8001402:	0092      	lsls	r2, r2, #2
 8001404:	58d3      	ldr	r3, [r2, r3]
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	2207      	movs	r2, #7
 800140c:	4013      	ands	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	220f      	movs	r2, #15
 8001412:	409a      	lsls	r2, r3
 8001414:	0013      	movs	r3, r2
 8001416:	43da      	mvns	r2, r3
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	691a      	ldr	r2, [r3, #16]
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	2107      	movs	r1, #7
 8001426:	400b      	ands	r3, r1
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	409a      	lsls	r2, r3
 800142c:	0013      	movs	r3, r2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	08da      	lsrs	r2, r3, #3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3208      	adds	r2, #8
 800143c:	0092      	lsls	r2, r2, #2
 800143e:	6939      	ldr	r1, [r7, #16]
 8001440:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	005b      	lsls	r3, r3, #1
 800144c:	2203      	movs	r2, #3
 800144e:	409a      	lsls	r2, r3
 8001450:	0013      	movs	r3, r2
 8001452:	43da      	mvns	r2, r3
 8001454:	693b      	ldr	r3, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	2203      	movs	r2, #3
 8001460:	401a      	ands	r2, r3
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	409a      	lsls	r2, r3
 8001468:	0013      	movs	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	23c0      	movs	r3, #192	; 0xc0
 800147c:	029b      	lsls	r3, r3, #10
 800147e:	4013      	ands	r3, r2
 8001480:	d100      	bne.n	8001484 <HAL_GPIO_Init+0x174>
 8001482:	e0a0      	b.n	80015c6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001484:	4b57      	ldr	r3, [pc, #348]	; (80015e4 <HAL_GPIO_Init+0x2d4>)
 8001486:	699a      	ldr	r2, [r3, #24]
 8001488:	4b56      	ldr	r3, [pc, #344]	; (80015e4 <HAL_GPIO_Init+0x2d4>)
 800148a:	2101      	movs	r1, #1
 800148c:	430a      	orrs	r2, r1
 800148e:	619a      	str	r2, [r3, #24]
 8001490:	4b54      	ldr	r3, [pc, #336]	; (80015e4 <HAL_GPIO_Init+0x2d4>)
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	2201      	movs	r2, #1
 8001496:	4013      	ands	r3, r2
 8001498:	60bb      	str	r3, [r7, #8]
 800149a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800149c:	4a52      	ldr	r2, [pc, #328]	; (80015e8 <HAL_GPIO_Init+0x2d8>)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	3302      	adds	r3, #2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	589b      	ldr	r3, [r3, r2]
 80014a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2203      	movs	r2, #3
 80014ae:	4013      	ands	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	220f      	movs	r2, #15
 80014b4:	409a      	lsls	r2, r3
 80014b6:	0013      	movs	r3, r2
 80014b8:	43da      	mvns	r2, r3
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	2390      	movs	r3, #144	; 0x90
 80014c4:	05db      	lsls	r3, r3, #23
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d019      	beq.n	80014fe <HAL_GPIO_Init+0x1ee>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a47      	ldr	r2, [pc, #284]	; (80015ec <HAL_GPIO_Init+0x2dc>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d013      	beq.n	80014fa <HAL_GPIO_Init+0x1ea>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a46      	ldr	r2, [pc, #280]	; (80015f0 <HAL_GPIO_Init+0x2e0>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d00d      	beq.n	80014f6 <HAL_GPIO_Init+0x1e6>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a45      	ldr	r2, [pc, #276]	; (80015f4 <HAL_GPIO_Init+0x2e4>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d007      	beq.n	80014f2 <HAL_GPIO_Init+0x1e2>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a44      	ldr	r2, [pc, #272]	; (80015f8 <HAL_GPIO_Init+0x2e8>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d101      	bne.n	80014ee <HAL_GPIO_Init+0x1de>
 80014ea:	2304      	movs	r3, #4
 80014ec:	e008      	b.n	8001500 <HAL_GPIO_Init+0x1f0>
 80014ee:	2305      	movs	r3, #5
 80014f0:	e006      	b.n	8001500 <HAL_GPIO_Init+0x1f0>
 80014f2:	2303      	movs	r3, #3
 80014f4:	e004      	b.n	8001500 <HAL_GPIO_Init+0x1f0>
 80014f6:	2302      	movs	r3, #2
 80014f8:	e002      	b.n	8001500 <HAL_GPIO_Init+0x1f0>
 80014fa:	2301      	movs	r3, #1
 80014fc:	e000      	b.n	8001500 <HAL_GPIO_Init+0x1f0>
 80014fe:	2300      	movs	r3, #0
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	2103      	movs	r1, #3
 8001504:	400a      	ands	r2, r1
 8001506:	0092      	lsls	r2, r2, #2
 8001508:	4093      	lsls	r3, r2
 800150a:	693a      	ldr	r2, [r7, #16]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001510:	4935      	ldr	r1, [pc, #212]	; (80015e8 <HAL_GPIO_Init+0x2d8>)
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	089b      	lsrs	r3, r3, #2
 8001516:	3302      	adds	r3, #2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800151e:	4b37      	ldr	r3, [pc, #220]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	43da      	mvns	r2, r3
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	4013      	ands	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	025b      	lsls	r3, r3, #9
 8001536:	4013      	ands	r3, r2
 8001538:	d003      	beq.n	8001542 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800153a:	693a      	ldr	r2, [r7, #16]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	4313      	orrs	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001542:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001548:	4b2c      	ldr	r3, [pc, #176]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	43da      	mvns	r2, r3
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	4013      	ands	r3, r2
 8001556:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	2380      	movs	r3, #128	; 0x80
 800155e:	029b      	lsls	r3, r3, #10
 8001560:	4013      	ands	r3, r2
 8001562:	d003      	beq.n	800156c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8001564:	693a      	ldr	r2, [r7, #16]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	4313      	orrs	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800156c:	4b23      	ldr	r3, [pc, #140]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 800156e:	693a      	ldr	r2, [r7, #16]
 8001570:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001572:	4b22      	ldr	r3, [pc, #136]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	43da      	mvns	r2, r3
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	4013      	ands	r3, r2
 8001580:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	2380      	movs	r3, #128	; 0x80
 8001588:	035b      	lsls	r3, r3, #13
 800158a:	4013      	ands	r3, r2
 800158c:	d003      	beq.n	8001596 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4313      	orrs	r3, r2
 8001594:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001596:	4b19      	ldr	r3, [pc, #100]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800159c:	4b17      	ldr	r3, [pc, #92]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	43da      	mvns	r2, r3
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	2380      	movs	r3, #128	; 0x80
 80015b2:	039b      	lsls	r3, r3, #14
 80015b4:	4013      	ands	r3, r2
 80015b6:	d003      	beq.n	80015c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4313      	orrs	r3, r2
 80015be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80015c0:	4b0e      	ldr	r3, [pc, #56]	; (80015fc <HAL_GPIO_Init+0x2ec>)
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	3301      	adds	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	40da      	lsrs	r2, r3
 80015d4:	1e13      	subs	r3, r2, #0
 80015d6:	d000      	beq.n	80015da <HAL_GPIO_Init+0x2ca>
 80015d8:	e6a2      	b.n	8001320 <HAL_GPIO_Init+0x10>
  } 
}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	46c0      	nop			; (mov r8, r8)
 80015de:	46bd      	mov	sp, r7
 80015e0:	b006      	add	sp, #24
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40021000 	.word	0x40021000
 80015e8:	40010000 	.word	0x40010000
 80015ec:	48000400 	.word	0x48000400
 80015f0:	48000800 	.word	0x48000800
 80015f4:	48000c00 	.word	0x48000c00
 80015f8:	48001000 	.word	0x48001000
 80015fc:	40010400 	.word	0x40010400

08001600 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	0008      	movs	r0, r1
 800160a:	0011      	movs	r1, r2
 800160c:	1cbb      	adds	r3, r7, #2
 800160e:	1c02      	adds	r2, r0, #0
 8001610:	801a      	strh	r2, [r3, #0]
 8001612:	1c7b      	adds	r3, r7, #1
 8001614:	1c0a      	adds	r2, r1, #0
 8001616:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001618:	1c7b      	adds	r3, r7, #1
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d004      	beq.n	800162a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001620:	1cbb      	adds	r3, r7, #2
 8001622:	881a      	ldrh	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001628:	e003      	b.n	8001632 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800162a:	1cbb      	adds	r3, r7, #2
 800162c:	881a      	ldrh	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001632:	46c0      	nop			; (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	b002      	add	sp, #8
 8001638:	bd80      	pop	{r7, pc}

0800163a <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b084      	sub	sp, #16
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	000a      	movs	r2, r1
 8001644:	1cbb      	adds	r3, r7, #2
 8001646:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800164e:	1cbb      	adds	r3, r7, #2
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4013      	ands	r3, r2
 8001656:	041a      	lsls	r2, r3, #16
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	43db      	mvns	r3, r3
 800165c:	1cb9      	adds	r1, r7, #2
 800165e:	8809      	ldrh	r1, [r1, #0]
 8001660:	400b      	ands	r3, r1
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	619a      	str	r2, [r3, #24]
}
 8001668:	46c0      	nop			; (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b004      	add	sp, #16
 800166e:	bd80      	pop	{r7, pc}

08001670 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d102      	bne.n	8001684 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	f000 fb76 	bl	8001d70 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2201      	movs	r2, #1
 800168a:	4013      	ands	r3, r2
 800168c:	d100      	bne.n	8001690 <HAL_RCC_OscConfig+0x20>
 800168e:	e08e      	b.n	80017ae <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001690:	4bc5      	ldr	r3, [pc, #788]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	220c      	movs	r2, #12
 8001696:	4013      	ands	r3, r2
 8001698:	2b04      	cmp	r3, #4
 800169a:	d00e      	beq.n	80016ba <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800169c:	4bc2      	ldr	r3, [pc, #776]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	220c      	movs	r2, #12
 80016a2:	4013      	ands	r3, r2
 80016a4:	2b08      	cmp	r3, #8
 80016a6:	d117      	bne.n	80016d8 <HAL_RCC_OscConfig+0x68>
 80016a8:	4bbf      	ldr	r3, [pc, #764]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80016aa:	685a      	ldr	r2, [r3, #4]
 80016ac:	23c0      	movs	r3, #192	; 0xc0
 80016ae:	025b      	lsls	r3, r3, #9
 80016b0:	401a      	ands	r2, r3
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	025b      	lsls	r3, r3, #9
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d10e      	bne.n	80016d8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ba:	4bbb      	ldr	r3, [pc, #748]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	029b      	lsls	r3, r3, #10
 80016c2:	4013      	ands	r3, r2
 80016c4:	d100      	bne.n	80016c8 <HAL_RCC_OscConfig+0x58>
 80016c6:	e071      	b.n	80017ac <HAL_RCC_OscConfig+0x13c>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d000      	beq.n	80016d2 <HAL_RCC_OscConfig+0x62>
 80016d0:	e06c      	b.n	80017ac <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	f000 fb4c 	bl	8001d70 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d107      	bne.n	80016f0 <HAL_RCC_OscConfig+0x80>
 80016e0:	4bb1      	ldr	r3, [pc, #708]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4bb0      	ldr	r3, [pc, #704]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	0249      	lsls	r1, r1, #9
 80016ea:	430a      	orrs	r2, r1
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	e02f      	b.n	8001750 <HAL_RCC_OscConfig+0xe0>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d10c      	bne.n	8001712 <HAL_RCC_OscConfig+0xa2>
 80016f8:	4bab      	ldr	r3, [pc, #684]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4baa      	ldr	r3, [pc, #680]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80016fe:	49ab      	ldr	r1, [pc, #684]	; (80019ac <HAL_RCC_OscConfig+0x33c>)
 8001700:	400a      	ands	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	4ba8      	ldr	r3, [pc, #672]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4ba7      	ldr	r3, [pc, #668]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800170a:	49a9      	ldr	r1, [pc, #676]	; (80019b0 <HAL_RCC_OscConfig+0x340>)
 800170c:	400a      	ands	r2, r1
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	e01e      	b.n	8001750 <HAL_RCC_OscConfig+0xe0>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	2b05      	cmp	r3, #5
 8001718:	d10e      	bne.n	8001738 <HAL_RCC_OscConfig+0xc8>
 800171a:	4ba3      	ldr	r3, [pc, #652]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	4ba2      	ldr	r3, [pc, #648]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	02c9      	lsls	r1, r1, #11
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	4b9f      	ldr	r3, [pc, #636]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4b9e      	ldr	r3, [pc, #632]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800172e:	2180      	movs	r1, #128	; 0x80
 8001730:	0249      	lsls	r1, r1, #9
 8001732:	430a      	orrs	r2, r1
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	e00b      	b.n	8001750 <HAL_RCC_OscConfig+0xe0>
 8001738:	4b9b      	ldr	r3, [pc, #620]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	4b9a      	ldr	r3, [pc, #616]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800173e:	499b      	ldr	r1, [pc, #620]	; (80019ac <HAL_RCC_OscConfig+0x33c>)
 8001740:	400a      	ands	r2, r1
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	4b98      	ldr	r3, [pc, #608]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	4b97      	ldr	r3, [pc, #604]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800174a:	4999      	ldr	r1, [pc, #612]	; (80019b0 <HAL_RCC_OscConfig+0x340>)
 800174c:	400a      	ands	r2, r1
 800174e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d014      	beq.n	8001782 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001758:	f7ff f8da 	bl	8000910 <HAL_GetTick>
 800175c:	0003      	movs	r3, r0
 800175e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001760:	e008      	b.n	8001774 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001762:	f7ff f8d5 	bl	8000910 <HAL_GetTick>
 8001766:	0002      	movs	r2, r0
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	1ad3      	subs	r3, r2, r3
 800176c:	2b64      	cmp	r3, #100	; 0x64
 800176e:	d901      	bls.n	8001774 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001770:	2303      	movs	r3, #3
 8001772:	e2fd      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001774:	4b8c      	ldr	r3, [pc, #560]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	2380      	movs	r3, #128	; 0x80
 800177a:	029b      	lsls	r3, r3, #10
 800177c:	4013      	ands	r3, r2
 800177e:	d0f0      	beq.n	8001762 <HAL_RCC_OscConfig+0xf2>
 8001780:	e015      	b.n	80017ae <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001782:	f7ff f8c5 	bl	8000910 <HAL_GetTick>
 8001786:	0003      	movs	r3, r0
 8001788:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178a:	e008      	b.n	800179e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800178c:	f7ff f8c0 	bl	8000910 <HAL_GetTick>
 8001790:	0002      	movs	r2, r0
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	2b64      	cmp	r3, #100	; 0x64
 8001798:	d901      	bls.n	800179e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800179a:	2303      	movs	r3, #3
 800179c:	e2e8      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179e:	4b82      	ldr	r3, [pc, #520]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	029b      	lsls	r3, r3, #10
 80017a6:	4013      	ands	r3, r2
 80017a8:	d1f0      	bne.n	800178c <HAL_RCC_OscConfig+0x11c>
 80017aa:	e000      	b.n	80017ae <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2202      	movs	r2, #2
 80017b4:	4013      	ands	r3, r2
 80017b6:	d100      	bne.n	80017ba <HAL_RCC_OscConfig+0x14a>
 80017b8:	e06c      	b.n	8001894 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017ba:	4b7b      	ldr	r3, [pc, #492]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	220c      	movs	r2, #12
 80017c0:	4013      	ands	r3, r2
 80017c2:	d00e      	beq.n	80017e2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80017c4:	4b78      	ldr	r3, [pc, #480]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	220c      	movs	r2, #12
 80017ca:	4013      	ands	r3, r2
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	d11f      	bne.n	8001810 <HAL_RCC_OscConfig+0x1a0>
 80017d0:	4b75      	ldr	r3, [pc, #468]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80017d2:	685a      	ldr	r2, [r3, #4]
 80017d4:	23c0      	movs	r3, #192	; 0xc0
 80017d6:	025b      	lsls	r3, r3, #9
 80017d8:	401a      	ands	r2, r3
 80017da:	2380      	movs	r3, #128	; 0x80
 80017dc:	021b      	lsls	r3, r3, #8
 80017de:	429a      	cmp	r2, r3
 80017e0:	d116      	bne.n	8001810 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017e2:	4b71      	ldr	r3, [pc, #452]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2202      	movs	r2, #2
 80017e8:	4013      	ands	r3, r2
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_OscConfig+0x188>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d001      	beq.n	80017f8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e2bb      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4b6b      	ldr	r3, [pc, #428]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	22f8      	movs	r2, #248	; 0xf8
 80017fe:	4393      	bics	r3, r2
 8001800:	0019      	movs	r1, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	691b      	ldr	r3, [r3, #16]
 8001806:	00da      	lsls	r2, r3, #3
 8001808:	4b67      	ldr	r3, [pc, #412]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800180a:	430a      	orrs	r2, r1
 800180c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800180e:	e041      	b.n	8001894 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d024      	beq.n	8001862 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001818:	4b63      	ldr	r3, [pc, #396]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b62      	ldr	r3, [pc, #392]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800181e:	2101      	movs	r1, #1
 8001820:	430a      	orrs	r2, r1
 8001822:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001824:	f7ff f874 	bl	8000910 <HAL_GetTick>
 8001828:	0003      	movs	r3, r0
 800182a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800182c:	e008      	b.n	8001840 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800182e:	f7ff f86f 	bl	8000910 <HAL_GetTick>
 8001832:	0002      	movs	r2, r0
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d901      	bls.n	8001840 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800183c:	2303      	movs	r3, #3
 800183e:	e297      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2202      	movs	r2, #2
 8001846:	4013      	ands	r3, r2
 8001848:	d0f1      	beq.n	800182e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800184a:	4b57      	ldr	r3, [pc, #348]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	22f8      	movs	r2, #248	; 0xf8
 8001850:	4393      	bics	r3, r2
 8001852:	0019      	movs	r1, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691b      	ldr	r3, [r3, #16]
 8001858:	00da      	lsls	r2, r3, #3
 800185a:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800185c:	430a      	orrs	r2, r1
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	e018      	b.n	8001894 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001862:	4b51      	ldr	r3, [pc, #324]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	4b50      	ldr	r3, [pc, #320]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001868:	2101      	movs	r1, #1
 800186a:	438a      	bics	r2, r1
 800186c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186e:	f7ff f84f 	bl	8000910 <HAL_GetTick>
 8001872:	0003      	movs	r3, r0
 8001874:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001878:	f7ff f84a 	bl	8000910 <HAL_GetTick>
 800187c:	0002      	movs	r2, r0
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e272      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188a:	4b47      	ldr	r3, [pc, #284]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2202      	movs	r2, #2
 8001890:	4013      	ands	r3, r2
 8001892:	d1f1      	bne.n	8001878 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2208      	movs	r2, #8
 800189a:	4013      	ands	r3, r2
 800189c:	d036      	beq.n	800190c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	69db      	ldr	r3, [r3, #28]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d019      	beq.n	80018da <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018a6:	4b40      	ldr	r3, [pc, #256]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80018a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018aa:	4b3f      	ldr	r3, [pc, #252]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80018ac:	2101      	movs	r1, #1
 80018ae:	430a      	orrs	r2, r1
 80018b0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b2:	f7ff f82d 	bl	8000910 <HAL_GetTick>
 80018b6:	0003      	movs	r3, r0
 80018b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018bc:	f7ff f828 	bl	8000910 <HAL_GetTick>
 80018c0:	0002      	movs	r2, r0
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b02      	cmp	r3, #2
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e250      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ce:	4b36      	ldr	r3, [pc, #216]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	2202      	movs	r2, #2
 80018d4:	4013      	ands	r3, r2
 80018d6:	d0f1      	beq.n	80018bc <HAL_RCC_OscConfig+0x24c>
 80018d8:	e018      	b.n	800190c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018da:	4b33      	ldr	r3, [pc, #204]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80018dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018de:	4b32      	ldr	r3, [pc, #200]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 80018e0:	2101      	movs	r1, #1
 80018e2:	438a      	bics	r2, r1
 80018e4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e6:	f7ff f813 	bl	8000910 <HAL_GetTick>
 80018ea:	0003      	movs	r3, r0
 80018ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018f0:	f7ff f80e 	bl	8000910 <HAL_GetTick>
 80018f4:	0002      	movs	r2, r0
 80018f6:	69bb      	ldr	r3, [r7, #24]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e236      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001902:	4b29      	ldr	r3, [pc, #164]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001906:	2202      	movs	r2, #2
 8001908:	4013      	ands	r3, r2
 800190a:	d1f1      	bne.n	80018f0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2204      	movs	r2, #4
 8001912:	4013      	ands	r3, r2
 8001914:	d100      	bne.n	8001918 <HAL_RCC_OscConfig+0x2a8>
 8001916:	e0b5      	b.n	8001a84 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001918:	201f      	movs	r0, #31
 800191a:	183b      	adds	r3, r7, r0
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001922:	69da      	ldr	r2, [r3, #28]
 8001924:	2380      	movs	r3, #128	; 0x80
 8001926:	055b      	lsls	r3, r3, #21
 8001928:	4013      	ands	r3, r2
 800192a:	d110      	bne.n	800194e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800192c:	4b1e      	ldr	r3, [pc, #120]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800192e:	69da      	ldr	r2, [r3, #28]
 8001930:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 8001932:	2180      	movs	r1, #128	; 0x80
 8001934:	0549      	lsls	r1, r1, #21
 8001936:	430a      	orrs	r2, r1
 8001938:	61da      	str	r2, [r3, #28]
 800193a:	4b1b      	ldr	r3, [pc, #108]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800193c:	69da      	ldr	r2, [r3, #28]
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	055b      	lsls	r3, r3, #21
 8001942:	4013      	ands	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001948:	183b      	adds	r3, r7, r0
 800194a:	2201      	movs	r2, #1
 800194c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800194e:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <HAL_RCC_OscConfig+0x344>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	2380      	movs	r3, #128	; 0x80
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	4013      	ands	r3, r2
 8001958:	d11a      	bne.n	8001990 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800195a:	4b16      	ldr	r3, [pc, #88]	; (80019b4 <HAL_RCC_OscConfig+0x344>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	4b15      	ldr	r3, [pc, #84]	; (80019b4 <HAL_RCC_OscConfig+0x344>)
 8001960:	2180      	movs	r1, #128	; 0x80
 8001962:	0049      	lsls	r1, r1, #1
 8001964:	430a      	orrs	r2, r1
 8001966:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001968:	f7fe ffd2 	bl	8000910 <HAL_GetTick>
 800196c:	0003      	movs	r3, r0
 800196e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001972:	f7fe ffcd 	bl	8000910 <HAL_GetTick>
 8001976:	0002      	movs	r2, r0
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b64      	cmp	r3, #100	; 0x64
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e1f5      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001984:	4b0b      	ldr	r3, [pc, #44]	; (80019b4 <HAL_RCC_OscConfig+0x344>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	005b      	lsls	r3, r3, #1
 800198c:	4013      	ands	r3, r2
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d10f      	bne.n	80019b8 <HAL_RCC_OscConfig+0x348>
 8001998:	4b03      	ldr	r3, [pc, #12]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800199a:	6a1a      	ldr	r2, [r3, #32]
 800199c:	4b02      	ldr	r3, [pc, #8]	; (80019a8 <HAL_RCC_OscConfig+0x338>)
 800199e:	2101      	movs	r1, #1
 80019a0:	430a      	orrs	r2, r1
 80019a2:	621a      	str	r2, [r3, #32]
 80019a4:	e036      	b.n	8001a14 <HAL_RCC_OscConfig+0x3a4>
 80019a6:	46c0      	nop			; (mov r8, r8)
 80019a8:	40021000 	.word	0x40021000
 80019ac:	fffeffff 	.word	0xfffeffff
 80019b0:	fffbffff 	.word	0xfffbffff
 80019b4:	40007000 	.word	0x40007000
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d10c      	bne.n	80019da <HAL_RCC_OscConfig+0x36a>
 80019c0:	4bca      	ldr	r3, [pc, #808]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019c2:	6a1a      	ldr	r2, [r3, #32]
 80019c4:	4bc9      	ldr	r3, [pc, #804]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019c6:	2101      	movs	r1, #1
 80019c8:	438a      	bics	r2, r1
 80019ca:	621a      	str	r2, [r3, #32]
 80019cc:	4bc7      	ldr	r3, [pc, #796]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019ce:	6a1a      	ldr	r2, [r3, #32]
 80019d0:	4bc6      	ldr	r3, [pc, #792]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019d2:	2104      	movs	r1, #4
 80019d4:	438a      	bics	r2, r1
 80019d6:	621a      	str	r2, [r3, #32]
 80019d8:	e01c      	b.n	8001a14 <HAL_RCC_OscConfig+0x3a4>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	2b05      	cmp	r3, #5
 80019e0:	d10c      	bne.n	80019fc <HAL_RCC_OscConfig+0x38c>
 80019e2:	4bc2      	ldr	r3, [pc, #776]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019e4:	6a1a      	ldr	r2, [r3, #32]
 80019e6:	4bc1      	ldr	r3, [pc, #772]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019e8:	2104      	movs	r1, #4
 80019ea:	430a      	orrs	r2, r1
 80019ec:	621a      	str	r2, [r3, #32]
 80019ee:	4bbf      	ldr	r3, [pc, #764]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019f0:	6a1a      	ldr	r2, [r3, #32]
 80019f2:	4bbe      	ldr	r3, [pc, #760]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019f4:	2101      	movs	r1, #1
 80019f6:	430a      	orrs	r2, r1
 80019f8:	621a      	str	r2, [r3, #32]
 80019fa:	e00b      	b.n	8001a14 <HAL_RCC_OscConfig+0x3a4>
 80019fc:	4bbb      	ldr	r3, [pc, #748]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 80019fe:	6a1a      	ldr	r2, [r3, #32]
 8001a00:	4bba      	ldr	r3, [pc, #744]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a02:	2101      	movs	r1, #1
 8001a04:	438a      	bics	r2, r1
 8001a06:	621a      	str	r2, [r3, #32]
 8001a08:	4bb8      	ldr	r3, [pc, #736]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a0a:	6a1a      	ldr	r2, [r3, #32]
 8001a0c:	4bb7      	ldr	r3, [pc, #732]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a0e:	2104      	movs	r1, #4
 8001a10:	438a      	bics	r2, r1
 8001a12:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d014      	beq.n	8001a46 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1c:	f7fe ff78 	bl	8000910 <HAL_GetTick>
 8001a20:	0003      	movs	r3, r0
 8001a22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a24:	e009      	b.n	8001a3a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a26:	f7fe ff73 	bl	8000910 <HAL_GetTick>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	4aaf      	ldr	r2, [pc, #700]	; (8001cf0 <HAL_RCC_OscConfig+0x680>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e19a      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a3a:	4bac      	ldr	r3, [pc, #688]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	2202      	movs	r2, #2
 8001a40:	4013      	ands	r3, r2
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x3b6>
 8001a44:	e013      	b.n	8001a6e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a46:	f7fe ff63 	bl	8000910 <HAL_GetTick>
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a4e:	e009      	b.n	8001a64 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a50:	f7fe ff5e 	bl	8000910 <HAL_GetTick>
 8001a54:	0002      	movs	r2, r0
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	4aa5      	ldr	r2, [pc, #660]	; (8001cf0 <HAL_RCC_OscConfig+0x680>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d901      	bls.n	8001a64 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e185      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a64:	4ba1      	ldr	r3, [pc, #644]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	2202      	movs	r2, #2
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	d1f0      	bne.n	8001a50 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a6e:	231f      	movs	r3, #31
 8001a70:	18fb      	adds	r3, r7, r3
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d105      	bne.n	8001a84 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a78:	4b9c      	ldr	r3, [pc, #624]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a7a:	69da      	ldr	r2, [r3, #28]
 8001a7c:	4b9b      	ldr	r3, [pc, #620]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a7e:	499d      	ldr	r1, [pc, #628]	; (8001cf4 <HAL_RCC_OscConfig+0x684>)
 8001a80:	400a      	ands	r2, r1
 8001a82:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2210      	movs	r2, #16
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d063      	beq.n	8001b56 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d12a      	bne.n	8001aec <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a96:	4b95      	ldr	r3, [pc, #596]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a9a:	4b94      	ldr	r3, [pc, #592]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001a9c:	2104      	movs	r1, #4
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001aa2:	4b92      	ldr	r3, [pc, #584]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001aa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aa6:	4b91      	ldr	r3, [pc, #580]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001aa8:	2101      	movs	r1, #1
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aae:	f7fe ff2f 	bl	8000910 <HAL_GetTick>
 8001ab2:	0003      	movs	r3, r0
 8001ab4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001ab6:	e008      	b.n	8001aca <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ab8:	f7fe ff2a 	bl	8000910 <HAL_GetTick>
 8001abc:	0002      	movs	r2, r0
 8001abe:	69bb      	ldr	r3, [r7, #24]
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e152      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001aca:	4b88      	ldr	r3, [pc, #544]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ace:	2202      	movs	r2, #2
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	d0f1      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ad4:	4b85      	ldr	r3, [pc, #532]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad8:	22f8      	movs	r2, #248	; 0xf8
 8001ada:	4393      	bics	r3, r2
 8001adc:	0019      	movs	r1, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	00da      	lsls	r2, r3, #3
 8001ae4:	4b81      	ldr	r3, [pc, #516]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	635a      	str	r2, [r3, #52]	; 0x34
 8001aea:	e034      	b.n	8001b56 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	3305      	adds	r3, #5
 8001af2:	d111      	bne.n	8001b18 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001af4:	4b7d      	ldr	r3, [pc, #500]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001af6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001af8:	4b7c      	ldr	r3, [pc, #496]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001afa:	2104      	movs	r1, #4
 8001afc:	438a      	bics	r2, r1
 8001afe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001b00:	4b7a      	ldr	r3, [pc, #488]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b04:	22f8      	movs	r2, #248	; 0xf8
 8001b06:	4393      	bics	r3, r2
 8001b08:	0019      	movs	r1, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	00da      	lsls	r2, r3, #3
 8001b10:	4b76      	ldr	r3, [pc, #472]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b12:	430a      	orrs	r2, r1
 8001b14:	635a      	str	r2, [r3, #52]	; 0x34
 8001b16:	e01e      	b.n	8001b56 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b18:	4b74      	ldr	r3, [pc, #464]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b1c:	4b73      	ldr	r3, [pc, #460]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b1e:	2104      	movs	r1, #4
 8001b20:	430a      	orrs	r2, r1
 8001b22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001b24:	4b71      	ldr	r3, [pc, #452]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b28:	4b70      	ldr	r3, [pc, #448]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	438a      	bics	r2, r1
 8001b2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b30:	f7fe feee 	bl	8000910 <HAL_GetTick>
 8001b34:	0003      	movs	r3, r0
 8001b36:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b38:	e008      	b.n	8001b4c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b3a:	f7fe fee9 	bl	8000910 <HAL_GetTick>
 8001b3e:	0002      	movs	r2, r0
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d901      	bls.n	8001b4c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	e111      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b4c:	4b67      	ldr	r3, [pc, #412]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b50:	2202      	movs	r2, #2
 8001b52:	4013      	ands	r3, r2
 8001b54:	d1f1      	bne.n	8001b3a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	2220      	movs	r2, #32
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	d05c      	beq.n	8001c1a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001b60:	4b62      	ldr	r3, [pc, #392]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	220c      	movs	r2, #12
 8001b66:	4013      	ands	r3, r2
 8001b68:	2b0c      	cmp	r3, #12
 8001b6a:	d00e      	beq.n	8001b8a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001b6c:	4b5f      	ldr	r3, [pc, #380]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	220c      	movs	r2, #12
 8001b72:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001b74:	2b08      	cmp	r3, #8
 8001b76:	d114      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001b78:	4b5c      	ldr	r3, [pc, #368]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	23c0      	movs	r3, #192	; 0xc0
 8001b7e:	025b      	lsls	r3, r3, #9
 8001b80:	401a      	ands	r2, r3
 8001b82:	23c0      	movs	r3, #192	; 0xc0
 8001b84:	025b      	lsls	r3, r3, #9
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d10b      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001b8a:	4b58      	ldr	r3, [pc, #352]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001b8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	025b      	lsls	r3, r3, #9
 8001b92:	4013      	ands	r3, r2
 8001b94:	d040      	beq.n	8001c18 <HAL_RCC_OscConfig+0x5a8>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a1b      	ldr	r3, [r3, #32]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d03c      	beq.n	8001c18 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e0e6      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6a1b      	ldr	r3, [r3, #32]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d01b      	beq.n	8001be2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001baa:	4b50      	ldr	r3, [pc, #320]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001bac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bae:	4b4f      	ldr	r3, [pc, #316]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001bb0:	2180      	movs	r1, #128	; 0x80
 8001bb2:	0249      	lsls	r1, r1, #9
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb8:	f7fe feaa 	bl	8000910 <HAL_GetTick>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bc2:	f7fe fea5 	bl	8000910 <HAL_GetTick>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	69bb      	ldr	r3, [r7, #24]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e0cd      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001bd4:	4b45      	ldr	r3, [pc, #276]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001bd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001bd8:	2380      	movs	r3, #128	; 0x80
 8001bda:	025b      	lsls	r3, r3, #9
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d0f0      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x552>
 8001be0:	e01b      	b.n	8001c1a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001be2:	4b42      	ldr	r3, [pc, #264]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001be6:	4b41      	ldr	r3, [pc, #260]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001be8:	4943      	ldr	r1, [pc, #268]	; (8001cf8 <HAL_RCC_OscConfig+0x688>)
 8001bea:	400a      	ands	r2, r1
 8001bec:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bee:	f7fe fe8f 	bl	8000910 <HAL_GetTick>
 8001bf2:	0003      	movs	r3, r0
 8001bf4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001bf6:	e008      	b.n	8001c0a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bf8:	f7fe fe8a 	bl	8000910 <HAL_GetTick>
 8001bfc:	0002      	movs	r2, r0
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	1ad3      	subs	r3, r2, r3
 8001c02:	2b02      	cmp	r3, #2
 8001c04:	d901      	bls.n	8001c0a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e0b2      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001c0a:	4b38      	ldr	r3, [pc, #224]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c0e:	2380      	movs	r3, #128	; 0x80
 8001c10:	025b      	lsls	r3, r3, #9
 8001c12:	4013      	ands	r3, r2
 8001c14:	d1f0      	bne.n	8001bf8 <HAL_RCC_OscConfig+0x588>
 8001c16:	e000      	b.n	8001c1a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001c18:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d100      	bne.n	8001c24 <HAL_RCC_OscConfig+0x5b4>
 8001c22:	e0a4      	b.n	8001d6e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c24:	4b31      	ldr	r3, [pc, #196]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	220c      	movs	r2, #12
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b08      	cmp	r3, #8
 8001c2e:	d100      	bne.n	8001c32 <HAL_RCC_OscConfig+0x5c2>
 8001c30:	e078      	b.n	8001d24 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d14c      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3a:	4b2c      	ldr	r3, [pc, #176]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	4b2b      	ldr	r3, [pc, #172]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c40:	492e      	ldr	r1, [pc, #184]	; (8001cfc <HAL_RCC_OscConfig+0x68c>)
 8001c42:	400a      	ands	r2, r1
 8001c44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c46:	f7fe fe63 	bl	8000910 <HAL_GetTick>
 8001c4a:	0003      	movs	r3, r0
 8001c4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c50:	f7fe fe5e 	bl	8000910 <HAL_GetTick>
 8001c54:	0002      	movs	r2, r0
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e086      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c62:	4b22      	ldr	r3, [pc, #136]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	2380      	movs	r3, #128	; 0x80
 8001c68:	049b      	lsls	r3, r3, #18
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d1f0      	bne.n	8001c50 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c6e:	4b1f      	ldr	r3, [pc, #124]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c72:	220f      	movs	r2, #15
 8001c74:	4393      	bics	r3, r2
 8001c76:	0019      	movs	r1, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	62da      	str	r2, [r3, #44]	; 0x2c
 8001c82:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	4a1e      	ldr	r2, [pc, #120]	; (8001d00 <HAL_RCC_OscConfig+0x690>)
 8001c88:	4013      	ands	r3, r2
 8001c8a:	0019      	movs	r1, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c94:	431a      	orrs	r2, r3
 8001c96:	4b15      	ldr	r3, [pc, #84]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c9c:	4b13      	ldr	r3, [pc, #76]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b12      	ldr	r3, [pc, #72]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001ca2:	2180      	movs	r1, #128	; 0x80
 8001ca4:	0449      	lsls	r1, r1, #17
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7fe fe31 	bl	8000910 <HAL_GetTick>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cb4:	f7fe fe2c 	bl	8000910 <HAL_GetTick>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e054      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cc6:	4b09      	ldr	r3, [pc, #36]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	049b      	lsls	r3, r3, #18
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d0f0      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x644>
 8001cd2:	e04c      	b.n	8001d6e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd4:	4b05      	ldr	r3, [pc, #20]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	4b04      	ldr	r3, [pc, #16]	; (8001cec <HAL_RCC_OscConfig+0x67c>)
 8001cda:	4908      	ldr	r1, [pc, #32]	; (8001cfc <HAL_RCC_OscConfig+0x68c>)
 8001cdc:	400a      	ands	r2, r1
 8001cde:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce0:	f7fe fe16 	bl	8000910 <HAL_GetTick>
 8001ce4:	0003      	movs	r3, r0
 8001ce6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_OscConfig+0x6a6>
 8001cea:	46c0      	nop			; (mov r8, r8)
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	00001388 	.word	0x00001388
 8001cf4:	efffffff 	.word	0xefffffff
 8001cf8:	fffeffff 	.word	0xfffeffff
 8001cfc:	feffffff 	.word	0xfeffffff
 8001d00:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d04:	f7fe fe04 	bl	8000910 <HAL_GetTick>
 8001d08:	0002      	movs	r2, r0
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d901      	bls.n	8001d16 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001d12:	2303      	movs	r3, #3
 8001d14:	e02c      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d16:	4b18      	ldr	r3, [pc, #96]	; (8001d78 <HAL_RCC_OscConfig+0x708>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	049b      	lsls	r3, r3, #18
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d1f0      	bne.n	8001d04 <HAL_RCC_OscConfig+0x694>
 8001d22:	e024      	b.n	8001d6e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d101      	bne.n	8001d30 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e01f      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001d30:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <HAL_RCC_OscConfig+0x708>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001d36:	4b10      	ldr	r3, [pc, #64]	; (8001d78 <HAL_RCC_OscConfig+0x708>)
 8001d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d3a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	23c0      	movs	r3, #192	; 0xc0
 8001d40:	025b      	lsls	r3, r3, #9
 8001d42:	401a      	ands	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	d10e      	bne.n	8001d6a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	220f      	movs	r2, #15
 8001d50:	401a      	ands	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d107      	bne.n	8001d6a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	23f0      	movs	r3, #240	; 0xf0
 8001d5e:	039b      	lsls	r3, r3, #14
 8001d60:	401a      	ands	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d001      	beq.n	8001d6e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	0018      	movs	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	b008      	add	sp, #32
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021000 	.word	0x40021000

08001d7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	e0bf      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d90:	4b61      	ldr	r3, [pc, #388]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2201      	movs	r2, #1
 8001d96:	4013      	ands	r3, r2
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d911      	bls.n	8001dc2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d9e:	4b5e      	ldr	r3, [pc, #376]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2201      	movs	r2, #1
 8001da4:	4393      	bics	r3, r2
 8001da6:	0019      	movs	r1, r3
 8001da8:	4b5b      	ldr	r3, [pc, #364]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001daa:	683a      	ldr	r2, [r7, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db0:	4b59      	ldr	r3, [pc, #356]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2201      	movs	r2, #1
 8001db6:	4013      	ands	r3, r2
 8001db8:	683a      	ldr	r2, [r7, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d001      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e0a6      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	4013      	ands	r3, r2
 8001dca:	d015      	beq.n	8001df8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2204      	movs	r2, #4
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	d006      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dd6:	4b51      	ldr	r3, [pc, #324]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001dd8:	685a      	ldr	r2, [r3, #4]
 8001dda:	4b50      	ldr	r3, [pc, #320]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001ddc:	21e0      	movs	r1, #224	; 0xe0
 8001dde:	00c9      	lsls	r1, r1, #3
 8001de0:	430a      	orrs	r2, r1
 8001de2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de4:	4b4d      	ldr	r3, [pc, #308]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	22f0      	movs	r2, #240	; 0xf0
 8001dea:	4393      	bics	r3, r2
 8001dec:	0019      	movs	r1, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	4b4a      	ldr	r3, [pc, #296]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001df4:	430a      	orrs	r2, r1
 8001df6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d04c      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d107      	bne.n	8001e1a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0a:	4b44      	ldr	r3, [pc, #272]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	2380      	movs	r3, #128	; 0x80
 8001e10:	029b      	lsls	r3, r3, #10
 8001e12:	4013      	ands	r3, r2
 8001e14:	d120      	bne.n	8001e58 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e07a      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d107      	bne.n	8001e32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e22:	4b3e      	ldr	r3, [pc, #248]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	2380      	movs	r3, #128	; 0x80
 8001e28:	049b      	lsls	r3, r3, #18
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	d114      	bne.n	8001e58 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e06e      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	2b03      	cmp	r3, #3
 8001e38:	d107      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001e3a:	4b38      	ldr	r3, [pc, #224]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e3e:	2380      	movs	r3, #128	; 0x80
 8001e40:	025b      	lsls	r3, r3, #9
 8001e42:	4013      	ands	r3, r2
 8001e44:	d108      	bne.n	8001e58 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e062      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e4a:	4b34      	ldr	r3, [pc, #208]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	2202      	movs	r2, #2
 8001e50:	4013      	ands	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e05b      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e58:	4b30      	ldr	r3, [pc, #192]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	4393      	bics	r3, r2
 8001e60:	0019      	movs	r1, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685a      	ldr	r2, [r3, #4]
 8001e66:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e6c:	f7fe fd50 	bl	8000910 <HAL_GetTick>
 8001e70:	0003      	movs	r3, r0
 8001e72:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e74:	e009      	b.n	8001e8a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e76:	f7fe fd4b 	bl	8000910 <HAL_GetTick>
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	4a27      	ldr	r2, [pc, #156]	; (8001f20 <HAL_RCC_ClockConfig+0x1a4>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e042      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8a:	4b24      	ldr	r3, [pc, #144]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	220c      	movs	r2, #12
 8001e90:	401a      	ands	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d1ec      	bne.n	8001e76 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d211      	bcs.n	8001ece <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	4393      	bics	r3, r2
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ebc:	4b16      	ldr	r3, [pc, #88]	; (8001f18 <HAL_RCC_ClockConfig+0x19c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	683a      	ldr	r2, [r7, #0]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d001      	beq.n	8001ece <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e020      	b.n	8001f10 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2204      	movs	r2, #4
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	d009      	beq.n	8001eec <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ed8:	4b10      	ldr	r3, [pc, #64]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	4a11      	ldr	r2, [pc, #68]	; (8001f24 <HAL_RCC_ClockConfig+0x1a8>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	0019      	movs	r1, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001eec:	f000 f820 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8001ef0:	0001      	movs	r1, r0
 8001ef2:	4b0a      	ldr	r3, [pc, #40]	; (8001f1c <HAL_RCC_ClockConfig+0x1a0>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	091b      	lsrs	r3, r3, #4
 8001ef8:	220f      	movs	r2, #15
 8001efa:	4013      	ands	r3, r2
 8001efc:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <HAL_RCC_ClockConfig+0x1ac>)
 8001efe:	5cd3      	ldrb	r3, [r2, r3]
 8001f00:	000a      	movs	r2, r1
 8001f02:	40da      	lsrs	r2, r3
 8001f04:	4b09      	ldr	r3, [pc, #36]	; (8001f2c <HAL_RCC_ClockConfig+0x1b0>)
 8001f06:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f08:	2000      	movs	r0, #0
 8001f0a:	f7fe fcbb 	bl	8000884 <HAL_InitTick>
  
  return HAL_OK;
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b004      	add	sp, #16
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40022000 	.word	0x40022000
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	00001388 	.word	0x00001388
 8001f24:	fffff8ff 	.word	0xfffff8ff
 8001f28:	080030c4 	.word	0x080030c4
 8001f2c:	20000000 	.word	0x20000000

08001f30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f30:	b590      	push	{r4, r7, lr}
 8001f32:	b08f      	sub	sp, #60	; 0x3c
 8001f34:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001f36:	2314      	movs	r3, #20
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	4a38      	ldr	r2, [pc, #224]	; (800201c <HAL_RCC_GetSysClockFreq+0xec>)
 8001f3c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001f3e:	c313      	stmia	r3!, {r0, r1, r4}
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001f44:	1d3b      	adds	r3, r7, #4
 8001f46:	4a36      	ldr	r2, [pc, #216]	; (8002020 <HAL_RCC_GetSysClockFreq+0xf0>)
 8001f48:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001f4a:	c313      	stmia	r3!, {r0, r1, r4}
 8001f4c:	6812      	ldr	r2, [r2, #0]
 8001f4e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f54:	2300      	movs	r3, #0
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f58:	2300      	movs	r3, #0
 8001f5a:	637b      	str	r3, [r7, #52]	; 0x34
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001f64:	4b2f      	ldr	r3, [pc, #188]	; (8002024 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6c:	220c      	movs	r2, #12
 8001f6e:	4013      	ands	r3, r2
 8001f70:	2b0c      	cmp	r3, #12
 8001f72:	d047      	beq.n	8002004 <HAL_RCC_GetSysClockFreq+0xd4>
 8001f74:	d849      	bhi.n	800200a <HAL_RCC_GetSysClockFreq+0xda>
 8001f76:	2b04      	cmp	r3, #4
 8001f78:	d002      	beq.n	8001f80 <HAL_RCC_GetSysClockFreq+0x50>
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d003      	beq.n	8001f86 <HAL_RCC_GetSysClockFreq+0x56>
 8001f7e:	e044      	b.n	800200a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f80:	4b29      	ldr	r3, [pc, #164]	; (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f82:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f84:	e044      	b.n	8002010 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f88:	0c9b      	lsrs	r3, r3, #18
 8001f8a:	220f      	movs	r2, #15
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	2214      	movs	r2, #20
 8001f90:	18ba      	adds	r2, r7, r2
 8001f92:	5cd3      	ldrb	r3, [r2, r3]
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f96:	4b23      	ldr	r3, [pc, #140]	; (8002024 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f9a:	220f      	movs	r2, #15
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	1d3a      	adds	r2, r7, #4
 8001fa0:	5cd3      	ldrb	r3, [r2, r3]
 8001fa2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001fa4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fa6:	23c0      	movs	r3, #192	; 0xc0
 8001fa8:	025b      	lsls	r3, r3, #9
 8001faa:	401a      	ands	r2, r3
 8001fac:	2380      	movs	r3, #128	; 0x80
 8001fae:	025b      	lsls	r3, r3, #9
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d109      	bne.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fb6:	481c      	ldr	r0, [pc, #112]	; (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fb8:	f7fe f8a4 	bl	8000104 <__udivsi3>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	001a      	movs	r2, r3
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc2:	4353      	muls	r3, r2
 8001fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8001fc6:	e01a      	b.n	8001ffe <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001fc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001fca:	23c0      	movs	r3, #192	; 0xc0
 8001fcc:	025b      	lsls	r3, r3, #9
 8001fce:	401a      	ands	r2, r3
 8001fd0:	23c0      	movs	r3, #192	; 0xc0
 8001fd2:	025b      	lsls	r3, r3, #9
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d109      	bne.n	8001fec <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fda:	4814      	ldr	r0, [pc, #80]	; (800202c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fdc:	f7fe f892 	bl	8000104 <__udivsi3>
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	001a      	movs	r2, r3
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	4353      	muls	r3, r2
 8001fe8:	637b      	str	r3, [r7, #52]	; 0x34
 8001fea:	e008      	b.n	8001ffe <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001fec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001fee:	480e      	ldr	r0, [pc, #56]	; (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ff0:	f7fe f888 	bl	8000104 <__udivsi3>
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	001a      	movs	r2, r3
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffa:	4353      	muls	r3, r2
 8001ffc:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001ffe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002000:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002002:	e005      	b.n	8002010 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002004:	4b09      	ldr	r3, [pc, #36]	; (800202c <HAL_RCC_GetSysClockFreq+0xfc>)
 8002006:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002008:	e002      	b.n	8002010 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <HAL_RCC_GetSysClockFreq+0xf8>)
 800200c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800200e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002012:	0018      	movs	r0, r3
 8002014:	46bd      	mov	sp, r7
 8002016:	b00f      	add	sp, #60	; 0x3c
 8002018:	bd90      	pop	{r4, r7, pc}
 800201a:	46c0      	nop			; (mov r8, r8)
 800201c:	080030a4 	.word	0x080030a4
 8002020:	080030b4 	.word	0x080030b4
 8002024:	40021000 	.word	0x40021000
 8002028:	007a1200 	.word	0x007a1200
 800202c:	02dc6c00 	.word	0x02dc6c00

08002030 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002034:	4b02      	ldr	r3, [pc, #8]	; (8002040 <HAL_RCC_GetHCLKFreq+0x10>)
 8002036:	681b      	ldr	r3, [r3, #0]
}
 8002038:	0018      	movs	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	20000000 	.word	0x20000000

08002044 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002048:	f7ff fff2 	bl	8002030 <HAL_RCC_GetHCLKFreq>
 800204c:	0001      	movs	r1, r0
 800204e:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002050:	685b      	ldr	r3, [r3, #4]
 8002052:	0a1b      	lsrs	r3, r3, #8
 8002054:	2207      	movs	r2, #7
 8002056:	4013      	ands	r3, r2
 8002058:	4a04      	ldr	r2, [pc, #16]	; (800206c <HAL_RCC_GetPCLK1Freq+0x28>)
 800205a:	5cd3      	ldrb	r3, [r2, r3]
 800205c:	40d9      	lsrs	r1, r3
 800205e:	000b      	movs	r3, r1
}    
 8002060:	0018      	movs	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	40021000 	.word	0x40021000
 800206c:	080030d4 	.word	0x080030d4

08002070 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002078:	2300      	movs	r3, #0
 800207a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	2380      	movs	r3, #128	; 0x80
 8002086:	025b      	lsls	r3, r3, #9
 8002088:	4013      	ands	r3, r2
 800208a:	d100      	bne.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800208c:	e08e      	b.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800208e:	2017      	movs	r0, #23
 8002090:	183b      	adds	r3, r7, r0
 8002092:	2200      	movs	r2, #0
 8002094:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002096:	4b6e      	ldr	r3, [pc, #440]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002098:	69da      	ldr	r2, [r3, #28]
 800209a:	2380      	movs	r3, #128	; 0x80
 800209c:	055b      	lsls	r3, r3, #21
 800209e:	4013      	ands	r3, r2
 80020a0:	d110      	bne.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	4b6b      	ldr	r3, [pc, #428]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020a4:	69da      	ldr	r2, [r3, #28]
 80020a6:	4b6a      	ldr	r3, [pc, #424]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020a8:	2180      	movs	r1, #128	; 0x80
 80020aa:	0549      	lsls	r1, r1, #21
 80020ac:	430a      	orrs	r2, r1
 80020ae:	61da      	str	r2, [r3, #28]
 80020b0:	4b67      	ldr	r3, [pc, #412]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80020b2:	69da      	ldr	r2, [r3, #28]
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	055b      	lsls	r3, r3, #21
 80020b8:	4013      	ands	r3, r2
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020be:	183b      	adds	r3, r7, r0
 80020c0:	2201      	movs	r2, #1
 80020c2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020c4:	4b63      	ldr	r3, [pc, #396]	; (8002254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	2380      	movs	r3, #128	; 0x80
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	4013      	ands	r3, r2
 80020ce:	d11a      	bne.n	8002106 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020d0:	4b60      	ldr	r3, [pc, #384]	; (8002254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4b5f      	ldr	r3, [pc, #380]	; (8002254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020d6:	2180      	movs	r1, #128	; 0x80
 80020d8:	0049      	lsls	r1, r1, #1
 80020da:	430a      	orrs	r2, r1
 80020dc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020de:	f7fe fc17 	bl	8000910 <HAL_GetTick>
 80020e2:	0003      	movs	r3, r0
 80020e4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e6:	e008      	b.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020e8:	f7fe fc12 	bl	8000910 <HAL_GetTick>
 80020ec:	0002      	movs	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b64      	cmp	r3, #100	; 0x64
 80020f4:	d901      	bls.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e0a6      	b.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fa:	4b56      	ldr	r3, [pc, #344]	; (8002254 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	2380      	movs	r3, #128	; 0x80
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	4013      	ands	r3, r2
 8002104:	d0f0      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002106:	4b52      	ldr	r3, [pc, #328]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002108:	6a1a      	ldr	r2, [r3, #32]
 800210a:	23c0      	movs	r3, #192	; 0xc0
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4013      	ands	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d034      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	23c0      	movs	r3, #192	; 0xc0
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	4013      	ands	r3, r2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d02c      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002128:	4b49      	ldr	r3, [pc, #292]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	4a4a      	ldr	r2, [pc, #296]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800212e:	4013      	ands	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002132:	4b47      	ldr	r3, [pc, #284]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002134:	6a1a      	ldr	r2, [r3, #32]
 8002136:	4b46      	ldr	r3, [pc, #280]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002138:	2180      	movs	r1, #128	; 0x80
 800213a:	0249      	lsls	r1, r1, #9
 800213c:	430a      	orrs	r2, r1
 800213e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002140:	4b43      	ldr	r3, [pc, #268]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002142:	6a1a      	ldr	r2, [r3, #32]
 8002144:	4b42      	ldr	r3, [pc, #264]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002146:	4945      	ldr	r1, [pc, #276]	; (800225c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002148:	400a      	ands	r2, r1
 800214a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800214c:	4b40      	ldr	r3, [pc, #256]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2201      	movs	r2, #1
 8002156:	4013      	ands	r3, r2
 8002158:	d013      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215a:	f7fe fbd9 	bl	8000910 <HAL_GetTick>
 800215e:	0003      	movs	r3, r0
 8002160:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002162:	e009      	b.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002164:	f7fe fbd4 	bl	8000910 <HAL_GetTick>
 8002168:	0002      	movs	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	4a3c      	ldr	r2, [pc, #240]	; (8002260 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d901      	bls.n	8002178 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e067      	b.n	8002248 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002178:	4b35      	ldr	r3, [pc, #212]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800217a:	6a1b      	ldr	r3, [r3, #32]
 800217c:	2202      	movs	r2, #2
 800217e:	4013      	ands	r3, r2
 8002180:	d0f0      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002182:	4b33      	ldr	r3, [pc, #204]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	4a34      	ldr	r2, [pc, #208]	; (8002258 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002188:	4013      	ands	r3, r2
 800218a:	0019      	movs	r1, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4b2f      	ldr	r3, [pc, #188]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002192:	430a      	orrs	r2, r1
 8002194:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002196:	2317      	movs	r3, #23
 8002198:	18fb      	adds	r3, r7, r3
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d105      	bne.n	80021ac <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021a0:	4b2b      	ldr	r3, [pc, #172]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021a2:	69da      	ldr	r2, [r3, #28]
 80021a4:	4b2a      	ldr	r3, [pc, #168]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021a6:	492f      	ldr	r1, [pc, #188]	; (8002264 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80021a8:	400a      	ands	r2, r1
 80021aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2201      	movs	r2, #1
 80021b2:	4013      	ands	r3, r2
 80021b4:	d009      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021b6:	4b26      	ldr	r3, [pc, #152]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	2203      	movs	r2, #3
 80021bc:	4393      	bics	r3, r2
 80021be:	0019      	movs	r1, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	4b22      	ldr	r3, [pc, #136]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021c6:	430a      	orrs	r2, r1
 80021c8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2202      	movs	r2, #2
 80021d0:	4013      	ands	r3, r2
 80021d2:	d009      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021d4:	4b1e      	ldr	r3, [pc, #120]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	4a23      	ldr	r2, [pc, #140]	; (8002268 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80021da:	4013      	ands	r3, r2
 80021dc:	0019      	movs	r1, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	68da      	ldr	r2, [r3, #12]
 80021e2:	4b1b      	ldr	r3, [pc, #108]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021e4:	430a      	orrs	r2, r1
 80021e6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	2380      	movs	r3, #128	; 0x80
 80021ee:	02db      	lsls	r3, r3, #11
 80021f0:	4013      	ands	r3, r2
 80021f2:	d009      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021f4:	4b16      	ldr	r3, [pc, #88]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f8:	4a1c      	ldr	r2, [pc, #112]	; (800226c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	0019      	movs	r1, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691a      	ldr	r2, [r3, #16]
 8002202:	4b13      	ldr	r3, [pc, #76]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002204:	430a      	orrs	r2, r1
 8002206:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2220      	movs	r2, #32
 800220e:	4013      	ands	r3, r2
 8002210:	d009      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002212:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002216:	2210      	movs	r2, #16
 8002218:	4393      	bics	r3, r2
 800221a:	0019      	movs	r1, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	695a      	ldr	r2, [r3, #20]
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002222:	430a      	orrs	r2, r1
 8002224:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	00db      	lsls	r3, r3, #3
 800222e:	4013      	ands	r3, r2
 8002230:	d009      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002232:	4b07      	ldr	r3, [pc, #28]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	2240      	movs	r2, #64	; 0x40
 8002238:	4393      	bics	r3, r2
 800223a:	0019      	movs	r1, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	699a      	ldr	r2, [r3, #24]
 8002240:	4b03      	ldr	r3, [pc, #12]	; (8002250 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002242:	430a      	orrs	r2, r1
 8002244:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	0018      	movs	r0, r3
 800224a:	46bd      	mov	sp, r7
 800224c:	b006      	add	sp, #24
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40021000 	.word	0x40021000
 8002254:	40007000 	.word	0x40007000
 8002258:	fffffcff 	.word	0xfffffcff
 800225c:	fffeffff 	.word	0xfffeffff
 8002260:	00001388 	.word	0x00001388
 8002264:	efffffff 	.word	0xefffffff
 8002268:	fffcffff 	.word	0xfffcffff
 800226c:	fff3ffff 	.word	0xfff3ffff

08002270 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e042      	b.n	8002308 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	223d      	movs	r2, #61	; 0x3d
 8002286:	5c9b      	ldrb	r3, [r3, r2]
 8002288:	b2db      	uxtb	r3, r3
 800228a:	2b00      	cmp	r3, #0
 800228c:	d107      	bne.n	800229e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	223c      	movs	r2, #60	; 0x3c
 8002292:	2100      	movs	r1, #0
 8002294:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	0018      	movs	r0, r3
 800229a:	f7fe fa1f 	bl	80006dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	223d      	movs	r2, #61	; 0x3d
 80022a2:	2102      	movs	r1, #2
 80022a4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3304      	adds	r3, #4
 80022ae:	0019      	movs	r1, r3
 80022b0:	0010      	movs	r0, r2
 80022b2:	f000 f94b 	bl	800254c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2246      	movs	r2, #70	; 0x46
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	223e      	movs	r2, #62	; 0x3e
 80022c2:	2101      	movs	r1, #1
 80022c4:	5499      	strb	r1, [r3, r2]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	223f      	movs	r2, #63	; 0x3f
 80022ca:	2101      	movs	r1, #1
 80022cc:	5499      	strb	r1, [r3, r2]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2240      	movs	r2, #64	; 0x40
 80022d2:	2101      	movs	r1, #1
 80022d4:	5499      	strb	r1, [r3, r2]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2241      	movs	r2, #65	; 0x41
 80022da:	2101      	movs	r1, #1
 80022dc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2242      	movs	r2, #66	; 0x42
 80022e2:	2101      	movs	r1, #1
 80022e4:	5499      	strb	r1, [r3, r2]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2243      	movs	r2, #67	; 0x43
 80022ea:	2101      	movs	r1, #1
 80022ec:	5499      	strb	r1, [r3, r2]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2244      	movs	r2, #68	; 0x44
 80022f2:	2101      	movs	r1, #1
 80022f4:	5499      	strb	r1, [r3, r2]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2245      	movs	r2, #69	; 0x45
 80022fa:	2101      	movs	r1, #1
 80022fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	223d      	movs	r2, #61	; 0x3d
 8002302:	2101      	movs	r1, #1
 8002304:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	0018      	movs	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	b002      	add	sp, #8
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b084      	sub	sp, #16
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	223d      	movs	r2, #61	; 0x3d
 800231c:	5c9b      	ldrb	r3, [r3, r2]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b01      	cmp	r3, #1
 8002322:	d001      	beq.n	8002328 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e033      	b.n	8002390 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	223d      	movs	r2, #61	; 0x3d
 800232c:	2102      	movs	r1, #2
 800232e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a18      	ldr	r2, [pc, #96]	; (8002398 <HAL_TIM_Base_Start+0x88>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00f      	beq.n	800235a <HAL_TIM_Base_Start+0x4a>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	2380      	movs	r3, #128	; 0x80
 8002340:	05db      	lsls	r3, r3, #23
 8002342:	429a      	cmp	r2, r3
 8002344:	d009      	beq.n	800235a <HAL_TIM_Base_Start+0x4a>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a14      	ldr	r2, [pc, #80]	; (800239c <HAL_TIM_Base_Start+0x8c>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d004      	beq.n	800235a <HAL_TIM_Base_Start+0x4a>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a12      	ldr	r2, [pc, #72]	; (80023a0 <HAL_TIM_Base_Start+0x90>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d111      	bne.n	800237e <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	2207      	movs	r2, #7
 8002362:	4013      	ands	r3, r2
 8002364:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2b06      	cmp	r3, #6
 800236a:	d010      	beq.n	800238e <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2101      	movs	r1, #1
 8002378:	430a      	orrs	r2, r1
 800237a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800237c:	e007      	b.n	800238e <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2101      	movs	r1, #1
 800238a:	430a      	orrs	r2, r1
 800238c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	0018      	movs	r0, r3
 8002392:	46bd      	mov	sp, r7
 8002394:	b004      	add	sp, #16
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40012c00 	.word	0x40012c00
 800239c:	40000400 	.word	0x40000400
 80023a0:	40014000 	.word	0x40014000

080023a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023ae:	230f      	movs	r3, #15
 80023b0:	18fb      	adds	r3, r7, r3
 80023b2:	2200      	movs	r2, #0
 80023b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	223c      	movs	r2, #60	; 0x3c
 80023ba:	5c9b      	ldrb	r3, [r3, r2]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d101      	bne.n	80023c4 <HAL_TIM_ConfigClockSource+0x20>
 80023c0:	2302      	movs	r3, #2
 80023c2:	e0bc      	b.n	800253e <HAL_TIM_ConfigClockSource+0x19a>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	223c      	movs	r2, #60	; 0x3c
 80023c8:	2101      	movs	r1, #1
 80023ca:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	223d      	movs	r2, #61	; 0x3d
 80023d0:	2102      	movs	r1, #2
 80023d2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	2277      	movs	r2, #119	; 0x77
 80023e0:	4393      	bics	r3, r2
 80023e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4a58      	ldr	r2, [pc, #352]	; (8002548 <HAL_TIM_ConfigClockSource+0x1a4>)
 80023e8:	4013      	ands	r3, r2
 80023ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	68ba      	ldr	r2, [r7, #8]
 80023f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2280      	movs	r2, #128	; 0x80
 80023fa:	0192      	lsls	r2, r2, #6
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d040      	beq.n	8002482 <HAL_TIM_ConfigClockSource+0xde>
 8002400:	2280      	movs	r2, #128	; 0x80
 8002402:	0192      	lsls	r2, r2, #6
 8002404:	4293      	cmp	r3, r2
 8002406:	d900      	bls.n	800240a <HAL_TIM_ConfigClockSource+0x66>
 8002408:	e088      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 800240a:	2280      	movs	r2, #128	; 0x80
 800240c:	0152      	lsls	r2, r2, #5
 800240e:	4293      	cmp	r3, r2
 8002410:	d100      	bne.n	8002414 <HAL_TIM_ConfigClockSource+0x70>
 8002412:	e088      	b.n	8002526 <HAL_TIM_ConfigClockSource+0x182>
 8002414:	2280      	movs	r2, #128	; 0x80
 8002416:	0152      	lsls	r2, r2, #5
 8002418:	4293      	cmp	r3, r2
 800241a:	d900      	bls.n	800241e <HAL_TIM_ConfigClockSource+0x7a>
 800241c:	e07e      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 800241e:	2b70      	cmp	r3, #112	; 0x70
 8002420:	d018      	beq.n	8002454 <HAL_TIM_ConfigClockSource+0xb0>
 8002422:	d900      	bls.n	8002426 <HAL_TIM_ConfigClockSource+0x82>
 8002424:	e07a      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 8002426:	2b60      	cmp	r3, #96	; 0x60
 8002428:	d04f      	beq.n	80024ca <HAL_TIM_ConfigClockSource+0x126>
 800242a:	d900      	bls.n	800242e <HAL_TIM_ConfigClockSource+0x8a>
 800242c:	e076      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 800242e:	2b50      	cmp	r3, #80	; 0x50
 8002430:	d03b      	beq.n	80024aa <HAL_TIM_ConfigClockSource+0x106>
 8002432:	d900      	bls.n	8002436 <HAL_TIM_ConfigClockSource+0x92>
 8002434:	e072      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 8002436:	2b40      	cmp	r3, #64	; 0x40
 8002438:	d057      	beq.n	80024ea <HAL_TIM_ConfigClockSource+0x146>
 800243a:	d900      	bls.n	800243e <HAL_TIM_ConfigClockSource+0x9a>
 800243c:	e06e      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 800243e:	2b30      	cmp	r3, #48	; 0x30
 8002440:	d063      	beq.n	800250a <HAL_TIM_ConfigClockSource+0x166>
 8002442:	d86b      	bhi.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 8002444:	2b20      	cmp	r3, #32
 8002446:	d060      	beq.n	800250a <HAL_TIM_ConfigClockSource+0x166>
 8002448:	d868      	bhi.n	800251c <HAL_TIM_ConfigClockSource+0x178>
 800244a:	2b00      	cmp	r3, #0
 800244c:	d05d      	beq.n	800250a <HAL_TIM_ConfigClockSource+0x166>
 800244e:	2b10      	cmp	r3, #16
 8002450:	d05b      	beq.n	800250a <HAL_TIM_ConfigClockSource+0x166>
 8002452:	e063      	b.n	800251c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6818      	ldr	r0, [r3, #0]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	6899      	ldr	r1, [r3, #8]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	f000 f96c 	bl	8002740 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2277      	movs	r2, #119	; 0x77
 8002474:	4313      	orrs	r3, r2
 8002476:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	609a      	str	r2, [r3, #8]
      break;
 8002480:	e052      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6818      	ldr	r0, [r3, #0]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	6899      	ldr	r1, [r3, #8]
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	f000 f955 	bl	8002740 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2180      	movs	r1, #128	; 0x80
 80024a2:	01c9      	lsls	r1, r1, #7
 80024a4:	430a      	orrs	r2, r1
 80024a6:	609a      	str	r2, [r3, #8]
      break;
 80024a8:	e03e      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	6859      	ldr	r1, [r3, #4]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	001a      	movs	r2, r3
 80024b8:	f000 f8c8 	bl	800264c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2150      	movs	r1, #80	; 0x50
 80024c2:	0018      	movs	r0, r3
 80024c4:	f000 f922 	bl	800270c <TIM_ITRx_SetConfig>
      break;
 80024c8:	e02e      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6818      	ldr	r0, [r3, #0]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	6859      	ldr	r1, [r3, #4]
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	68db      	ldr	r3, [r3, #12]
 80024d6:	001a      	movs	r2, r3
 80024d8:	f000 f8e6 	bl	80026a8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2160      	movs	r1, #96	; 0x60
 80024e2:	0018      	movs	r0, r3
 80024e4:	f000 f912 	bl	800270c <TIM_ITRx_SetConfig>
      break;
 80024e8:	e01e      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6818      	ldr	r0, [r3, #0]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	6859      	ldr	r1, [r3, #4]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	001a      	movs	r2, r3
 80024f8:	f000 f8a8 	bl	800264c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2140      	movs	r1, #64	; 0x40
 8002502:	0018      	movs	r0, r3
 8002504:	f000 f902 	bl	800270c <TIM_ITRx_SetConfig>
      break;
 8002508:	e00e      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	0019      	movs	r1, r3
 8002514:	0010      	movs	r0, r2
 8002516:	f000 f8f9 	bl	800270c <TIM_ITRx_SetConfig>
      break;
 800251a:	e005      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800251c:	230f      	movs	r3, #15
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	2201      	movs	r2, #1
 8002522:	701a      	strb	r2, [r3, #0]
      break;
 8002524:	e000      	b.n	8002528 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002526:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	223d      	movs	r2, #61	; 0x3d
 800252c:	2101      	movs	r1, #1
 800252e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	223c      	movs	r2, #60	; 0x3c
 8002534:	2100      	movs	r1, #0
 8002536:	5499      	strb	r1, [r3, r2]

  return status;
 8002538:	230f      	movs	r3, #15
 800253a:	18fb      	adds	r3, r7, r3
 800253c:	781b      	ldrb	r3, [r3, #0]
}
 800253e:	0018      	movs	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	b004      	add	sp, #16
 8002544:	bd80      	pop	{r7, pc}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	ffff00ff 	.word	0xffff00ff

0800254c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b084      	sub	sp, #16
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
 8002554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a34      	ldr	r2, [pc, #208]	; (8002630 <TIM_Base_SetConfig+0xe4>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d008      	beq.n	8002576 <TIM_Base_SetConfig+0x2a>
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	05db      	lsls	r3, r3, #23
 800256a:	429a      	cmp	r2, r3
 800256c:	d003      	beq.n	8002576 <TIM_Base_SetConfig+0x2a>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a30      	ldr	r2, [pc, #192]	; (8002634 <TIM_Base_SetConfig+0xe8>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d108      	bne.n	8002588 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2270      	movs	r2, #112	; 0x70
 800257a:	4393      	bics	r3, r2
 800257c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	4313      	orrs	r3, r2
 8002586:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a29      	ldr	r2, [pc, #164]	; (8002630 <TIM_Base_SetConfig+0xe4>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d018      	beq.n	80025c2 <TIM_Base_SetConfig+0x76>
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	2380      	movs	r3, #128	; 0x80
 8002594:	05db      	lsls	r3, r3, #23
 8002596:	429a      	cmp	r2, r3
 8002598:	d013      	beq.n	80025c2 <TIM_Base_SetConfig+0x76>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a25      	ldr	r2, [pc, #148]	; (8002634 <TIM_Base_SetConfig+0xe8>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d00f      	beq.n	80025c2 <TIM_Base_SetConfig+0x76>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a24      	ldr	r2, [pc, #144]	; (8002638 <TIM_Base_SetConfig+0xec>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d00b      	beq.n	80025c2 <TIM_Base_SetConfig+0x76>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a23      	ldr	r2, [pc, #140]	; (800263c <TIM_Base_SetConfig+0xf0>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d007      	beq.n	80025c2 <TIM_Base_SetConfig+0x76>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a22      	ldr	r2, [pc, #136]	; (8002640 <TIM_Base_SetConfig+0xf4>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d003      	beq.n	80025c2 <TIM_Base_SetConfig+0x76>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a21      	ldr	r2, [pc, #132]	; (8002644 <TIM_Base_SetConfig+0xf8>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d108      	bne.n	80025d4 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	4a20      	ldr	r2, [pc, #128]	; (8002648 <TIM_Base_SetConfig+0xfc>)
 80025c6:	4013      	ands	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	68db      	ldr	r3, [r3, #12]
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2280      	movs	r2, #128	; 0x80
 80025d8:	4393      	bics	r3, r2
 80025da:	001a      	movs	r2, r3
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a0c      	ldr	r2, [pc, #48]	; (8002630 <TIM_Base_SetConfig+0xe4>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d00b      	beq.n	800261a <TIM_Base_SetConfig+0xce>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a0d      	ldr	r2, [pc, #52]	; (800263c <TIM_Base_SetConfig+0xf0>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d007      	beq.n	800261a <TIM_Base_SetConfig+0xce>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a0c      	ldr	r2, [pc, #48]	; (8002640 <TIM_Base_SetConfig+0xf4>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d003      	beq.n	800261a <TIM_Base_SetConfig+0xce>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a0b      	ldr	r2, [pc, #44]	; (8002644 <TIM_Base_SetConfig+0xf8>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d103      	bne.n	8002622 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	691a      	ldr	r2, [r3, #16]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	615a      	str	r2, [r3, #20]
}
 8002628:	46c0      	nop			; (mov r8, r8)
 800262a:	46bd      	mov	sp, r7
 800262c:	b004      	add	sp, #16
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40012c00 	.word	0x40012c00
 8002634:	40000400 	.word	0x40000400
 8002638:	40002000 	.word	0x40002000
 800263c:	40014000 	.word	0x40014000
 8002640:	40014400 	.word	0x40014400
 8002644:	40014800 	.word	0x40014800
 8002648:	fffffcff 	.word	0xfffffcff

0800264c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	60f8      	str	r0, [r7, #12]
 8002654:	60b9      	str	r1, [r7, #8]
 8002656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	2201      	movs	r2, #1
 8002664:	4393      	bics	r3, r2
 8002666:	001a      	movs	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	22f0      	movs	r2, #240	; 0xf0
 8002676:	4393      	bics	r3, r2
 8002678:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	011b      	lsls	r3, r3, #4
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	220a      	movs	r2, #10
 8002688:	4393      	bics	r3, r2
 800268a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800268c:	697a      	ldr	r2, [r7, #20]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	4313      	orrs	r3, r2
 8002692:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	693a      	ldr	r2, [r7, #16]
 8002698:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	621a      	str	r2, [r3, #32]
}
 80026a0:	46c0      	nop			; (mov r8, r8)
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b006      	add	sp, #24
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b086      	sub	sp, #24
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	2210      	movs	r2, #16
 80026ba:	4393      	bics	r3, r2
 80026bc:	001a      	movs	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	699b      	ldr	r3, [r3, #24]
 80026c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	4a0d      	ldr	r2, [pc, #52]	; (8002708 <TIM_TI2_ConfigInputStage+0x60>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	031b      	lsls	r3, r3, #12
 80026da:	697a      	ldr	r2, [r7, #20]
 80026dc:	4313      	orrs	r3, r2
 80026de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	22a0      	movs	r2, #160	; 0xa0
 80026e4:	4393      	bics	r3, r2
 80026e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	011b      	lsls	r3, r3, #4
 80026ec:	693a      	ldr	r2, [r7, #16]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	621a      	str	r2, [r3, #32]
}
 80026fe:	46c0      	nop			; (mov r8, r8)
 8002700:	46bd      	mov	sp, r7
 8002702:	b006      	add	sp, #24
 8002704:	bd80      	pop	{r7, pc}
 8002706:	46c0      	nop			; (mov r8, r8)
 8002708:	ffff0fff 	.word	0xffff0fff

0800270c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2270      	movs	r2, #112	; 0x70
 8002720:	4393      	bics	r3, r2
 8002722:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	4313      	orrs	r3, r2
 800272a:	2207      	movs	r2, #7
 800272c:	4313      	orrs	r3, r2
 800272e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	609a      	str	r2, [r3, #8]
}
 8002736:	46c0      	nop			; (mov r8, r8)
 8002738:	46bd      	mov	sp, r7
 800273a:	b004      	add	sp, #16
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	60b9      	str	r1, [r7, #8]
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	4a09      	ldr	r2, [pc, #36]	; (800277c <TIM_ETR_SetConfig+0x3c>)
 8002758:	4013      	ands	r3, r2
 800275a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	021a      	lsls	r2, r3, #8
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	431a      	orrs	r2, r3
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	4313      	orrs	r3, r2
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	4313      	orrs	r3, r2
 800276c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	609a      	str	r2, [r3, #8]
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b006      	add	sp, #24
 800277a:	bd80      	pop	{r7, pc}
 800277c:	ffff00ff 	.word	0xffff00ff

08002780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	223c      	movs	r2, #60	; 0x3c
 800278e:	5c9b      	ldrb	r3, [r3, r2]
 8002790:	2b01      	cmp	r3, #1
 8002792:	d101      	bne.n	8002798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002794:	2302      	movs	r3, #2
 8002796:	e047      	b.n	8002828 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	223c      	movs	r2, #60	; 0x3c
 800279c:	2101      	movs	r1, #1
 800279e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	223d      	movs	r2, #61	; 0x3d
 80027a4:	2102      	movs	r1, #2
 80027a6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2270      	movs	r2, #112	; 0x70
 80027bc:	4393      	bics	r3, r2
 80027be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68fa      	ldr	r2, [r7, #12]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68fa      	ldr	r2, [r7, #12]
 80027d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a16      	ldr	r2, [pc, #88]	; (8002830 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d00f      	beq.n	80027fc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681a      	ldr	r2, [r3, #0]
 80027e0:	2380      	movs	r3, #128	; 0x80
 80027e2:	05db      	lsls	r3, r3, #23
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d009      	beq.n	80027fc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a11      	ldr	r2, [pc, #68]	; (8002834 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d004      	beq.n	80027fc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a10      	ldr	r2, [pc, #64]	; (8002838 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d10c      	bne.n	8002816 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	2280      	movs	r2, #128	; 0x80
 8002800:	4393      	bics	r3, r2
 8002802:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	68ba      	ldr	r2, [r7, #8]
 800280a:	4313      	orrs	r3, r2
 800280c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68ba      	ldr	r2, [r7, #8]
 8002814:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	223d      	movs	r2, #61	; 0x3d
 800281a:	2101      	movs	r1, #1
 800281c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	223c      	movs	r2, #60	; 0x3c
 8002822:	2100      	movs	r1, #0
 8002824:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	0018      	movs	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	b004      	add	sp, #16
 800282e:	bd80      	pop	{r7, pc}
 8002830:	40012c00 	.word	0x40012c00
 8002834:	40000400 	.word	0x40000400
 8002838:	40014000 	.word	0x40014000

0800283c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e044      	b.n	80028d8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002852:	2b00      	cmp	r3, #0
 8002854:	d107      	bne.n	8002866 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2274      	movs	r2, #116	; 0x74
 800285a:	2100      	movs	r1, #0
 800285c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	0018      	movs	r0, r3
 8002862:	f7fd ff5b 	bl	800071c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2224      	movs	r2, #36	; 0x24
 800286a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2101      	movs	r1, #1
 8002878:	438a      	bics	r2, r1
 800287a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	0018      	movs	r0, r3
 8002880:	f000 f830 	bl	80028e4 <UART_SetConfig>
 8002884:	0003      	movs	r3, r0
 8002886:	2b01      	cmp	r3, #1
 8002888:	d101      	bne.n	800288e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e024      	b.n	80028d8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002892:	2b00      	cmp	r3, #0
 8002894:	d003      	beq.n	800289e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	0018      	movs	r0, r3
 800289a:	f000 fa0b 	bl	8002cb4 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	490d      	ldr	r1, [pc, #52]	; (80028e0 <HAL_UART_Init+0xa4>)
 80028aa:	400a      	ands	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	212a      	movs	r1, #42	; 0x2a
 80028ba:	438a      	bics	r2, r1
 80028bc:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2101      	movs	r1, #1
 80028ca:	430a      	orrs	r2, r1
 80028cc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	0018      	movs	r0, r3
 80028d2:	f000 faa3 	bl	8002e1c <UART_CheckIdleState>
 80028d6:	0003      	movs	r3, r0
}
 80028d8:	0018      	movs	r0, r3
 80028da:	46bd      	mov	sp, r7
 80028dc:	b002      	add	sp, #8
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	ffffb7ff 	.word	0xffffb7ff

080028e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b088      	sub	sp, #32
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80028ec:	231e      	movs	r3, #30
 80028ee:	18fb      	adds	r3, r7, r3
 80028f0:	2200      	movs	r2, #0
 80028f2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	431a      	orrs	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	69db      	ldr	r3, [r3, #28]
 8002908:	4313      	orrs	r3, r2
 800290a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4abe      	ldr	r2, [pc, #760]	; (8002c0c <UART_SetConfig+0x328>)
 8002914:	4013      	ands	r3, r2
 8002916:	0019      	movs	r1, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	697a      	ldr	r2, [r7, #20]
 800291e:	430a      	orrs	r2, r1
 8002920:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4ab9      	ldr	r2, [pc, #740]	; (8002c10 <UART_SetConfig+0x32c>)
 800292a:	4013      	ands	r3, r2
 800292c:	0019      	movs	r1, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	699b      	ldr	r3, [r3, #24]
 800293e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	4313      	orrs	r3, r2
 8002948:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	4ab0      	ldr	r2, [pc, #704]	; (8002c14 <UART_SetConfig+0x330>)
 8002952:	4013      	ands	r3, r2
 8002954:	0019      	movs	r1, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	430a      	orrs	r2, r1
 800295e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4aac      	ldr	r2, [pc, #688]	; (8002c18 <UART_SetConfig+0x334>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d127      	bne.n	80029ba <UART_SetConfig+0xd6>
 800296a:	4bac      	ldr	r3, [pc, #688]	; (8002c1c <UART_SetConfig+0x338>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	2203      	movs	r2, #3
 8002970:	4013      	ands	r3, r2
 8002972:	2b03      	cmp	r3, #3
 8002974:	d00d      	beq.n	8002992 <UART_SetConfig+0xae>
 8002976:	d81b      	bhi.n	80029b0 <UART_SetConfig+0xcc>
 8002978:	2b02      	cmp	r3, #2
 800297a:	d014      	beq.n	80029a6 <UART_SetConfig+0xc2>
 800297c:	d818      	bhi.n	80029b0 <UART_SetConfig+0xcc>
 800297e:	2b00      	cmp	r3, #0
 8002980:	d002      	beq.n	8002988 <UART_SetConfig+0xa4>
 8002982:	2b01      	cmp	r3, #1
 8002984:	d00a      	beq.n	800299c <UART_SetConfig+0xb8>
 8002986:	e013      	b.n	80029b0 <UART_SetConfig+0xcc>
 8002988:	231f      	movs	r3, #31
 800298a:	18fb      	adds	r3, r7, r3
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
 8002990:	e0bd      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002992:	231f      	movs	r3, #31
 8002994:	18fb      	adds	r3, r7, r3
 8002996:	2202      	movs	r2, #2
 8002998:	701a      	strb	r2, [r3, #0]
 800299a:	e0b8      	b.n	8002b0e <UART_SetConfig+0x22a>
 800299c:	231f      	movs	r3, #31
 800299e:	18fb      	adds	r3, r7, r3
 80029a0:	2204      	movs	r2, #4
 80029a2:	701a      	strb	r2, [r3, #0]
 80029a4:	e0b3      	b.n	8002b0e <UART_SetConfig+0x22a>
 80029a6:	231f      	movs	r3, #31
 80029a8:	18fb      	adds	r3, r7, r3
 80029aa:	2208      	movs	r2, #8
 80029ac:	701a      	strb	r2, [r3, #0]
 80029ae:	e0ae      	b.n	8002b0e <UART_SetConfig+0x22a>
 80029b0:	231f      	movs	r3, #31
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	2210      	movs	r2, #16
 80029b6:	701a      	strb	r2, [r3, #0]
 80029b8:	e0a9      	b.n	8002b0e <UART_SetConfig+0x22a>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a98      	ldr	r2, [pc, #608]	; (8002c20 <UART_SetConfig+0x33c>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d134      	bne.n	8002a2e <UART_SetConfig+0x14a>
 80029c4:	4b95      	ldr	r3, [pc, #596]	; (8002c1c <UART_SetConfig+0x338>)
 80029c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029c8:	23c0      	movs	r3, #192	; 0xc0
 80029ca:	029b      	lsls	r3, r3, #10
 80029cc:	4013      	ands	r3, r2
 80029ce:	22c0      	movs	r2, #192	; 0xc0
 80029d0:	0292      	lsls	r2, r2, #10
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d017      	beq.n	8002a06 <UART_SetConfig+0x122>
 80029d6:	22c0      	movs	r2, #192	; 0xc0
 80029d8:	0292      	lsls	r2, r2, #10
 80029da:	4293      	cmp	r3, r2
 80029dc:	d822      	bhi.n	8002a24 <UART_SetConfig+0x140>
 80029de:	2280      	movs	r2, #128	; 0x80
 80029e0:	0292      	lsls	r2, r2, #10
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d019      	beq.n	8002a1a <UART_SetConfig+0x136>
 80029e6:	2280      	movs	r2, #128	; 0x80
 80029e8:	0292      	lsls	r2, r2, #10
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d81a      	bhi.n	8002a24 <UART_SetConfig+0x140>
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d004      	beq.n	80029fc <UART_SetConfig+0x118>
 80029f2:	2280      	movs	r2, #128	; 0x80
 80029f4:	0252      	lsls	r2, r2, #9
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d00a      	beq.n	8002a10 <UART_SetConfig+0x12c>
 80029fa:	e013      	b.n	8002a24 <UART_SetConfig+0x140>
 80029fc:	231f      	movs	r3, #31
 80029fe:	18fb      	adds	r3, r7, r3
 8002a00:	2200      	movs	r2, #0
 8002a02:	701a      	strb	r2, [r3, #0]
 8002a04:	e083      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a06:	231f      	movs	r3, #31
 8002a08:	18fb      	adds	r3, r7, r3
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	701a      	strb	r2, [r3, #0]
 8002a0e:	e07e      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a10:	231f      	movs	r3, #31
 8002a12:	18fb      	adds	r3, r7, r3
 8002a14:	2204      	movs	r2, #4
 8002a16:	701a      	strb	r2, [r3, #0]
 8002a18:	e079      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a1a:	231f      	movs	r3, #31
 8002a1c:	18fb      	adds	r3, r7, r3
 8002a1e:	2208      	movs	r2, #8
 8002a20:	701a      	strb	r2, [r3, #0]
 8002a22:	e074      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a24:	231f      	movs	r3, #31
 8002a26:	18fb      	adds	r3, r7, r3
 8002a28:	2210      	movs	r2, #16
 8002a2a:	701a      	strb	r2, [r3, #0]
 8002a2c:	e06f      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a7c      	ldr	r2, [pc, #496]	; (8002c24 <UART_SetConfig+0x340>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d134      	bne.n	8002aa2 <UART_SetConfig+0x1be>
 8002a38:	4b78      	ldr	r3, [pc, #480]	; (8002c1c <UART_SetConfig+0x338>)
 8002a3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a3c:	23c0      	movs	r3, #192	; 0xc0
 8002a3e:	031b      	lsls	r3, r3, #12
 8002a40:	4013      	ands	r3, r2
 8002a42:	22c0      	movs	r2, #192	; 0xc0
 8002a44:	0312      	lsls	r2, r2, #12
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d017      	beq.n	8002a7a <UART_SetConfig+0x196>
 8002a4a:	22c0      	movs	r2, #192	; 0xc0
 8002a4c:	0312      	lsls	r2, r2, #12
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d822      	bhi.n	8002a98 <UART_SetConfig+0x1b4>
 8002a52:	2280      	movs	r2, #128	; 0x80
 8002a54:	0312      	lsls	r2, r2, #12
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d019      	beq.n	8002a8e <UART_SetConfig+0x1aa>
 8002a5a:	2280      	movs	r2, #128	; 0x80
 8002a5c:	0312      	lsls	r2, r2, #12
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d81a      	bhi.n	8002a98 <UART_SetConfig+0x1b4>
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d004      	beq.n	8002a70 <UART_SetConfig+0x18c>
 8002a66:	2280      	movs	r2, #128	; 0x80
 8002a68:	02d2      	lsls	r2, r2, #11
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00a      	beq.n	8002a84 <UART_SetConfig+0x1a0>
 8002a6e:	e013      	b.n	8002a98 <UART_SetConfig+0x1b4>
 8002a70:	231f      	movs	r3, #31
 8002a72:	18fb      	adds	r3, r7, r3
 8002a74:	2200      	movs	r2, #0
 8002a76:	701a      	strb	r2, [r3, #0]
 8002a78:	e049      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a7a:	231f      	movs	r3, #31
 8002a7c:	18fb      	adds	r3, r7, r3
 8002a7e:	2202      	movs	r2, #2
 8002a80:	701a      	strb	r2, [r3, #0]
 8002a82:	e044      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a84:	231f      	movs	r3, #31
 8002a86:	18fb      	adds	r3, r7, r3
 8002a88:	2204      	movs	r2, #4
 8002a8a:	701a      	strb	r2, [r3, #0]
 8002a8c:	e03f      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a8e:	231f      	movs	r3, #31
 8002a90:	18fb      	adds	r3, r7, r3
 8002a92:	2208      	movs	r2, #8
 8002a94:	701a      	strb	r2, [r3, #0]
 8002a96:	e03a      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002a98:	231f      	movs	r3, #31
 8002a9a:	18fb      	adds	r3, r7, r3
 8002a9c:	2210      	movs	r2, #16
 8002a9e:	701a      	strb	r2, [r3, #0]
 8002aa0:	e035      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a60      	ldr	r2, [pc, #384]	; (8002c28 <UART_SetConfig+0x344>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d104      	bne.n	8002ab6 <UART_SetConfig+0x1d2>
 8002aac:	231f      	movs	r3, #31
 8002aae:	18fb      	adds	r3, r7, r3
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]
 8002ab4:	e02b      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a5c      	ldr	r2, [pc, #368]	; (8002c2c <UART_SetConfig+0x348>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d104      	bne.n	8002aca <UART_SetConfig+0x1e6>
 8002ac0:	231f      	movs	r3, #31
 8002ac2:	18fb      	adds	r3, r7, r3
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
 8002ac8:	e021      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a58      	ldr	r2, [pc, #352]	; (8002c30 <UART_SetConfig+0x34c>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d104      	bne.n	8002ade <UART_SetConfig+0x1fa>
 8002ad4:	231f      	movs	r3, #31
 8002ad6:	18fb      	adds	r3, r7, r3
 8002ad8:	2200      	movs	r2, #0
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	e017      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a54      	ldr	r2, [pc, #336]	; (8002c34 <UART_SetConfig+0x350>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d104      	bne.n	8002af2 <UART_SetConfig+0x20e>
 8002ae8:	231f      	movs	r3, #31
 8002aea:	18fb      	adds	r3, r7, r3
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
 8002af0:	e00d      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a50      	ldr	r2, [pc, #320]	; (8002c38 <UART_SetConfig+0x354>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d104      	bne.n	8002b06 <UART_SetConfig+0x222>
 8002afc:	231f      	movs	r3, #31
 8002afe:	18fb      	adds	r3, r7, r3
 8002b00:	2200      	movs	r2, #0
 8002b02:	701a      	strb	r2, [r3, #0]
 8002b04:	e003      	b.n	8002b0e <UART_SetConfig+0x22a>
 8002b06:	231f      	movs	r3, #31
 8002b08:	18fb      	adds	r3, r7, r3
 8002b0a:	2210      	movs	r2, #16
 8002b0c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69da      	ldr	r2, [r3, #28]
 8002b12:	2380      	movs	r3, #128	; 0x80
 8002b14:	021b      	lsls	r3, r3, #8
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d15d      	bne.n	8002bd6 <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 8002b1a:	231f      	movs	r3, #31
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d015      	beq.n	8002b50 <UART_SetConfig+0x26c>
 8002b24:	dc18      	bgt.n	8002b58 <UART_SetConfig+0x274>
 8002b26:	2b04      	cmp	r3, #4
 8002b28:	d00d      	beq.n	8002b46 <UART_SetConfig+0x262>
 8002b2a:	dc15      	bgt.n	8002b58 <UART_SetConfig+0x274>
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <UART_SetConfig+0x252>
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d005      	beq.n	8002b40 <UART_SetConfig+0x25c>
 8002b34:	e010      	b.n	8002b58 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b36:	f7ff fa85 	bl	8002044 <HAL_RCC_GetPCLK1Freq>
 8002b3a:	0003      	movs	r3, r0
 8002b3c:	61bb      	str	r3, [r7, #24]
        break;
 8002b3e:	e012      	b.n	8002b66 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b40:	4b3e      	ldr	r3, [pc, #248]	; (8002c3c <UART_SetConfig+0x358>)
 8002b42:	61bb      	str	r3, [r7, #24]
        break;
 8002b44:	e00f      	b.n	8002b66 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b46:	f7ff f9f3 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8002b4a:	0003      	movs	r3, r0
 8002b4c:	61bb      	str	r3, [r7, #24]
        break;
 8002b4e:	e00a      	b.n	8002b66 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	021b      	lsls	r3, r3, #8
 8002b54:	61bb      	str	r3, [r7, #24]
        break;
 8002b56:	e006      	b.n	8002b66 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002b5c:	231e      	movs	r3, #30
 8002b5e:	18fb      	adds	r3, r7, r3
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
        break;
 8002b64:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d100      	bne.n	8002b6e <UART_SetConfig+0x28a>
 8002b6c:	e095      	b.n	8002c9a <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	005a      	lsls	r2, r3, #1
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	085b      	lsrs	r3, r3, #1
 8002b78:	18d2      	adds	r2, r2, r3
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	0019      	movs	r1, r3
 8002b80:	0010      	movs	r0, r2
 8002b82:	f7fd fabf 	bl	8000104 <__udivsi3>
 8002b86:	0003      	movs	r3, r0
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	2b0f      	cmp	r3, #15
 8002b90:	d91c      	bls.n	8002bcc <UART_SetConfig+0x2e8>
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	2380      	movs	r3, #128	; 0x80
 8002b96:	025b      	lsls	r3, r3, #9
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d217      	bcs.n	8002bcc <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	200e      	movs	r0, #14
 8002ba2:	183b      	adds	r3, r7, r0
 8002ba4:	210f      	movs	r1, #15
 8002ba6:	438a      	bics	r2, r1
 8002ba8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	085b      	lsrs	r3, r3, #1
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	2207      	movs	r2, #7
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	b299      	uxth	r1, r3
 8002bb6:	183b      	adds	r3, r7, r0
 8002bb8:	183a      	adds	r2, r7, r0
 8002bba:	8812      	ldrh	r2, [r2, #0]
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	183a      	adds	r2, r7, r0
 8002bc6:	8812      	ldrh	r2, [r2, #0]
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	e066      	b.n	8002c9a <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8002bcc:	231e      	movs	r3, #30
 8002bce:	18fb      	adds	r3, r7, r3
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	701a      	strb	r2, [r3, #0]
 8002bd4:	e061      	b.n	8002c9a <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002bd6:	231f      	movs	r3, #31
 8002bd8:	18fb      	adds	r3, r7, r3
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b08      	cmp	r3, #8
 8002bde:	d02f      	beq.n	8002c40 <UART_SetConfig+0x35c>
 8002be0:	dc32      	bgt.n	8002c48 <UART_SetConfig+0x364>
 8002be2:	2b04      	cmp	r3, #4
 8002be4:	d00d      	beq.n	8002c02 <UART_SetConfig+0x31e>
 8002be6:	dc2f      	bgt.n	8002c48 <UART_SetConfig+0x364>
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d002      	beq.n	8002bf2 <UART_SetConfig+0x30e>
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d005      	beq.n	8002bfc <UART_SetConfig+0x318>
 8002bf0:	e02a      	b.n	8002c48 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002bf2:	f7ff fa27 	bl	8002044 <HAL_RCC_GetPCLK1Freq>
 8002bf6:	0003      	movs	r3, r0
 8002bf8:	61bb      	str	r3, [r7, #24]
        break;
 8002bfa:	e02c      	b.n	8002c56 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002bfc:	4b0f      	ldr	r3, [pc, #60]	; (8002c3c <UART_SetConfig+0x358>)
 8002bfe:	61bb      	str	r3, [r7, #24]
        break;
 8002c00:	e029      	b.n	8002c56 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c02:	f7ff f995 	bl	8001f30 <HAL_RCC_GetSysClockFreq>
 8002c06:	0003      	movs	r3, r0
 8002c08:	61bb      	str	r3, [r7, #24]
        break;
 8002c0a:	e024      	b.n	8002c56 <UART_SetConfig+0x372>
 8002c0c:	efff69f3 	.word	0xefff69f3
 8002c10:	ffffcfff 	.word	0xffffcfff
 8002c14:	fffff4ff 	.word	0xfffff4ff
 8002c18:	40013800 	.word	0x40013800
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	40004400 	.word	0x40004400
 8002c24:	40004800 	.word	0x40004800
 8002c28:	40004c00 	.word	0x40004c00
 8002c2c:	40005000 	.word	0x40005000
 8002c30:	40011400 	.word	0x40011400
 8002c34:	40011800 	.word	0x40011800
 8002c38:	40011c00 	.word	0x40011c00
 8002c3c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	021b      	lsls	r3, r3, #8
 8002c44:	61bb      	str	r3, [r7, #24]
        break;
 8002c46:	e006      	b.n	8002c56 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c4c:	231e      	movs	r3, #30
 8002c4e:	18fb      	adds	r3, r7, r3
 8002c50:	2201      	movs	r2, #1
 8002c52:	701a      	strb	r2, [r3, #0]
        break;
 8002c54:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d01e      	beq.n	8002c9a <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	085a      	lsrs	r2, r3, #1
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	18d2      	adds	r2, r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	0019      	movs	r1, r3
 8002c6c:	0010      	movs	r0, r2
 8002c6e:	f7fd fa49 	bl	8000104 <__udivsi3>
 8002c72:	0003      	movs	r3, r0
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	2b0f      	cmp	r3, #15
 8002c7c:	d909      	bls.n	8002c92 <UART_SetConfig+0x3ae>
 8002c7e:	693a      	ldr	r2, [r7, #16]
 8002c80:	2380      	movs	r3, #128	; 0x80
 8002c82:	025b      	lsls	r3, r3, #9
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d204      	bcs.n	8002c92 <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	60da      	str	r2, [r3, #12]
 8002c90:	e003      	b.n	8002c9a <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8002c92:	231e      	movs	r3, #30
 8002c94:	18fb      	adds	r3, r7, r3
 8002c96:	2201      	movs	r2, #1
 8002c98:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002ca6:	231e      	movs	r3, #30
 8002ca8:	18fb      	adds	r3, r7, r3
 8002caa:	781b      	ldrb	r3, [r3, #0]
}
 8002cac:	0018      	movs	r0, r3
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	b008      	add	sp, #32
 8002cb2:	bd80      	pop	{r7, pc}

08002cb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	d00b      	beq.n	8002cde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	4a4a      	ldr	r2, [pc, #296]	; (8002df8 <UART_AdvFeatureConfig+0x144>)
 8002cce:	4013      	ands	r3, r2
 8002cd0:	0019      	movs	r1, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	d00b      	beq.n	8002d00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	4a43      	ldr	r2, [pc, #268]	; (8002dfc <UART_AdvFeatureConfig+0x148>)
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	0019      	movs	r1, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d04:	2204      	movs	r2, #4
 8002d06:	4013      	ands	r3, r2
 8002d08:	d00b      	beq.n	8002d22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	4a3b      	ldr	r2, [pc, #236]	; (8002e00 <UART_AdvFeatureConfig+0x14c>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	2208      	movs	r2, #8
 8002d28:	4013      	ands	r3, r2
 8002d2a:	d00b      	beq.n	8002d44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	4a34      	ldr	r2, [pc, #208]	; (8002e04 <UART_AdvFeatureConfig+0x150>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	0019      	movs	r1, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	2210      	movs	r2, #16
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	d00b      	beq.n	8002d66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	4a2c      	ldr	r2, [pc, #176]	; (8002e08 <UART_AdvFeatureConfig+0x154>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	0019      	movs	r1, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	d00b      	beq.n	8002d88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	4a25      	ldr	r2, [pc, #148]	; (8002e0c <UART_AdvFeatureConfig+0x158>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	2240      	movs	r2, #64	; 0x40
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d01d      	beq.n	8002dce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	4a1d      	ldr	r2, [pc, #116]	; (8002e10 <UART_AdvFeatureConfig+0x15c>)
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	0019      	movs	r1, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	430a      	orrs	r2, r1
 8002da8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002dae:	2380      	movs	r3, #128	; 0x80
 8002db0:	035b      	lsls	r3, r3, #13
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d10b      	bne.n	8002dce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	4a15      	ldr	r2, [pc, #84]	; (8002e14 <UART_AdvFeatureConfig+0x160>)
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	0019      	movs	r1, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd2:	2280      	movs	r2, #128	; 0x80
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	d00b      	beq.n	8002df0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4a0e      	ldr	r2, [pc, #56]	; (8002e18 <UART_AdvFeatureConfig+0x164>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	0019      	movs	r1, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	430a      	orrs	r2, r1
 8002dee:	605a      	str	r2, [r3, #4]
  }
}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b002      	add	sp, #8
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	fffdffff 	.word	0xfffdffff
 8002dfc:	fffeffff 	.word	0xfffeffff
 8002e00:	fffbffff 	.word	0xfffbffff
 8002e04:	ffff7fff 	.word	0xffff7fff
 8002e08:	ffffefff 	.word	0xffffefff
 8002e0c:	ffffdfff 	.word	0xffffdfff
 8002e10:	ffefffff 	.word	0xffefffff
 8002e14:	ff9fffff 	.word	0xff9fffff
 8002e18:	fff7ffff 	.word	0xfff7ffff

08002e1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b086      	sub	sp, #24
 8002e20:	af02      	add	r7, sp, #8
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2280      	movs	r2, #128	; 0x80
 8002e28:	2100      	movs	r1, #0
 8002e2a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e2c:	f7fd fd70 	bl	8000910 <HAL_GetTick>
 8002e30:	0003      	movs	r3, r0
 8002e32:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2208      	movs	r2, #8
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	2b08      	cmp	r3, #8
 8002e40:	d10c      	bne.n	8002e5c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2280      	movs	r2, #128	; 0x80
 8002e46:	0391      	lsls	r1, r2, #14
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	4a17      	ldr	r2, [pc, #92]	; (8002ea8 <UART_CheckIdleState+0x8c>)
 8002e4c:	9200      	str	r2, [sp, #0]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f000 f82c 	bl	8002eac <UART_WaitOnFlagUntilTimeout>
 8002e54:	1e03      	subs	r3, r0, #0
 8002e56:	d001      	beq.n	8002e5c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e021      	b.n	8002ea0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2204      	movs	r2, #4
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d10c      	bne.n	8002e84 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2280      	movs	r2, #128	; 0x80
 8002e6e:	03d1      	lsls	r1, r2, #15
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4a0d      	ldr	r2, [pc, #52]	; (8002ea8 <UART_CheckIdleState+0x8c>)
 8002e74:	9200      	str	r2, [sp, #0]
 8002e76:	2200      	movs	r2, #0
 8002e78:	f000 f818 	bl	8002eac <UART_WaitOnFlagUntilTimeout>
 8002e7c:	1e03      	subs	r3, r0, #0
 8002e7e:	d001      	beq.n	8002e84 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e00d      	b.n	8002ea0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2220      	movs	r2, #32
 8002e88:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2274      	movs	r2, #116	; 0x74
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b004      	add	sp, #16
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	01ffffff 	.word	0x01ffffff

08002eac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b094      	sub	sp, #80	; 0x50
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	1dfb      	adds	r3, r7, #7
 8002eba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ebc:	e0a3      	b.n	8003006 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ebe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	d100      	bne.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002ec4:	e09f      	b.n	8003006 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ec6:	f7fd fd23 	bl	8000910 <HAL_GetTick>
 8002eca:	0002      	movs	r2, r0
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d302      	bcc.n	8002edc <UART_WaitOnFlagUntilTimeout+0x30>
 8002ed6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d13d      	bne.n	8002f58 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002edc:	f3ef 8310 	mrs	r3, PRIMASK
 8002ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ee4:	647b      	str	r3, [r7, #68]	; 0x44
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eec:	f383 8810 	msr	PRIMASK, r3
}
 8002ef0:	46c0      	nop			; (mov r8, r8)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	494c      	ldr	r1, [pc, #304]	; (8003030 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002efe:	400a      	ands	r2, r1
 8002f00:	601a      	str	r2, [r3, #0]
 8002f02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f04:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f08:	f383 8810 	msr	PRIMASK, r3
}
 8002f0c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0e:	f3ef 8310 	mrs	r3, PRIMASK
 8002f12:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f16:	643b      	str	r3, [r7, #64]	; 0x40
 8002f18:	2301      	movs	r3, #1
 8002f1a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1e:	f383 8810 	msr	PRIMASK, r3
}
 8002f22:	46c0      	nop			; (mov r8, r8)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2101      	movs	r1, #1
 8002f30:	438a      	bics	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f36:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f3a:	f383 8810 	msr	PRIMASK, r3
}
 8002f3e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2220      	movs	r2, #32
 8002f44:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2274      	movs	r2, #116	; 0x74
 8002f50:	2100      	movs	r1, #0
 8002f52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e067      	b.n	8003028 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2204      	movs	r2, #4
 8002f60:	4013      	ands	r3, r2
 8002f62:	d050      	beq.n	8003006 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	2380      	movs	r3, #128	; 0x80
 8002f6c:	011b      	lsls	r3, r3, #4
 8002f6e:	401a      	ands	r2, r3
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d146      	bne.n	8003006 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2280      	movs	r2, #128	; 0x80
 8002f7e:	0112      	lsls	r2, r2, #4
 8002f80:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f82:	f3ef 8310 	mrs	r3, PRIMASK
 8002f86:	613b      	str	r3, [r7, #16]
  return(result);
 8002f88:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002f8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	f383 8810 	msr	PRIMASK, r3
}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4923      	ldr	r1, [pc, #140]	; (8003030 <UART_WaitOnFlagUntilTimeout+0x184>)
 8002fa4:	400a      	ands	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002faa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	f383 8810 	msr	PRIMASK, r3
}
 8002fb2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fb4:	f3ef 8310 	mrs	r3, PRIMASK
 8002fb8:	61fb      	str	r3, [r7, #28]
  return(result);
 8002fba:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	f383 8810 	msr	PRIMASK, r3
}
 8002fc8:	46c0      	nop			; (mov r8, r8)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	438a      	bics	r2, r1
 8002fd8:	609a      	str	r2, [r3, #8]
 8002fda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fdc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	f383 8810 	msr	PRIMASK, r3
}
 8002fe4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2280      	movs	r2, #128	; 0x80
 8002ff6:	2120      	movs	r1, #32
 8002ff8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2274      	movs	r2, #116	; 0x74
 8002ffe:	2100      	movs	r1, #0
 8003000:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e010      	b.n	8003028 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	69db      	ldr	r3, [r3, #28]
 800300c:	68ba      	ldr	r2, [r7, #8]
 800300e:	4013      	ands	r3, r2
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	425a      	negs	r2, r3
 8003016:	4153      	adcs	r3, r2
 8003018:	b2db      	uxtb	r3, r3
 800301a:	001a      	movs	r2, r3
 800301c:	1dfb      	adds	r3, r7, #7
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	429a      	cmp	r2, r3
 8003022:	d100      	bne.n	8003026 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003024:	e74b      	b.n	8002ebe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	0018      	movs	r0, r3
 800302a:	46bd      	mov	sp, r7
 800302c:	b014      	add	sp, #80	; 0x50
 800302e:	bd80      	pop	{r7, pc}
 8003030:	fffffe5f 	.word	0xfffffe5f

08003034 <__libc_init_array>:
 8003034:	b570      	push	{r4, r5, r6, lr}
 8003036:	2600      	movs	r6, #0
 8003038:	4d0c      	ldr	r5, [pc, #48]	; (800306c <__libc_init_array+0x38>)
 800303a:	4c0d      	ldr	r4, [pc, #52]	; (8003070 <__libc_init_array+0x3c>)
 800303c:	1b64      	subs	r4, r4, r5
 800303e:	10a4      	asrs	r4, r4, #2
 8003040:	42a6      	cmp	r6, r4
 8003042:	d109      	bne.n	8003058 <__libc_init_array+0x24>
 8003044:	2600      	movs	r6, #0
 8003046:	f000 f821 	bl	800308c <_init>
 800304a:	4d0a      	ldr	r5, [pc, #40]	; (8003074 <__libc_init_array+0x40>)
 800304c:	4c0a      	ldr	r4, [pc, #40]	; (8003078 <__libc_init_array+0x44>)
 800304e:	1b64      	subs	r4, r4, r5
 8003050:	10a4      	asrs	r4, r4, #2
 8003052:	42a6      	cmp	r6, r4
 8003054:	d105      	bne.n	8003062 <__libc_init_array+0x2e>
 8003056:	bd70      	pop	{r4, r5, r6, pc}
 8003058:	00b3      	lsls	r3, r6, #2
 800305a:	58eb      	ldr	r3, [r5, r3]
 800305c:	4798      	blx	r3
 800305e:	3601      	adds	r6, #1
 8003060:	e7ee      	b.n	8003040 <__libc_init_array+0xc>
 8003062:	00b3      	lsls	r3, r6, #2
 8003064:	58eb      	ldr	r3, [r5, r3]
 8003066:	4798      	blx	r3
 8003068:	3601      	adds	r6, #1
 800306a:	e7f2      	b.n	8003052 <__libc_init_array+0x1e>
 800306c:	080030dc 	.word	0x080030dc
 8003070:	080030dc 	.word	0x080030dc
 8003074:	080030dc 	.word	0x080030dc
 8003078:	080030e0 	.word	0x080030e0

0800307c <memset>:
 800307c:	0003      	movs	r3, r0
 800307e:	1882      	adds	r2, r0, r2
 8003080:	4293      	cmp	r3, r2
 8003082:	d100      	bne.n	8003086 <memset+0xa>
 8003084:	4770      	bx	lr
 8003086:	7019      	strb	r1, [r3, #0]
 8003088:	3301      	adds	r3, #1
 800308a:	e7f9      	b.n	8003080 <memset+0x4>

0800308c <_init>:
 800308c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003092:	bc08      	pop	{r3}
 8003094:	469e      	mov	lr, r3
 8003096:	4770      	bx	lr

08003098 <_fini>:
 8003098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800309a:	46c0      	nop			; (mov r8, r8)
 800309c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800309e:	bc08      	pop	{r3}
 80030a0:	469e      	mov	lr, r3
 80030a2:	4770      	bx	lr
