
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ca  00800200  00000f7c  00001010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f7c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000012  008002ca  008002ca  000010da  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000010da  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000250  00000000  00000000  00001136  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c8a  00000000  00000000  00001386  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000f25  00000000  00000000  00003010  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000012b9  00000000  00000000  00003f35  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000530  00000000  00000000  000051f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000061a  00000000  00000000  00005720  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f33  00000000  00000000  00005d3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d0  00000000  00000000  00006c6d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	5f c2       	rjmp	.+1214   	; 0x55c <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	c9 02       	muls	r28, r25
  e6:	1b 03       	fmul	r17, r19
  e8:	1b 03       	fmul	r17, r19
  ea:	1b 03       	fmul	r17, r19
  ec:	1b 03       	fmul	r17, r19
  ee:	1b 03       	fmul	r17, r19
  f0:	1b 03       	fmul	r17, r19
  f2:	1b 03       	fmul	r17, r19
  f4:	c9 02       	muls	r28, r25
  f6:	1b 03       	fmul	r17, r19
  f8:	1b 03       	fmul	r17, r19
  fa:	1b 03       	fmul	r17, r19
  fc:	1b 03       	fmul	r17, r19
  fe:	1b 03       	fmul	r17, r19
 100:	1b 03       	fmul	r17, r19
 102:	1b 03       	fmul	r17, r19
 104:	cb 02       	muls	r28, r27
 106:	1b 03       	fmul	r17, r19
 108:	1b 03       	fmul	r17, r19
 10a:	1b 03       	fmul	r17, r19
 10c:	1b 03       	fmul	r17, r19
 10e:	1b 03       	fmul	r17, r19
 110:	1b 03       	fmul	r17, r19
 112:	1b 03       	fmul	r17, r19
 114:	1b 03       	fmul	r17, r19
 116:	1b 03       	fmul	r17, r19
 118:	1b 03       	fmul	r17, r19
 11a:	1b 03       	fmul	r17, r19
 11c:	1b 03       	fmul	r17, r19
 11e:	1b 03       	fmul	r17, r19
 120:	1b 03       	fmul	r17, r19
 122:	1b 03       	fmul	r17, r19
 124:	cb 02       	muls	r28, r27
 126:	1b 03       	fmul	r17, r19
 128:	1b 03       	fmul	r17, r19
 12a:	1b 03       	fmul	r17, r19
 12c:	1b 03       	fmul	r17, r19
 12e:	1b 03       	fmul	r17, r19
 130:	1b 03       	fmul	r17, r19
 132:	1b 03       	fmul	r17, r19
 134:	1b 03       	fmul	r17, r19
 136:	1b 03       	fmul	r17, r19
 138:	1b 03       	fmul	r17, r19
 13a:	1b 03       	fmul	r17, r19
 13c:	1b 03       	fmul	r17, r19
 13e:	1b 03       	fmul	r17, r19
 140:	1b 03       	fmul	r17, r19
 142:	1b 03       	fmul	r17, r19
 144:	17 03       	mulsu	r17, r23
 146:	1b 03       	fmul	r17, r19
 148:	1b 03       	fmul	r17, r19
 14a:	1b 03       	fmul	r17, r19
 14c:	1b 03       	fmul	r17, r19
 14e:	1b 03       	fmul	r17, r19
 150:	1b 03       	fmul	r17, r19
 152:	1b 03       	fmul	r17, r19
 154:	f4 02       	muls	r31, r20
 156:	1b 03       	fmul	r17, r19
 158:	1b 03       	fmul	r17, r19
 15a:	1b 03       	fmul	r17, r19
 15c:	1b 03       	fmul	r17, r19
 15e:	1b 03       	fmul	r17, r19
 160:	1b 03       	fmul	r17, r19
 162:	1b 03       	fmul	r17, r19
 164:	1b 03       	fmul	r17, r19
 166:	1b 03       	fmul	r17, r19
 168:	1b 03       	fmul	r17, r19
 16a:	1b 03       	fmul	r17, r19
 16c:	1b 03       	fmul	r17, r19
 16e:	1b 03       	fmul	r17, r19
 170:	1b 03       	fmul	r17, r19
 172:	1b 03       	fmul	r17, r19
 174:	e8 02       	muls	r30, r24
 176:	1b 03       	fmul	r17, r19
 178:	1b 03       	fmul	r17, r19
 17a:	1b 03       	fmul	r17, r19
 17c:	1b 03       	fmul	r17, r19
 17e:	1b 03       	fmul	r17, r19
 180:	1b 03       	fmul	r17, r19
 182:	1b 03       	fmul	r17, r19
 184:	06 03       	mulsu	r16, r22

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	ec e7       	ldi	r30, 0x7C	; 124
 19e:	ff e0       	ldi	r31, 0x0F	; 15
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	aa 3c       	cpi	r26, 0xCA	; 202
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	aa ec       	ldi	r26, 0xCA	; 202
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ac 3d       	cpi	r26, 0xDC	; 220
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	5c d1       	rcall	.+696    	; 0x47a <main>
 1c2:	da c6       	rjmp	.+3508   	; 0xf78 <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <ADC_init>:

#define SAMPLES 51 // Number of measurements
uint16_t storageArray[SAMPLES] = {0};

void ADC_init(void){
	ADCSRA	|= (1 << ADEN) | (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
 1c6:	ea e7       	ldi	r30, 0x7A	; 122
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	87 68       	ori	r24, 0x87	; 135
 1ce:	80 83       	st	Z, r24
	ADMUX	|= (1<<REFS0);
 1d0:	ec e7       	ldi	r30, 0x7C	; 124
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	80 64       	ori	r24, 0x40	; 64
 1d8:	80 83       	st	Z, r24
	ADMUX	&= ~(1<<REFS1);
 1da:	80 81       	ld	r24, Z
 1dc:	8f 77       	andi	r24, 0x7F	; 127
 1de:	80 83       	st	Z, r24
 1e0:	08 95       	ret

000001e2 <CAN_setMode>:
	}	
	printf("CAN initiated!\n");
}

void CAN_setMode(char mode){
	MCP_bitMod(MCP_CANCTRL,MODE_MASK,mode);
 1e2:	48 2f       	mov	r20, r24
 1e4:	60 ee       	ldi	r22, 0xE0	; 224
 1e6:	8f e0       	ldi	r24, 0x0F	; 15
 1e8:	e2 c0       	rjmp	.+452    	; 0x3ae <MCP_bitMod>
 1ea:	08 95       	ret

000001ec <CAN_init>:
#include "MCP2515.h"
#include <string.h>
#include <util/delay.h>

void CAN_init(){
	SPI_init();
 1ec:	95 d1       	rcall	.+810    	; 0x518 <SPI_init>
	MCP_reset();
 1ee:	f5 d0       	rcall	.+490    	; 0x3da <MCP_reset>
	
	printf("CAN initiating...\n");
 1f0:	87 e0       	ldi	r24, 0x07	; 7
 1f2:	92 e0       	ldi	r25, 0x02	; 2
 1f4:	b8 d2       	rcall	.+1392   	; 0x766 <puts>

	MCP_bitMod(MCP_RXB0CTRL, 0x60, MCP_FILTER_OFF);
 1f6:	40 e6       	ldi	r20, 0x60	; 96
 1f8:	60 e6       	ldi	r22, 0x60	; 96
 1fa:	80 e6       	ldi	r24, 0x60	; 96
 1fc:	d8 d0       	rcall	.+432    	; 0x3ae <MCP_bitMod>
	MCP_bitMod(MCP_RXB0CTRL, 0x04, MCP_ROLLOVER_OFF); // Disable rollover mode on MCP
 1fe:	40 e0       	ldi	r20, 0x00	; 0
 200:	64 e0       	ldi	r22, 0x04	; 4
 202:	80 e6       	ldi	r24, 0x60	; 96
 204:	d4 d0       	rcall	.+424    	; 0x3ae <MCP_bitMod>
	MCP_bitMod(MCP_CANINTE, 0xFF, MCP_RX_INT);	
 206:	43 e0       	ldi	r20, 0x03	; 3
 208:	6f ef       	ldi	r22, 0xFF	; 255
 20a:	8b e2       	ldi	r24, 0x2B	; 43
 20c:	d0 d0       	rcall	.+416    	; 0x3ae <MCP_bitMod>
	//MCP_bitMod(MCP_CANCTRL, 0xE0,MODE_LOOPBACK);
	CAN_setMode(MODE_NORMAL);
 20e:	80 e0       	ldi	r24, 0x00	; 0
 210:	e8 df       	rcall	.-48     	; 0x1e2 <CAN_setMode>
	
	uint8_t canStat = MCP_read(MCP_CANSTAT);
 212:	8e e0       	ldi	r24, 0x0E	; 14
 214:	a1 d0       	rcall	.+322    	; 0x358 <MCP_read>
	switch (canStat & MODE_MASK){
 216:	98 2f       	mov	r25, r24
 218:	90 7e       	andi	r25, 0xE0	; 224
 21a:	90 34       	cpi	r25, 0x40	; 64
 21c:	81 f0       	breq	.+32     	; 0x23e <CAN_init+0x52>
 21e:	90 38       	cpi	r25, 0x80	; 128
 220:	d1 f0       	breq	.+52     	; 0x256 <CAN_init+0x6a>
 222:	91 11       	cpse	r25, r1
 224:	23 c0       	rjmp	.+70     	; 0x26c <CAN_init+0x80>
		case MODE_NORMAL:
		printf("CAN is in Normal Mode: %d.\n", canStat);
 226:	1f 92       	push	r1
 228:	8f 93       	push	r24
 22a:	89 e1       	ldi	r24, 0x19	; 25
 22c:	92 e0       	ldi	r25, 0x02	; 2
 22e:	9f 93       	push	r25
 230:	8f 93       	push	r24
 232:	88 d2       	rcall	.+1296   	; 0x744 <printf>
		break;
 234:	0f 90       	pop	r0
 236:	0f 90       	pop	r0
 238:	0f 90       	pop	r0
 23a:	0f 90       	pop	r0
 23c:	17 c0       	rjmp	.+46     	; 0x26c <CAN_init+0x80>
		case MODE_LOOPBACK:
		printf("CAN is in Loopback Mode: %d.\n", canStat);
 23e:	1f 92       	push	r1
 240:	8f 93       	push	r24
 242:	85 e3       	ldi	r24, 0x35	; 53
 244:	92 e0       	ldi	r25, 0x02	; 2
 246:	9f 93       	push	r25
 248:	8f 93       	push	r24
 24a:	7c d2       	rcall	.+1272   	; 0x744 <printf>
		break;
 24c:	0f 90       	pop	r0
 24e:	0f 90       	pop	r0
 250:	0f 90       	pop	r0
 252:	0f 90       	pop	r0
 254:	0b c0       	rjmp	.+22     	; 0x26c <CAN_init+0x80>
		case MODE_CONFIG:
		printf("CAN is in Config Mode: %d.\n", canStat);
 256:	1f 92       	push	r1
 258:	8f 93       	push	r24
 25a:	83 e5       	ldi	r24, 0x53	; 83
 25c:	92 e0       	ldi	r25, 0x02	; 2
 25e:	9f 93       	push	r25
 260:	8f 93       	push	r24
 262:	70 d2       	rcall	.+1248   	; 0x744 <printf>
		break;
 264:	0f 90       	pop	r0
 266:	0f 90       	pop	r0
 268:	0f 90       	pop	r0
 26a:	0f 90       	pop	r0
	}	
	printf("CAN initiated!\n");
 26c:	8f e6       	ldi	r24, 0x6F	; 111
 26e:	92 e0       	ldi	r25, 0x02	; 2
 270:	7a c2       	rjmp	.+1268   	; 0x766 <puts>
 272:	08 95       	ret

00000274 <CAN_sendMessage>:

void CAN_setMode(char mode){
	MCP_bitMod(MCP_CANCTRL,MODE_MASK,mode);
}

void CAN_sendMessage(CAN_message * message){
 274:	ef 92       	push	r14
 276:	ff 92       	push	r15
 278:	0f 93       	push	r16
 27a:	1f 93       	push	r17
 27c:	cf 93       	push	r28
 27e:	df 93       	push	r29
 280:	7c 01       	movw	r14, r24
		printf("status: %d\n",MCP_readStatus());
		_delay_ms(100);
	}*/
	//printf("Klart\n");
	
	MCP_write(MCP_TXB0SIDL, (message->id << 5));
 282:	fc 01       	movw	r30, r24
 284:	60 81       	ld	r22, Z
 286:	62 95       	swap	r22
 288:	66 0f       	add	r22, r22
 28a:	60 7e       	andi	r22, 0xE0	; 224
 28c:	82 e3       	ldi	r24, 0x32	; 50
 28e:	73 d0       	rcall	.+230    	; 0x376 <MCP_write>
	MCP_write(MCP_TXB0SIDH, (message->id >> 3));
 290:	f7 01       	movw	r30, r14
 292:	60 81       	ld	r22, Z
 294:	66 95       	lsr	r22
 296:	66 95       	lsr	r22
 298:	66 95       	lsr	r22
 29a:	81 e3       	ldi	r24, 0x31	; 49
 29c:	6c d0       	rcall	.+216    	; 0x376 <MCP_write>
	MCP_write(MCP_TXB0DLC, message->length);
 29e:	f7 01       	movw	r30, r14
 2a0:	61 81       	ldd	r22, Z+1	; 0x01
 2a2:	85 e3       	ldi	r24, 0x35	; 53
 2a4:	68 d0       	rcall	.+208    	; 0x376 <MCP_write>
	
	for(int i=0; i<message->length; i++){
 2a6:	f7 01       	movw	r30, r14
 2a8:	81 81       	ldd	r24, Z+1	; 0x01
 2aa:	88 23       	and	r24, r24
 2ac:	91 f0       	breq	.+36     	; 0x2d2 <CAN_sendMessage+0x5e>
 2ae:	87 01       	movw	r16, r14
 2b0:	0e 5f       	subi	r16, 0xFE	; 254
 2b2:	1f 4f       	sbci	r17, 0xFF	; 255
 2b4:	c0 e0       	ldi	r28, 0x00	; 0
 2b6:	d0 e0       	ldi	r29, 0x00	; 0
		MCP_write(MCP_TXB0D0 + i, message->data[i]);
 2b8:	f8 01       	movw	r30, r16
 2ba:	61 91       	ld	r22, Z+
 2bc:	8f 01       	movw	r16, r30
 2be:	8c 2f       	mov	r24, r28
 2c0:	8a 5c       	subi	r24, 0xCA	; 202
 2c2:	59 d0       	rcall	.+178    	; 0x376 <MCP_write>
	
	MCP_write(MCP_TXB0SIDL, (message->id << 5));
	MCP_write(MCP_TXB0SIDH, (message->id >> 3));
	MCP_write(MCP_TXB0DLC, message->length);
	
	for(int i=0; i<message->length; i++){
 2c4:	21 96       	adiw	r28, 0x01	; 1
 2c6:	f7 01       	movw	r30, r14
 2c8:	21 81       	ldd	r18, Z+1	; 0x01
 2ca:	30 e0       	ldi	r19, 0x00	; 0
 2cc:	c2 17       	cp	r28, r18
 2ce:	d3 07       	cpc	r29, r19
 2d0:	9c f3       	brlt	.-26     	; 0x2b8 <CAN_sendMessage+0x44>
		MCP_write(MCP_TXB0D0 + i, message->data[i]);
	}
	
	MCP_requestToSend(MCP_RTS_TX0);
 2d2:	81 e8       	ldi	r24, 0x81	; 129
 2d4:	61 d0       	rcall	.+194    	; 0x398 <MCP_requestToSend>
	
	//printf("CAN message sent\n");
}
 2d6:	df 91       	pop	r29
 2d8:	cf 91       	pop	r28
 2da:	1f 91       	pop	r17
 2dc:	0f 91       	pop	r16
 2de:	ff 90       	pop	r15
 2e0:	ef 90       	pop	r14
 2e2:	08 95       	ret

000002e4 <CAN_recieve>:

void CAN_recieve(CAN_message * receivedMessage){
 2e4:	1f 93       	push	r17
 2e6:	cf 93       	push	r28
 2e8:	df 93       	push	r29
 2ea:	ec 01       	movw	r28, r24
	}*/
	
		
	//Check if CAN has message
	//if(MCP_read(MCP_CANINTF)&(MCP_RX0IF|MCP_RX1IF)){
	if(MCP_read(MCP_CANSTAT) & 0x0C){
 2ec:	8e e0       	ldi	r24, 0x0E	; 14
 2ee:	34 d0       	rcall	.+104    	; 0x358 <MCP_read>
 2f0:	8c 70       	andi	r24, 0x0C	; 12
 2f2:	19 f1       	breq	.+70     	; 0x33a <CAN_recieve+0x56>
		receivedMessage->id = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
 2f4:	81 e6       	ldi	r24, 0x61	; 97
 2f6:	30 d0       	rcall	.+96     	; 0x358 <MCP_read>
 2f8:	18 2f       	mov	r17, r24
 2fa:	82 e6       	ldi	r24, 0x62	; 98
 2fc:	2d d0       	rcall	.+90     	; 0x358 <MCP_read>
 2fe:	11 0f       	add	r17, r17
 300:	11 0f       	add	r17, r17
 302:	11 0f       	add	r17, r17
 304:	82 95       	swap	r24
 306:	86 95       	lsr	r24
 308:	87 70       	andi	r24, 0x07	; 7
 30a:	18 2b       	or	r17, r24
 30c:	18 83       	st	Y, r17
		receivedMessage->length = MCP_read(MCP_RXB0DLC) & 0x0F;
 30e:	85 e6       	ldi	r24, 0x65	; 101
 310:	23 d0       	rcall	.+70     	; 0x358 <MCP_read>
 312:	8f 70       	andi	r24, 0x0F	; 15
 314:	89 83       	std	Y+1, r24	; 0x01
		for(uint8_t i=0; i<receivedMessage->length; i++){
 316:	88 23       	and	r24, r24
 318:	61 f0       	breq	.+24     	; 0x332 <CAN_recieve+0x4e>
 31a:	10 e0       	ldi	r17, 0x00	; 0
			receivedMessage->data[i] = MCP_read(MCP_RXB0D0 + i);
 31c:	86 e6       	ldi	r24, 0x66	; 102
 31e:	81 0f       	add	r24, r17
 320:	1b d0       	rcall	.+54     	; 0x358 <MCP_read>
 322:	fe 01       	movw	r30, r28
 324:	e1 0f       	add	r30, r17
 326:	f1 1d       	adc	r31, r1
 328:	82 83       	std	Z+2, r24	; 0x02
	//Check if CAN has message
	//if(MCP_read(MCP_CANINTF)&(MCP_RX0IF|MCP_RX1IF)){
	if(MCP_read(MCP_CANSTAT) & 0x0C){
		receivedMessage->id = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
		receivedMessage->length = MCP_read(MCP_RXB0DLC) & 0x0F;
		for(uint8_t i=0; i<receivedMessage->length; i++){
 32a:	1f 5f       	subi	r17, 0xFF	; 255
 32c:	89 81       	ldd	r24, Y+1	; 0x01
 32e:	18 17       	cp	r17, r24
 330:	a8 f3       	brcs	.-22     	; 0x31c <CAN_recieve+0x38>
			receivedMessage->data[i] = MCP_read(MCP_RXB0D0 + i);
		}
		MCP_bitMod(MCP_CANINTF, MCP_RX0IF, 0);
 332:	40 e0       	ldi	r20, 0x00	; 0
 334:	61 e0       	ldi	r22, 0x01	; 1
 336:	8c e2       	ldi	r24, 0x2C	; 44
 338:	3a d0       	rcall	.+116    	; 0x3ae <MCP_bitMod>
	}
}
 33a:	df 91       	pop	r29
 33c:	cf 91       	pop	r28
 33e:	1f 91       	pop	r17
 340:	08 95       	ret

00000342 <solenoid_init>:
	else
		ball_detected = 0;
}

void solenoid_init(){
	DDRL	|= (1 << DDL0);
 342:	ea e0       	ldi	r30, 0x0A	; 10
 344:	f1 e0       	ldi	r31, 0x01	; 1
 346:	80 81       	ld	r24, Z
 348:	81 60       	ori	r24, 0x01	; 1
 34a:	80 83       	st	Z, r24
	PORTL	|= (1 << PL0);
 34c:	eb e0       	ldi	r30, 0x0B	; 11
 34e:	f1 e0       	ldi	r31, 0x01	; 1
 350:	80 81       	ld	r24, Z
 352:	81 60       	ori	r24, 0x01	; 1
 354:	80 83       	st	Z, r24
 356:	08 95       	ret

00000358 <MCP_read>:
	SPI_slaveEnable(1); //enable CS pin	
	SPI_write(MCP_READ_STATUS); //read status instruction	
	char temp = SPI_read();
	SPI_slaveEnable(0); //disable CS pin
	return temp;
}
 358:	cf 93       	push	r28
 35a:	c8 2f       	mov	r28, r24
 35c:	81 e0       	ldi	r24, 0x01	; 1
 35e:	ed d0       	rcall	.+474    	; 0x53a <SPI_slaveEnable>
 360:	83 e0       	ldi	r24, 0x03	; 3
 362:	e2 d0       	rcall	.+452    	; 0x528 <SPI_write>
 364:	8c 2f       	mov	r24, r28
 366:	e0 d0       	rcall	.+448    	; 0x528 <SPI_write>
 368:	e4 d0       	rcall	.+456    	; 0x532 <SPI_read>
 36a:	c8 2f       	mov	r28, r24
 36c:	80 e0       	ldi	r24, 0x00	; 0
 36e:	e5 d0       	rcall	.+458    	; 0x53a <SPI_slaveEnable>
 370:	8c 2f       	mov	r24, r28
 372:	cf 91       	pop	r28
 374:	08 95       	ret

00000376 <MCP_write>:
 376:	cf 93       	push	r28
 378:	df 93       	push	r29
 37a:	d8 2f       	mov	r29, r24
 37c:	c6 2f       	mov	r28, r22
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	dc d0       	rcall	.+440    	; 0x53a <SPI_slaveEnable>
 382:	82 e0       	ldi	r24, 0x02	; 2
 384:	d1 d0       	rcall	.+418    	; 0x528 <SPI_write>
 386:	8d 2f       	mov	r24, r29
 388:	cf d0       	rcall	.+414    	; 0x528 <SPI_write>
 38a:	8c 2f       	mov	r24, r28
 38c:	cd d0       	rcall	.+410    	; 0x528 <SPI_write>
 38e:	80 e0       	ldi	r24, 0x00	; 0
 390:	d4 d0       	rcall	.+424    	; 0x53a <SPI_slaveEnable>
 392:	df 91       	pop	r29
 394:	cf 91       	pop	r28
 396:	08 95       	ret

00000398 <MCP_requestToSend>:
 398:	cf 93       	push	r28
 39a:	c8 2f       	mov	r28, r24
 39c:	81 e0       	ldi	r24, 0x01	; 1
 39e:	cd d0       	rcall	.+410    	; 0x53a <SPI_slaveEnable>
 3a0:	8c 2f       	mov	r24, r28
 3a2:	81 68       	ori	r24, 0x81	; 129
 3a4:	c1 d0       	rcall	.+386    	; 0x528 <SPI_write>
 3a6:	80 e0       	ldi	r24, 0x00	; 0
 3a8:	c8 d0       	rcall	.+400    	; 0x53a <SPI_slaveEnable>
 3aa:	cf 91       	pop	r28
 3ac:	08 95       	ret

000003ae <MCP_bitMod>:

void MCP_bitMod(char adr, char mask, char data){
 3ae:	1f 93       	push	r17
 3b0:	cf 93       	push	r28
 3b2:	df 93       	push	r29
 3b4:	18 2f       	mov	r17, r24
 3b6:	d6 2f       	mov	r29, r22
 3b8:	c4 2f       	mov	r28, r20
	SPI_slaveEnable(1); //enable CS pin
 3ba:	81 e0       	ldi	r24, 0x01	; 1
 3bc:	be d0       	rcall	.+380    	; 0x53a <SPI_slaveEnable>
	SPI_write(MCP_BITMOD); //bit modify instruction
 3be:	85 e0       	ldi	r24, 0x05	; 5
 3c0:	b3 d0       	rcall	.+358    	; 0x528 <SPI_write>
	SPI_write(adr); //set address
 3c2:	81 2f       	mov	r24, r17
 3c4:	b1 d0       	rcall	.+354    	; 0x528 <SPI_write>
	SPI_write(mask); //set bitmask
 3c6:	8d 2f       	mov	r24, r29
 3c8:	af d0       	rcall	.+350    	; 0x528 <SPI_write>
	SPI_write(data); //write data	
 3ca:	8c 2f       	mov	r24, r28
 3cc:	ad d0       	rcall	.+346    	; 0x528 <SPI_write>
	SPI_slaveEnable(0); //disable CS pin
 3ce:	80 e0       	ldi	r24, 0x00	; 0
 3d0:	b4 d0       	rcall	.+360    	; 0x53a <SPI_slaveEnable>
}
 3d2:	df 91       	pop	r29
 3d4:	cf 91       	pop	r28
 3d6:	1f 91       	pop	r17
 3d8:	08 95       	ret

000003da <MCP_reset>:

void MCP_reset(){
	SPI_slaveEnable(1); //enable CS pin	
 3da:	81 e0       	ldi	r24, 0x01	; 1
 3dc:	ae d0       	rcall	.+348    	; 0x53a <SPI_slaveEnable>
	SPI_write(MCP_RESET); //reset instruction	
 3de:	80 ec       	ldi	r24, 0xC0	; 192
 3e0:	a3 d0       	rcall	.+326    	; 0x528 <SPI_write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 3e2:	8f e3       	ldi	r24, 0x3F	; 63
 3e4:	9c e9       	ldi	r25, 0x9C	; 156
 3e6:	01 97       	sbiw	r24, 0x01	; 1
 3e8:	f1 f7       	brne	.-4      	; 0x3e6 <MCP_reset+0xc>
 3ea:	00 c0       	rjmp	.+0      	; 0x3ec <MCP_reset+0x12>
 3ec:	00 00       	nop
	_delay_ms(10);
	SPI_slaveEnable(0); //disable CS pin
 3ee:	80 e0       	ldi	r24, 0x00	; 0
 3f0:	a4 c0       	rjmp	.+328    	; 0x53a <SPI_slaveEnable>
 3f2:	08 95       	ret

000003f4 <motor_init>:
		
	if(dir){
		PORTH &= ~(1 << PINH1);
	}
	else{
		PORTH |= (1 << PINH1);
 3f4:	78 94       	sei
 3f6:	e1 e0       	ldi	r30, 0x01	; 1
 3f8:	f1 e0       	ldi	r31, 0x01	; 1
 3fa:	80 81       	ld	r24, Z
 3fc:	82 61       	ori	r24, 0x12	; 18
 3fe:	80 83       	st	Z, r24
 400:	80 81       	ld	r24, Z
 402:	88 66       	ori	r24, 0x68	; 104
 404:	80 83       	st	Z, r24
 406:	10 92 07 01 	sts	0x0107, r1
 40a:	e2 e0       	ldi	r30, 0x02	; 2
 40c:	f1 e0       	ldi	r31, 0x01	; 1
 40e:	80 81       	ld	r24, Z
 410:	80 61       	ori	r24, 0x10	; 16
 412:	80 83       	st	Z, r24
 414:	08 95       	ret

00000416 <motorEncoderRead>:
	}
}

uint8_t motorEncoderRead(){
 416:	cf 93       	push	r28
 418:	df 93       	push	r29
		uint8_t MSB;
		uint8_t LSB;
		
		//PORTH |= (1 << PH6);
		
		PORTH &= ~(1 << PH5);
 41a:	e2 e0       	ldi	r30, 0x02	; 2
 41c:	f1 e0       	ldi	r31, 0x01	; 1
 41e:	80 81       	ld	r24, Z
 420:	8f 7d       	andi	r24, 0xDF	; 223
 422:	80 83       	st	Z, r24
		//_delay_ms(20);
		
		PORTH &= ~(1 << PH3);
 424:	80 81       	ld	r24, Z
 426:	87 7f       	andi	r24, 0xF7	; 247
 428:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 42a:	80 ea       	ldi	r24, 0xA0	; 160
 42c:	8a 95       	dec	r24
 42e:	f1 f7       	brne	.-4      	; 0x42c <motorEncoderRead+0x16>
		_delay_us(30);
		
		MSB = PINK;
 430:	80 91 06 01 	lds	r24, 0x0106
		
		PORTH |= (1 << PH3);
 434:	80 81       	ld	r24, Z
 436:	88 60       	ori	r24, 0x08	; 8
 438:	80 83       	st	Z, r24
 43a:	90 ea       	ldi	r25, 0xA0	; 160
 43c:	9a 95       	dec	r25
 43e:	f1 f7       	brne	.-4      	; 0x43c <motorEncoderRead+0x26>
		_delay_us(30);
		
		LSB = PINK;
 440:	80 91 06 01 	lds	r24, 0x0106
		printf("Encoder: %d\n", LSB);
 444:	c8 2f       	mov	r28, r24
 446:	1f 92       	push	r1
 448:	8f 93       	push	r24
 44a:	26 ea       	ldi	r18, 0xA6	; 166
 44c:	32 e0       	ldi	r19, 0x02	; 2
 44e:	3f 93       	push	r19
 450:	2f 93       	push	r18
 452:	78 d1       	rcall	.+752    	; 0x744 <printf>
		
		PORTH &= ~(1 << PH6);
 454:	e2 e0       	ldi	r30, 0x02	; 2
 456:	f1 e0       	ldi	r31, 0x01	; 1
 458:	80 81       	ld	r24, Z
 45a:	8f 7b       	andi	r24, 0xBF	; 191
 45c:	80 83       	st	Z, r24
 45e:	8f e2       	ldi	r24, 0x2F	; 47
 460:	92 e0       	ldi	r25, 0x02	; 2
 462:	01 97       	sbiw	r24, 0x01	; 1
 464:	f1 f7       	brne	.-4      	; 0x462 <motorEncoderRead+0x4c>
 466:	00 c0       	rjmp	.+0      	; 0x468 <motorEncoderRead+0x52>
 468:	00 00       	nop
		
		//PORTH |= (1 << PH5);
		
		encoderVal = (MSB<<8 | LSB);
		_delay_us(140);
		return encoderVal;
 46a:	0f 90       	pop	r0
 46c:	0f 90       	pop	r0
 46e:	0f 90       	pop	r0
 470:	0f 90       	pop	r0
}
 472:	8c 2f       	mov	r24, r28
 474:	df 91       	pop	r29
 476:	cf 91       	pop	r28
 478:	08 95       	ret

0000047a <main>:
#include <stdio.h>
#include <string.h>
#include <util/delay.h>

int main(void)
{
 47a:	cf 93       	push	r28
 47c:	df 93       	push	r29
 47e:	cd b7       	in	r28, 0x3d	; 61
 480:	de b7       	in	r29, 0x3e	; 62
 482:	64 97       	sbiw	r28, 0x14	; 20
 484:	0f b6       	in	r0, 0x3f	; 63
 486:	f8 94       	cli
 488:	de bf       	out	0x3e, r29	; 62
 48a:	0f be       	out	0x3f, r0	; 63
 48c:	cd bf       	out	0x3d, r28	; 61
	//Initialize commands
	uartInit();
 48e:	f9 d0       	rcall	.+498    	; 0x682 <uartInit>
	CAN_init();
 490:	ad de       	rcall	.-678    	; 0x1ec <CAN_init>
	TC_init();
 492:	22 d0       	rcall	.+68     	; 0x4d8 <TC_init>
	ADC_init();
 494:	98 de       	rcall	.-720    	; 0x1c6 <ADC_init>
	solenoid_init();
 496:	55 df       	rcall	.-342    	; 0x342 <solenoid_init>
	//dacInit(0b111);
	motor_init();
 498:	ad df       	rcall	.-166    	; 0x3f4 <motor_init>
	TWI_Master_Initialise();
 49a:	56 d0       	rcall	.+172    	; 0x548 <TWI_Master_Initialise>
	
	CAN_message message;
	message.id = 2;
 49c:	82 e0       	ldi	r24, 0x02	; 2
 49e:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
 4a0:	81 e0       	ldi	r24, 0x01	; 1
 4a2:	8a 83       	std	Y+2, r24	; 0x02
	
	CAN_message receivedMessage;
	
	printf("Initializing node 2...\n");
 4a4:	83 eb       	ldi	r24, 0xB3	; 179
 4a6:	92 e0       	ldi	r25, 0x02	; 2
 4a8:	5e d1       	rcall	.+700    	; 0x766 <puts>
	
	while(1)
    {
        CAN_recieve(&receivedMessage);
 4aa:	ce 01       	movw	r24, r28
 4ac:	0b 96       	adiw	r24, 0x0b	; 11
 4ae:	1a df       	rcall	.-460    	; 0x2e4 <CAN_recieve>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4b0:	8f e3       	ldi	r24, 0x3F	; 63
 4b2:	9c e9       	ldi	r25, 0x9C	; 156
 4b4:	01 97       	sbiw	r24, 0x01	; 1
 4b6:	f1 f7       	brne	.-4      	; 0x4b4 <main+0x3a>
 4b8:	00 c0       	rjmp	.+0      	; 0x4ba <main+0x40>
 4ba:	00 00       	nop
		_delay_ms(10);
		//CAN_PWMPosition(&receivedMessage);
		//get_score();
		//solenoid_trigger(&receivedMessage);
		
		message.data[0] = newgame.score;
 4bc:	80 91 d1 02 	lds	r24, 0x02D1
 4c0:	8b 83       	std	Y+3, r24	; 0x03
		CAN_sendMessage(&message);
 4c2:	ce 01       	movw	r24, r28
 4c4:	01 96       	adiw	r24, 0x01	; 1
 4c6:	d6 de       	rcall	.-596    	; 0x274 <CAN_sendMessage>
 4c8:	8f e3       	ldi	r24, 0x3F	; 63
 4ca:	9c e9       	ldi	r25, 0x9C	; 156
 4cc:	01 97       	sbiw	r24, 0x01	; 1
 4ce:	f1 f7       	brne	.-4      	; 0x4cc <main+0x52>
 4d0:	00 c0       	rjmp	.+0      	; 0x4d2 <main+0x58>
 4d2:	00 00       	nop
		_delay_ms(10);
		
		
		//motorSpeed(receivedMessage.data[0]);
		//motor_test();
		motorEncoderRead();
 4d4:	a0 df       	rcall	.-192    	; 0x416 <motorEncoderRead>
 4d6:	e9 cf       	rjmp	.-46     	; 0x4aa <main+0x30>

000004d8 <TC_init>:
#include <avr/interrupt.h>
#include "CAN.h"

void TC_init(){

	TCCR3A |= (1 << WGM30) | (1 << WGM31);
 4d8:	a0 e9       	ldi	r26, 0x90	; 144
 4da:	b0 e0       	ldi	r27, 0x00	; 0
 4dc:	8c 91       	ld	r24, X
 4de:	83 60       	ori	r24, 0x03	; 3
 4e0:	8c 93       	st	X, r24
	TCCR3B |= (1 << WGM32) | (1 << WGM33);
 4e2:	e1 e9       	ldi	r30, 0x91	; 145
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	80 81       	ld	r24, Z
 4e8:	88 61       	ori	r24, 0x18	; 24
 4ea:	80 83       	st	Z, r24

	DDRE |= (1 << DDE3) | (1 << DDE4) | (1 << DDE5);
 4ec:	8d b1       	in	r24, 0x0d	; 13
 4ee:	88 63       	ori	r24, 0x38	; 56
 4f0:	8d b9       	out	0x0d, r24	; 13

	OCR3AH = 0xA4;
 4f2:	84 ea       	ldi	r24, 0xA4	; 164
 4f4:	80 93 99 00 	sts	0x0099, r24
	OCR3AL = 0x0F;
 4f8:	8f e0       	ldi	r24, 0x0F	; 15
 4fa:	80 93 98 00 	sts	0x0098, r24

	TCCR3A |= (1 << COM3A1) | (1 << COM3B1) | (1 << COM3C1) ;
 4fe:	8c 91       	ld	r24, X
 500:	88 6a       	ori	r24, 0xA8	; 168
 502:	8c 93       	st	X, r24
	TCCR3A &= ~((1 << COM3A0) | (1 << COM3B0) | (1 << COM3C0));	
 504:	8c 91       	ld	r24, X
 506:	8b 7a       	andi	r24, 0xAB	; 171
 508:	8c 93       	st	X, r24

	TCCR3B |= (1 << CS31);
 50a:	80 81       	ld	r24, Z
 50c:	82 60       	ori	r24, 0x02	; 2
 50e:	80 83       	st	Z, r24
	TCCR3B &= ~((1 << CS30) | (1 << CS32));
 510:	80 81       	ld	r24, Z
 512:	8a 7f       	andi	r24, 0xFA	; 250
 514:	80 83       	st	Z, r24
 516:	08 95       	ret

00000518 <SPI_init>:
#include <avr/io.h>
#include <util/delay.h>

void SPI_init(void){	
	//Set outputs
	DDRB	|=	(1<<DDB0)
 518:	84 b1       	in	r24, 0x04	; 4
 51a:	87 68       	ori	r24, 0x87	; 135
 51c:	84 b9       	out	0x04, r24	; 4
			|	(1<<DDB1)
			|	(1<<DDB2)
			|	(1<<DDB7);
			
	//Set CS pin high
	PORTB	|=	(1<<PINB7);
 51e:	2f 9a       	sbi	0x05, 7	; 5
	
	SPCR	|=	(1<<SPE) 
 520:	8c b5       	in	r24, 0x2c	; 44
 522:	81 65       	ori	r24, 0x51	; 81
 524:	8c bd       	out	0x2c, r24	; 44
 526:	08 95       	ret

00000528 <SPI_write>:
			|	(1<<MSTR) 
			|	(1<<SPR0); // Enable SPI, Master, set clock rate fck/16
}

void SPI_write(char c){
	SPDR = c; // Start transmission
 528:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));	// Wait for transmission complete
 52a:	0d b4       	in	r0, 0x2d	; 45
 52c:	07 fe       	sbrs	r0, 7
 52e:	fd cf       	rjmp	.-6      	; 0x52a <SPI_write+0x2>
}
 530:	08 95       	ret

00000532 <SPI_read>:

char SPI_read(){
	SPI_write(0x00);
 532:	80 e0       	ldi	r24, 0x00	; 0
 534:	f9 df       	rcall	.-14     	; 0x528 <SPI_write>
	uint8_t temp = SPDR;
 536:	8e b5       	in	r24, 0x2e	; 46
	return temp;
}
 538:	08 95       	ret

0000053a <SPI_slaveEnable>:

void SPI_slaveEnable(uint8_t enable){	
	if(enable == 1)
 53a:	81 30       	cpi	r24, 0x01	; 1
 53c:	19 f4       	brne	.+6      	; 0x544 <SPI_slaveEnable+0xa>
		PORTB &= !(1<<PB7);
 53e:	85 b1       	in	r24, 0x05	; 5
 540:	15 b8       	out	0x05, r1	; 5
 542:	08 95       	ret
	else
		PORTB |= (1<<PB7);
 544:	2f 9a       	sbi	0x05, 7	; 5
 546:	08 95       	ret

00000548 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 548:	8c e0       	ldi	r24, 0x0C	; 12
 54a:	80 93 b8 00 	sts	0x00B8, r24
 54e:	8f ef       	ldi	r24, 0xFF	; 255
 550:	80 93 bb 00 	sts	0x00BB, r24
 554:	84 e0       	ldi	r24, 0x04	; 4
 556:	80 93 bc 00 	sts	0x00BC, r24
 55a:	08 95       	ret

0000055c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 55c:	1f 92       	push	r1
 55e:	0f 92       	push	r0
 560:	0f b6       	in	r0, 0x3f	; 63
 562:	0f 92       	push	r0
 564:	11 24       	eor	r1, r1
 566:	0b b6       	in	r0, 0x3b	; 59
 568:	0f 92       	push	r0
 56a:	2f 93       	push	r18
 56c:	3f 93       	push	r19
 56e:	8f 93       	push	r24
 570:	9f 93       	push	r25
 572:	af 93       	push	r26
 574:	bf 93       	push	r27
 576:	ef 93       	push	r30
 578:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 57a:	80 91 b9 00 	lds	r24, 0x00B9
 57e:	90 e0       	ldi	r25, 0x00	; 0
 580:	fc 01       	movw	r30, r24
 582:	38 97       	sbiw	r30, 0x08	; 8
 584:	e1 35       	cpi	r30, 0x51	; 81
 586:	f1 05       	cpc	r31, r1
 588:	08 f0       	brcs	.+2      	; 0x58c <__vector_39+0x30>
 58a:	55 c0       	rjmp	.+170    	; 0x636 <__vector_39+0xda>
 58c:	ee 58       	subi	r30, 0x8E	; 142
 58e:	ff 4f       	sbci	r31, 0xFF	; 255
 590:	89 c0       	rjmp	.+274    	; 0x6a4 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 592:	10 92 ca 02 	sts	0x02CA, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 596:	e0 91 ca 02 	lds	r30, 0x02CA
 59a:	80 91 cc 02 	lds	r24, 0x02CC
 59e:	e8 17       	cp	r30, r24
 5a0:	70 f4       	brcc	.+28     	; 0x5be <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 5a2:	81 e0       	ldi	r24, 0x01	; 1
 5a4:	8e 0f       	add	r24, r30
 5a6:	80 93 ca 02 	sts	0x02CA, r24
 5aa:	f0 e0       	ldi	r31, 0x00	; 0
 5ac:	e3 53       	subi	r30, 0x33	; 51
 5ae:	fd 4f       	sbci	r31, 0xFD	; 253
 5b0:	80 81       	ld	r24, Z
 5b2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5b6:	85 e8       	ldi	r24, 0x85	; 133
 5b8:	80 93 bc 00 	sts	0x00BC, r24
 5bc:	43 c0       	rjmp	.+134    	; 0x644 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 5be:	80 91 cb 02 	lds	r24, 0x02CB
 5c2:	81 60       	ori	r24, 0x01	; 1
 5c4:	80 93 cb 02 	sts	0x02CB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5c8:	84 e9       	ldi	r24, 0x94	; 148
 5ca:	80 93 bc 00 	sts	0x00BC, r24
 5ce:	3a c0       	rjmp	.+116    	; 0x644 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 5d0:	e0 91 ca 02 	lds	r30, 0x02CA
 5d4:	81 e0       	ldi	r24, 0x01	; 1
 5d6:	8e 0f       	add	r24, r30
 5d8:	80 93 ca 02 	sts	0x02CA, r24
 5dc:	80 91 bb 00 	lds	r24, 0x00BB
 5e0:	f0 e0       	ldi	r31, 0x00	; 0
 5e2:	e3 53       	subi	r30, 0x33	; 51
 5e4:	fd 4f       	sbci	r31, 0xFD	; 253
 5e6:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 5e8:	20 91 ca 02 	lds	r18, 0x02CA
 5ec:	30 e0       	ldi	r19, 0x00	; 0
 5ee:	80 91 cc 02 	lds	r24, 0x02CC
 5f2:	90 e0       	ldi	r25, 0x00	; 0
 5f4:	01 97       	sbiw	r24, 0x01	; 1
 5f6:	28 17       	cp	r18, r24
 5f8:	39 07       	cpc	r19, r25
 5fa:	24 f4       	brge	.+8      	; 0x604 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 5fc:	85 ec       	ldi	r24, 0xC5	; 197
 5fe:	80 93 bc 00 	sts	0x00BC, r24
 602:	20 c0       	rjmp	.+64     	; 0x644 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 604:	85 e8       	ldi	r24, 0x85	; 133
 606:	80 93 bc 00 	sts	0x00BC, r24
 60a:	1c c0       	rjmp	.+56     	; 0x644 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 60c:	80 91 bb 00 	lds	r24, 0x00BB
 610:	e0 91 ca 02 	lds	r30, 0x02CA
 614:	f0 e0       	ldi	r31, 0x00	; 0
 616:	e3 53       	subi	r30, 0x33	; 51
 618:	fd 4f       	sbci	r31, 0xFD	; 253
 61a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 61c:	80 91 cb 02 	lds	r24, 0x02CB
 620:	81 60       	ori	r24, 0x01	; 1
 622:	80 93 cb 02 	sts	0x02CB, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 626:	84 e9       	ldi	r24, 0x94	; 148
 628:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 62c:	0b c0       	rjmp	.+22     	; 0x644 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 62e:	85 ea       	ldi	r24, 0xA5	; 165
 630:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 634:	07 c0       	rjmp	.+14     	; 0x644 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 636:	80 91 b9 00 	lds	r24, 0x00B9
 63a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 63e:	84 e0       	ldi	r24, 0x04	; 4
 640:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 644:	ff 91       	pop	r31
 646:	ef 91       	pop	r30
 648:	bf 91       	pop	r27
 64a:	af 91       	pop	r26
 64c:	9f 91       	pop	r25
 64e:	8f 91       	pop	r24
 650:	3f 91       	pop	r19
 652:	2f 91       	pop	r18
 654:	0f 90       	pop	r0
 656:	0b be       	out	0x3b, r0	; 59
 658:	0f 90       	pop	r0
 65a:	0f be       	out	0x3f, r0	; 63
 65c:	0f 90       	pop	r0
 65e:	1f 90       	pop	r1
 660:	18 95       	reti

00000662 <uartTransmit>:

//Transmit data to serial port
void uartTransmit(unsigned char data)
{
	//Wait for empty transmit buffer
	while( !(UCSR0A & (1<<UDRE0)) );
 662:	e0 ec       	ldi	r30, 0xC0	; 192
 664:	f0 e0       	ldi	r31, 0x00	; 0
 666:	90 81       	ld	r25, Z
 668:	95 ff       	sbrs	r25, 5
 66a:	fd cf       	rjmp	.-6      	; 0x666 <uartTransmit+0x4>
	//Put data into buffer, sends the data
	UDR0 = data;
 66c:	80 93 c6 00 	sts	0x00C6, r24
 670:	08 95       	ret

00000672 <uartReceive>:

//Read data from serial port
unsigned char uartReceive()
{
	//Wait for data to be received
	while( !(UCSR0A & (1<<RXC0)) );
 672:	e0 ec       	ldi	r30, 0xC0	; 192
 674:	f0 e0       	ldi	r31, 0x00	; 0
 676:	80 81       	ld	r24, Z
 678:	88 23       	and	r24, r24
 67a:	ec f7       	brge	.-6      	; 0x676 <uartReceive+0x4>
	//Get and return received data from buffer
	return
 67c:	80 91 c6 00 	lds	r24, 0x00C6
	UDR0;
 680:	08 95       	ret

00000682 <uartInit>:
//Initialize values to enable uart communication
void uartInit()
{
	//Set baud rate
	unsigned int baud = UBBR;
	UBRR0H = (unsigned char)(baud>>8);
 682:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = (unsigned char)baud;
 686:	87 e6       	ldi	r24, 0x67	; 103
 688:	80 93 c4 00 	sts	0x00C4, r24
	//Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
 68c:	88 e1       	ldi	r24, 0x18	; 24
 68e:	80 93 c1 00 	sts	0x00C1, r24
	//Set frame format: 8data, 2stop bit
	UCSR0C = (3<<UCSZ00);	
 692:	86 e0       	ldi	r24, 0x06	; 6
 694:	80 93 c2 00 	sts	0x00C2, r24
	//Connect the printf function to self defined uart functions
	fdevopen(uartTransmit, uartReceive);
 698:	69 e3       	ldi	r22, 0x39	; 57
 69a:	73 e0       	ldi	r23, 0x03	; 3
 69c:	81 e3       	ldi	r24, 0x31	; 49
 69e:	93 e0       	ldi	r25, 0x03	; 3
 6a0:	07 c0       	rjmp	.+14     	; 0x6b0 <fdevopen>
 6a2:	08 95       	ret

000006a4 <__tablejump2__>:
 6a4:	ee 0f       	add	r30, r30
 6a6:	ff 1f       	adc	r31, r31

000006a8 <__tablejump__>:
 6a8:	05 90       	lpm	r0, Z+
 6aa:	f4 91       	lpm	r31, Z
 6ac:	e0 2d       	mov	r30, r0
 6ae:	19 94       	eijmp

000006b0 <fdevopen>:
 6b0:	0f 93       	push	r16
 6b2:	1f 93       	push	r17
 6b4:	cf 93       	push	r28
 6b6:	df 93       	push	r29
 6b8:	ec 01       	movw	r28, r24
 6ba:	8b 01       	movw	r16, r22
 6bc:	00 97       	sbiw	r24, 0x00	; 0
 6be:	31 f4       	brne	.+12     	; 0x6cc <fdevopen+0x1c>
 6c0:	61 15       	cp	r22, r1
 6c2:	71 05       	cpc	r23, r1
 6c4:	19 f4       	brne	.+6      	; 0x6cc <fdevopen+0x1c>
 6c6:	80 e0       	ldi	r24, 0x00	; 0
 6c8:	90 e0       	ldi	r25, 0x00	; 0
 6ca:	37 c0       	rjmp	.+110    	; 0x73a <fdevopen+0x8a>
 6cc:	6e e0       	ldi	r22, 0x0E	; 14
 6ce:	70 e0       	ldi	r23, 0x00	; 0
 6d0:	81 e0       	ldi	r24, 0x01	; 1
 6d2:	90 e0       	ldi	r25, 0x00	; 0
 6d4:	63 d2       	rcall	.+1222   	; 0xb9c <calloc>
 6d6:	fc 01       	movw	r30, r24
 6d8:	00 97       	sbiw	r24, 0x00	; 0
 6da:	a9 f3       	breq	.-22     	; 0x6c6 <fdevopen+0x16>
 6dc:	80 e8       	ldi	r24, 0x80	; 128
 6de:	83 83       	std	Z+3, r24	; 0x03
 6e0:	01 15       	cp	r16, r1
 6e2:	11 05       	cpc	r17, r1
 6e4:	71 f0       	breq	.+28     	; 0x702 <fdevopen+0x52>
 6e6:	13 87       	std	Z+11, r17	; 0x0b
 6e8:	02 87       	std	Z+10, r16	; 0x0a
 6ea:	81 e8       	ldi	r24, 0x81	; 129
 6ec:	83 83       	std	Z+3, r24	; 0x03
 6ee:	80 91 d2 02 	lds	r24, 0x02D2
 6f2:	90 91 d3 02 	lds	r25, 0x02D3
 6f6:	89 2b       	or	r24, r25
 6f8:	21 f4       	brne	.+8      	; 0x702 <fdevopen+0x52>
 6fa:	f0 93 d3 02 	sts	0x02D3, r31
 6fe:	e0 93 d2 02 	sts	0x02D2, r30
 702:	20 97       	sbiw	r28, 0x00	; 0
 704:	c9 f0       	breq	.+50     	; 0x738 <fdevopen+0x88>
 706:	d1 87       	std	Z+9, r29	; 0x09
 708:	c0 87       	std	Z+8, r28	; 0x08
 70a:	83 81       	ldd	r24, Z+3	; 0x03
 70c:	82 60       	ori	r24, 0x02	; 2
 70e:	83 83       	std	Z+3, r24	; 0x03
 710:	80 91 d4 02 	lds	r24, 0x02D4
 714:	90 91 d5 02 	lds	r25, 0x02D5
 718:	89 2b       	or	r24, r25
 71a:	71 f4       	brne	.+28     	; 0x738 <fdevopen+0x88>
 71c:	f0 93 d5 02 	sts	0x02D5, r31
 720:	e0 93 d4 02 	sts	0x02D4, r30
 724:	80 91 d6 02 	lds	r24, 0x02D6
 728:	90 91 d7 02 	lds	r25, 0x02D7
 72c:	89 2b       	or	r24, r25
 72e:	21 f4       	brne	.+8      	; 0x738 <fdevopen+0x88>
 730:	f0 93 d7 02 	sts	0x02D7, r31
 734:	e0 93 d6 02 	sts	0x02D6, r30
 738:	cf 01       	movw	r24, r30
 73a:	df 91       	pop	r29
 73c:	cf 91       	pop	r28
 73e:	1f 91       	pop	r17
 740:	0f 91       	pop	r16
 742:	08 95       	ret

00000744 <printf>:
 744:	cf 93       	push	r28
 746:	df 93       	push	r29
 748:	cd b7       	in	r28, 0x3d	; 61
 74a:	de b7       	in	r29, 0x3e	; 62
 74c:	fe 01       	movw	r30, r28
 74e:	36 96       	adiw	r30, 0x06	; 6
 750:	61 91       	ld	r22, Z+
 752:	71 91       	ld	r23, Z+
 754:	af 01       	movw	r20, r30
 756:	80 91 d4 02 	lds	r24, 0x02D4
 75a:	90 91 d5 02 	lds	r25, 0x02D5
 75e:	30 d0       	rcall	.+96     	; 0x7c0 <vfprintf>
 760:	df 91       	pop	r29
 762:	cf 91       	pop	r28
 764:	08 95       	ret

00000766 <puts>:
 766:	0f 93       	push	r16
 768:	1f 93       	push	r17
 76a:	cf 93       	push	r28
 76c:	df 93       	push	r29
 76e:	e0 91 d4 02 	lds	r30, 0x02D4
 772:	f0 91 d5 02 	lds	r31, 0x02D5
 776:	23 81       	ldd	r18, Z+3	; 0x03
 778:	21 ff       	sbrs	r18, 1
 77a:	1b c0       	rjmp	.+54     	; 0x7b2 <puts+0x4c>
 77c:	ec 01       	movw	r28, r24
 77e:	00 e0       	ldi	r16, 0x00	; 0
 780:	10 e0       	ldi	r17, 0x00	; 0
 782:	89 91       	ld	r24, Y+
 784:	60 91 d4 02 	lds	r22, 0x02D4
 788:	70 91 d5 02 	lds	r23, 0x02D5
 78c:	db 01       	movw	r26, r22
 78e:	18 96       	adiw	r26, 0x08	; 8
 790:	ed 91       	ld	r30, X+
 792:	fc 91       	ld	r31, X
 794:	19 97       	sbiw	r26, 0x09	; 9
 796:	88 23       	and	r24, r24
 798:	31 f0       	breq	.+12     	; 0x7a6 <puts+0x40>
 79a:	19 95       	eicall
 79c:	89 2b       	or	r24, r25
 79e:	89 f3       	breq	.-30     	; 0x782 <puts+0x1c>
 7a0:	0f ef       	ldi	r16, 0xFF	; 255
 7a2:	1f ef       	ldi	r17, 0xFF	; 255
 7a4:	ee cf       	rjmp	.-36     	; 0x782 <puts+0x1c>
 7a6:	8a e0       	ldi	r24, 0x0A	; 10
 7a8:	19 95       	eicall
 7aa:	89 2b       	or	r24, r25
 7ac:	11 f4       	brne	.+4      	; 0x7b2 <puts+0x4c>
 7ae:	c8 01       	movw	r24, r16
 7b0:	02 c0       	rjmp	.+4      	; 0x7b6 <puts+0x50>
 7b2:	8f ef       	ldi	r24, 0xFF	; 255
 7b4:	9f ef       	ldi	r25, 0xFF	; 255
 7b6:	df 91       	pop	r29
 7b8:	cf 91       	pop	r28
 7ba:	1f 91       	pop	r17
 7bc:	0f 91       	pop	r16
 7be:	08 95       	ret

000007c0 <vfprintf>:
 7c0:	2f 92       	push	r2
 7c2:	3f 92       	push	r3
 7c4:	4f 92       	push	r4
 7c6:	5f 92       	push	r5
 7c8:	6f 92       	push	r6
 7ca:	7f 92       	push	r7
 7cc:	8f 92       	push	r8
 7ce:	9f 92       	push	r9
 7d0:	af 92       	push	r10
 7d2:	bf 92       	push	r11
 7d4:	cf 92       	push	r12
 7d6:	df 92       	push	r13
 7d8:	ef 92       	push	r14
 7da:	ff 92       	push	r15
 7dc:	0f 93       	push	r16
 7de:	1f 93       	push	r17
 7e0:	cf 93       	push	r28
 7e2:	df 93       	push	r29
 7e4:	cd b7       	in	r28, 0x3d	; 61
 7e6:	de b7       	in	r29, 0x3e	; 62
 7e8:	2c 97       	sbiw	r28, 0x0c	; 12
 7ea:	0f b6       	in	r0, 0x3f	; 63
 7ec:	f8 94       	cli
 7ee:	de bf       	out	0x3e, r29	; 62
 7f0:	0f be       	out	0x3f, r0	; 63
 7f2:	cd bf       	out	0x3d, r28	; 61
 7f4:	7c 01       	movw	r14, r24
 7f6:	6b 01       	movw	r12, r22
 7f8:	8a 01       	movw	r16, r20
 7fa:	fc 01       	movw	r30, r24
 7fc:	17 82       	std	Z+7, r1	; 0x07
 7fe:	16 82       	std	Z+6, r1	; 0x06
 800:	83 81       	ldd	r24, Z+3	; 0x03
 802:	81 ff       	sbrs	r24, 1
 804:	b0 c1       	rjmp	.+864    	; 0xb66 <vfprintf+0x3a6>
 806:	ce 01       	movw	r24, r28
 808:	01 96       	adiw	r24, 0x01	; 1
 80a:	4c 01       	movw	r8, r24
 80c:	f7 01       	movw	r30, r14
 80e:	93 81       	ldd	r25, Z+3	; 0x03
 810:	f6 01       	movw	r30, r12
 812:	93 fd       	sbrc	r25, 3
 814:	85 91       	lpm	r24, Z+
 816:	93 ff       	sbrs	r25, 3
 818:	81 91       	ld	r24, Z+
 81a:	6f 01       	movw	r12, r30
 81c:	88 23       	and	r24, r24
 81e:	09 f4       	brne	.+2      	; 0x822 <vfprintf+0x62>
 820:	9e c1       	rjmp	.+828    	; 0xb5e <vfprintf+0x39e>
 822:	85 32       	cpi	r24, 0x25	; 37
 824:	39 f4       	brne	.+14     	; 0x834 <vfprintf+0x74>
 826:	93 fd       	sbrc	r25, 3
 828:	85 91       	lpm	r24, Z+
 82a:	93 ff       	sbrs	r25, 3
 82c:	81 91       	ld	r24, Z+
 82e:	6f 01       	movw	r12, r30
 830:	85 32       	cpi	r24, 0x25	; 37
 832:	21 f4       	brne	.+8      	; 0x83c <vfprintf+0x7c>
 834:	b7 01       	movw	r22, r14
 836:	90 e0       	ldi	r25, 0x00	; 0
 838:	0f d3       	rcall	.+1566   	; 0xe58 <fputc>
 83a:	e8 cf       	rjmp	.-48     	; 0x80c <vfprintf+0x4c>
 83c:	51 2c       	mov	r5, r1
 83e:	31 2c       	mov	r3, r1
 840:	20 e0       	ldi	r18, 0x00	; 0
 842:	20 32       	cpi	r18, 0x20	; 32
 844:	a0 f4       	brcc	.+40     	; 0x86e <vfprintf+0xae>
 846:	8b 32       	cpi	r24, 0x2B	; 43
 848:	69 f0       	breq	.+26     	; 0x864 <vfprintf+0xa4>
 84a:	30 f4       	brcc	.+12     	; 0x858 <vfprintf+0x98>
 84c:	80 32       	cpi	r24, 0x20	; 32
 84e:	59 f0       	breq	.+22     	; 0x866 <vfprintf+0xa6>
 850:	83 32       	cpi	r24, 0x23	; 35
 852:	69 f4       	brne	.+26     	; 0x86e <vfprintf+0xae>
 854:	20 61       	ori	r18, 0x10	; 16
 856:	2c c0       	rjmp	.+88     	; 0x8b0 <vfprintf+0xf0>
 858:	8d 32       	cpi	r24, 0x2D	; 45
 85a:	39 f0       	breq	.+14     	; 0x86a <vfprintf+0xaa>
 85c:	80 33       	cpi	r24, 0x30	; 48
 85e:	39 f4       	brne	.+14     	; 0x86e <vfprintf+0xae>
 860:	21 60       	ori	r18, 0x01	; 1
 862:	26 c0       	rjmp	.+76     	; 0x8b0 <vfprintf+0xf0>
 864:	22 60       	ori	r18, 0x02	; 2
 866:	24 60       	ori	r18, 0x04	; 4
 868:	23 c0       	rjmp	.+70     	; 0x8b0 <vfprintf+0xf0>
 86a:	28 60       	ori	r18, 0x08	; 8
 86c:	21 c0       	rjmp	.+66     	; 0x8b0 <vfprintf+0xf0>
 86e:	27 fd       	sbrc	r18, 7
 870:	27 c0       	rjmp	.+78     	; 0x8c0 <vfprintf+0x100>
 872:	30 ed       	ldi	r19, 0xD0	; 208
 874:	38 0f       	add	r19, r24
 876:	3a 30       	cpi	r19, 0x0A	; 10
 878:	78 f4       	brcc	.+30     	; 0x898 <vfprintf+0xd8>
 87a:	26 ff       	sbrs	r18, 6
 87c:	06 c0       	rjmp	.+12     	; 0x88a <vfprintf+0xca>
 87e:	fa e0       	ldi	r31, 0x0A	; 10
 880:	5f 9e       	mul	r5, r31
 882:	30 0d       	add	r19, r0
 884:	11 24       	eor	r1, r1
 886:	53 2e       	mov	r5, r19
 888:	13 c0       	rjmp	.+38     	; 0x8b0 <vfprintf+0xf0>
 88a:	8a e0       	ldi	r24, 0x0A	; 10
 88c:	38 9e       	mul	r3, r24
 88e:	30 0d       	add	r19, r0
 890:	11 24       	eor	r1, r1
 892:	33 2e       	mov	r3, r19
 894:	20 62       	ori	r18, 0x20	; 32
 896:	0c c0       	rjmp	.+24     	; 0x8b0 <vfprintf+0xf0>
 898:	8e 32       	cpi	r24, 0x2E	; 46
 89a:	21 f4       	brne	.+8      	; 0x8a4 <vfprintf+0xe4>
 89c:	26 fd       	sbrc	r18, 6
 89e:	5f c1       	rjmp	.+702    	; 0xb5e <vfprintf+0x39e>
 8a0:	20 64       	ori	r18, 0x40	; 64
 8a2:	06 c0       	rjmp	.+12     	; 0x8b0 <vfprintf+0xf0>
 8a4:	8c 36       	cpi	r24, 0x6C	; 108
 8a6:	11 f4       	brne	.+4      	; 0x8ac <vfprintf+0xec>
 8a8:	20 68       	ori	r18, 0x80	; 128
 8aa:	02 c0       	rjmp	.+4      	; 0x8b0 <vfprintf+0xf0>
 8ac:	88 36       	cpi	r24, 0x68	; 104
 8ae:	41 f4       	brne	.+16     	; 0x8c0 <vfprintf+0x100>
 8b0:	f6 01       	movw	r30, r12
 8b2:	93 fd       	sbrc	r25, 3
 8b4:	85 91       	lpm	r24, Z+
 8b6:	93 ff       	sbrs	r25, 3
 8b8:	81 91       	ld	r24, Z+
 8ba:	6f 01       	movw	r12, r30
 8bc:	81 11       	cpse	r24, r1
 8be:	c1 cf       	rjmp	.-126    	; 0x842 <vfprintf+0x82>
 8c0:	98 2f       	mov	r25, r24
 8c2:	9f 7d       	andi	r25, 0xDF	; 223
 8c4:	95 54       	subi	r25, 0x45	; 69
 8c6:	93 30       	cpi	r25, 0x03	; 3
 8c8:	28 f4       	brcc	.+10     	; 0x8d4 <vfprintf+0x114>
 8ca:	0c 5f       	subi	r16, 0xFC	; 252
 8cc:	1f 4f       	sbci	r17, 0xFF	; 255
 8ce:	ff e3       	ldi	r31, 0x3F	; 63
 8d0:	f9 83       	std	Y+1, r31	; 0x01
 8d2:	0d c0       	rjmp	.+26     	; 0x8ee <vfprintf+0x12e>
 8d4:	83 36       	cpi	r24, 0x63	; 99
 8d6:	31 f0       	breq	.+12     	; 0x8e4 <vfprintf+0x124>
 8d8:	83 37       	cpi	r24, 0x73	; 115
 8da:	71 f0       	breq	.+28     	; 0x8f8 <vfprintf+0x138>
 8dc:	83 35       	cpi	r24, 0x53	; 83
 8de:	09 f0       	breq	.+2      	; 0x8e2 <vfprintf+0x122>
 8e0:	57 c0       	rjmp	.+174    	; 0x990 <vfprintf+0x1d0>
 8e2:	21 c0       	rjmp	.+66     	; 0x926 <vfprintf+0x166>
 8e4:	f8 01       	movw	r30, r16
 8e6:	80 81       	ld	r24, Z
 8e8:	89 83       	std	Y+1, r24	; 0x01
 8ea:	0e 5f       	subi	r16, 0xFE	; 254
 8ec:	1f 4f       	sbci	r17, 0xFF	; 255
 8ee:	44 24       	eor	r4, r4
 8f0:	43 94       	inc	r4
 8f2:	51 2c       	mov	r5, r1
 8f4:	54 01       	movw	r10, r8
 8f6:	14 c0       	rjmp	.+40     	; 0x920 <vfprintf+0x160>
 8f8:	38 01       	movw	r6, r16
 8fa:	f2 e0       	ldi	r31, 0x02	; 2
 8fc:	6f 0e       	add	r6, r31
 8fe:	71 1c       	adc	r7, r1
 900:	f8 01       	movw	r30, r16
 902:	a0 80       	ld	r10, Z
 904:	b1 80       	ldd	r11, Z+1	; 0x01
 906:	26 ff       	sbrs	r18, 6
 908:	03 c0       	rjmp	.+6      	; 0x910 <vfprintf+0x150>
 90a:	65 2d       	mov	r22, r5
 90c:	70 e0       	ldi	r23, 0x00	; 0
 90e:	02 c0       	rjmp	.+4      	; 0x914 <vfprintf+0x154>
 910:	6f ef       	ldi	r22, 0xFF	; 255
 912:	7f ef       	ldi	r23, 0xFF	; 255
 914:	c5 01       	movw	r24, r10
 916:	2c 87       	std	Y+12, r18	; 0x0c
 918:	94 d2       	rcall	.+1320   	; 0xe42 <strnlen>
 91a:	2c 01       	movw	r4, r24
 91c:	83 01       	movw	r16, r6
 91e:	2c 85       	ldd	r18, Y+12	; 0x0c
 920:	2f 77       	andi	r18, 0x7F	; 127
 922:	22 2e       	mov	r2, r18
 924:	16 c0       	rjmp	.+44     	; 0x952 <vfprintf+0x192>
 926:	38 01       	movw	r6, r16
 928:	f2 e0       	ldi	r31, 0x02	; 2
 92a:	6f 0e       	add	r6, r31
 92c:	71 1c       	adc	r7, r1
 92e:	f8 01       	movw	r30, r16
 930:	a0 80       	ld	r10, Z
 932:	b1 80       	ldd	r11, Z+1	; 0x01
 934:	26 ff       	sbrs	r18, 6
 936:	03 c0       	rjmp	.+6      	; 0x93e <vfprintf+0x17e>
 938:	65 2d       	mov	r22, r5
 93a:	70 e0       	ldi	r23, 0x00	; 0
 93c:	02 c0       	rjmp	.+4      	; 0x942 <vfprintf+0x182>
 93e:	6f ef       	ldi	r22, 0xFF	; 255
 940:	7f ef       	ldi	r23, 0xFF	; 255
 942:	c5 01       	movw	r24, r10
 944:	2c 87       	std	Y+12, r18	; 0x0c
 946:	6b d2       	rcall	.+1238   	; 0xe1e <strnlen_P>
 948:	2c 01       	movw	r4, r24
 94a:	2c 85       	ldd	r18, Y+12	; 0x0c
 94c:	20 68       	ori	r18, 0x80	; 128
 94e:	22 2e       	mov	r2, r18
 950:	83 01       	movw	r16, r6
 952:	23 fc       	sbrc	r2, 3
 954:	19 c0       	rjmp	.+50     	; 0x988 <vfprintf+0x1c8>
 956:	83 2d       	mov	r24, r3
 958:	90 e0       	ldi	r25, 0x00	; 0
 95a:	48 16       	cp	r4, r24
 95c:	59 06       	cpc	r5, r25
 95e:	a0 f4       	brcc	.+40     	; 0x988 <vfprintf+0x1c8>
 960:	b7 01       	movw	r22, r14
 962:	80 e2       	ldi	r24, 0x20	; 32
 964:	90 e0       	ldi	r25, 0x00	; 0
 966:	78 d2       	rcall	.+1264   	; 0xe58 <fputc>
 968:	3a 94       	dec	r3
 96a:	f5 cf       	rjmp	.-22     	; 0x956 <vfprintf+0x196>
 96c:	f5 01       	movw	r30, r10
 96e:	27 fc       	sbrc	r2, 7
 970:	85 91       	lpm	r24, Z+
 972:	27 fe       	sbrs	r2, 7
 974:	81 91       	ld	r24, Z+
 976:	5f 01       	movw	r10, r30
 978:	b7 01       	movw	r22, r14
 97a:	90 e0       	ldi	r25, 0x00	; 0
 97c:	6d d2       	rcall	.+1242   	; 0xe58 <fputc>
 97e:	31 10       	cpse	r3, r1
 980:	3a 94       	dec	r3
 982:	f1 e0       	ldi	r31, 0x01	; 1
 984:	4f 1a       	sub	r4, r31
 986:	51 08       	sbc	r5, r1
 988:	41 14       	cp	r4, r1
 98a:	51 04       	cpc	r5, r1
 98c:	79 f7       	brne	.-34     	; 0x96c <vfprintf+0x1ac>
 98e:	de c0       	rjmp	.+444    	; 0xb4c <vfprintf+0x38c>
 990:	84 36       	cpi	r24, 0x64	; 100
 992:	11 f0       	breq	.+4      	; 0x998 <vfprintf+0x1d8>
 994:	89 36       	cpi	r24, 0x69	; 105
 996:	31 f5       	brne	.+76     	; 0x9e4 <vfprintf+0x224>
 998:	f8 01       	movw	r30, r16
 99a:	27 ff       	sbrs	r18, 7
 99c:	07 c0       	rjmp	.+14     	; 0x9ac <vfprintf+0x1ec>
 99e:	60 81       	ld	r22, Z
 9a0:	71 81       	ldd	r23, Z+1	; 0x01
 9a2:	82 81       	ldd	r24, Z+2	; 0x02
 9a4:	93 81       	ldd	r25, Z+3	; 0x03
 9a6:	0c 5f       	subi	r16, 0xFC	; 252
 9a8:	1f 4f       	sbci	r17, 0xFF	; 255
 9aa:	08 c0       	rjmp	.+16     	; 0x9bc <vfprintf+0x1fc>
 9ac:	60 81       	ld	r22, Z
 9ae:	71 81       	ldd	r23, Z+1	; 0x01
 9b0:	88 27       	eor	r24, r24
 9b2:	77 fd       	sbrc	r23, 7
 9b4:	80 95       	com	r24
 9b6:	98 2f       	mov	r25, r24
 9b8:	0e 5f       	subi	r16, 0xFE	; 254
 9ba:	1f 4f       	sbci	r17, 0xFF	; 255
 9bc:	2f 76       	andi	r18, 0x6F	; 111
 9be:	b2 2e       	mov	r11, r18
 9c0:	97 ff       	sbrs	r25, 7
 9c2:	09 c0       	rjmp	.+18     	; 0x9d6 <vfprintf+0x216>
 9c4:	90 95       	com	r25
 9c6:	80 95       	com	r24
 9c8:	70 95       	com	r23
 9ca:	61 95       	neg	r22
 9cc:	7f 4f       	sbci	r23, 0xFF	; 255
 9ce:	8f 4f       	sbci	r24, 0xFF	; 255
 9d0:	9f 4f       	sbci	r25, 0xFF	; 255
 9d2:	20 68       	ori	r18, 0x80	; 128
 9d4:	b2 2e       	mov	r11, r18
 9d6:	2a e0       	ldi	r18, 0x0A	; 10
 9d8:	30 e0       	ldi	r19, 0x00	; 0
 9da:	a4 01       	movw	r20, r8
 9dc:	6f d2       	rcall	.+1246   	; 0xebc <__ultoa_invert>
 9de:	a8 2e       	mov	r10, r24
 9e0:	a8 18       	sub	r10, r8
 9e2:	43 c0       	rjmp	.+134    	; 0xa6a <vfprintf+0x2aa>
 9e4:	85 37       	cpi	r24, 0x75	; 117
 9e6:	29 f4       	brne	.+10     	; 0x9f2 <vfprintf+0x232>
 9e8:	2f 7e       	andi	r18, 0xEF	; 239
 9ea:	b2 2e       	mov	r11, r18
 9ec:	2a e0       	ldi	r18, 0x0A	; 10
 9ee:	30 e0       	ldi	r19, 0x00	; 0
 9f0:	25 c0       	rjmp	.+74     	; 0xa3c <vfprintf+0x27c>
 9f2:	f2 2f       	mov	r31, r18
 9f4:	f9 7f       	andi	r31, 0xF9	; 249
 9f6:	bf 2e       	mov	r11, r31
 9f8:	8f 36       	cpi	r24, 0x6F	; 111
 9fa:	c1 f0       	breq	.+48     	; 0xa2c <vfprintf+0x26c>
 9fc:	18 f4       	brcc	.+6      	; 0xa04 <vfprintf+0x244>
 9fe:	88 35       	cpi	r24, 0x58	; 88
 a00:	79 f0       	breq	.+30     	; 0xa20 <vfprintf+0x260>
 a02:	ad c0       	rjmp	.+346    	; 0xb5e <vfprintf+0x39e>
 a04:	80 37       	cpi	r24, 0x70	; 112
 a06:	19 f0       	breq	.+6      	; 0xa0e <vfprintf+0x24e>
 a08:	88 37       	cpi	r24, 0x78	; 120
 a0a:	21 f0       	breq	.+8      	; 0xa14 <vfprintf+0x254>
 a0c:	a8 c0       	rjmp	.+336    	; 0xb5e <vfprintf+0x39e>
 a0e:	2f 2f       	mov	r18, r31
 a10:	20 61       	ori	r18, 0x10	; 16
 a12:	b2 2e       	mov	r11, r18
 a14:	b4 fe       	sbrs	r11, 4
 a16:	0d c0       	rjmp	.+26     	; 0xa32 <vfprintf+0x272>
 a18:	8b 2d       	mov	r24, r11
 a1a:	84 60       	ori	r24, 0x04	; 4
 a1c:	b8 2e       	mov	r11, r24
 a1e:	09 c0       	rjmp	.+18     	; 0xa32 <vfprintf+0x272>
 a20:	24 ff       	sbrs	r18, 4
 a22:	0a c0       	rjmp	.+20     	; 0xa38 <vfprintf+0x278>
 a24:	9f 2f       	mov	r25, r31
 a26:	96 60       	ori	r25, 0x06	; 6
 a28:	b9 2e       	mov	r11, r25
 a2a:	06 c0       	rjmp	.+12     	; 0xa38 <vfprintf+0x278>
 a2c:	28 e0       	ldi	r18, 0x08	; 8
 a2e:	30 e0       	ldi	r19, 0x00	; 0
 a30:	05 c0       	rjmp	.+10     	; 0xa3c <vfprintf+0x27c>
 a32:	20 e1       	ldi	r18, 0x10	; 16
 a34:	30 e0       	ldi	r19, 0x00	; 0
 a36:	02 c0       	rjmp	.+4      	; 0xa3c <vfprintf+0x27c>
 a38:	20 e1       	ldi	r18, 0x10	; 16
 a3a:	32 e0       	ldi	r19, 0x02	; 2
 a3c:	f8 01       	movw	r30, r16
 a3e:	b7 fe       	sbrs	r11, 7
 a40:	07 c0       	rjmp	.+14     	; 0xa50 <vfprintf+0x290>
 a42:	60 81       	ld	r22, Z
 a44:	71 81       	ldd	r23, Z+1	; 0x01
 a46:	82 81       	ldd	r24, Z+2	; 0x02
 a48:	93 81       	ldd	r25, Z+3	; 0x03
 a4a:	0c 5f       	subi	r16, 0xFC	; 252
 a4c:	1f 4f       	sbci	r17, 0xFF	; 255
 a4e:	06 c0       	rjmp	.+12     	; 0xa5c <vfprintf+0x29c>
 a50:	60 81       	ld	r22, Z
 a52:	71 81       	ldd	r23, Z+1	; 0x01
 a54:	80 e0       	ldi	r24, 0x00	; 0
 a56:	90 e0       	ldi	r25, 0x00	; 0
 a58:	0e 5f       	subi	r16, 0xFE	; 254
 a5a:	1f 4f       	sbci	r17, 0xFF	; 255
 a5c:	a4 01       	movw	r20, r8
 a5e:	2e d2       	rcall	.+1116   	; 0xebc <__ultoa_invert>
 a60:	a8 2e       	mov	r10, r24
 a62:	a8 18       	sub	r10, r8
 a64:	fb 2d       	mov	r31, r11
 a66:	ff 77       	andi	r31, 0x7F	; 127
 a68:	bf 2e       	mov	r11, r31
 a6a:	b6 fe       	sbrs	r11, 6
 a6c:	0b c0       	rjmp	.+22     	; 0xa84 <vfprintf+0x2c4>
 a6e:	2b 2d       	mov	r18, r11
 a70:	2e 7f       	andi	r18, 0xFE	; 254
 a72:	a5 14       	cp	r10, r5
 a74:	50 f4       	brcc	.+20     	; 0xa8a <vfprintf+0x2ca>
 a76:	b4 fe       	sbrs	r11, 4
 a78:	0a c0       	rjmp	.+20     	; 0xa8e <vfprintf+0x2ce>
 a7a:	b2 fc       	sbrc	r11, 2
 a7c:	08 c0       	rjmp	.+16     	; 0xa8e <vfprintf+0x2ce>
 a7e:	2b 2d       	mov	r18, r11
 a80:	2e 7e       	andi	r18, 0xEE	; 238
 a82:	05 c0       	rjmp	.+10     	; 0xa8e <vfprintf+0x2ce>
 a84:	7a 2c       	mov	r7, r10
 a86:	2b 2d       	mov	r18, r11
 a88:	03 c0       	rjmp	.+6      	; 0xa90 <vfprintf+0x2d0>
 a8a:	7a 2c       	mov	r7, r10
 a8c:	01 c0       	rjmp	.+2      	; 0xa90 <vfprintf+0x2d0>
 a8e:	75 2c       	mov	r7, r5
 a90:	24 ff       	sbrs	r18, 4
 a92:	0d c0       	rjmp	.+26     	; 0xaae <vfprintf+0x2ee>
 a94:	fe 01       	movw	r30, r28
 a96:	ea 0d       	add	r30, r10
 a98:	f1 1d       	adc	r31, r1
 a9a:	80 81       	ld	r24, Z
 a9c:	80 33       	cpi	r24, 0x30	; 48
 a9e:	11 f4       	brne	.+4      	; 0xaa4 <vfprintf+0x2e4>
 aa0:	29 7e       	andi	r18, 0xE9	; 233
 aa2:	09 c0       	rjmp	.+18     	; 0xab6 <vfprintf+0x2f6>
 aa4:	22 ff       	sbrs	r18, 2
 aa6:	06 c0       	rjmp	.+12     	; 0xab4 <vfprintf+0x2f4>
 aa8:	73 94       	inc	r7
 aaa:	73 94       	inc	r7
 aac:	04 c0       	rjmp	.+8      	; 0xab6 <vfprintf+0x2f6>
 aae:	82 2f       	mov	r24, r18
 ab0:	86 78       	andi	r24, 0x86	; 134
 ab2:	09 f0       	breq	.+2      	; 0xab6 <vfprintf+0x2f6>
 ab4:	73 94       	inc	r7
 ab6:	23 fd       	sbrc	r18, 3
 ab8:	12 c0       	rjmp	.+36     	; 0xade <vfprintf+0x31e>
 aba:	20 ff       	sbrs	r18, 0
 abc:	06 c0       	rjmp	.+12     	; 0xaca <vfprintf+0x30a>
 abe:	5a 2c       	mov	r5, r10
 ac0:	73 14       	cp	r7, r3
 ac2:	18 f4       	brcc	.+6      	; 0xaca <vfprintf+0x30a>
 ac4:	53 0c       	add	r5, r3
 ac6:	57 18       	sub	r5, r7
 ac8:	73 2c       	mov	r7, r3
 aca:	73 14       	cp	r7, r3
 acc:	60 f4       	brcc	.+24     	; 0xae6 <vfprintf+0x326>
 ace:	b7 01       	movw	r22, r14
 ad0:	80 e2       	ldi	r24, 0x20	; 32
 ad2:	90 e0       	ldi	r25, 0x00	; 0
 ad4:	2c 87       	std	Y+12, r18	; 0x0c
 ad6:	c0 d1       	rcall	.+896    	; 0xe58 <fputc>
 ad8:	73 94       	inc	r7
 ada:	2c 85       	ldd	r18, Y+12	; 0x0c
 adc:	f6 cf       	rjmp	.-20     	; 0xaca <vfprintf+0x30a>
 ade:	73 14       	cp	r7, r3
 ae0:	10 f4       	brcc	.+4      	; 0xae6 <vfprintf+0x326>
 ae2:	37 18       	sub	r3, r7
 ae4:	01 c0       	rjmp	.+2      	; 0xae8 <vfprintf+0x328>
 ae6:	31 2c       	mov	r3, r1
 ae8:	24 ff       	sbrs	r18, 4
 aea:	11 c0       	rjmp	.+34     	; 0xb0e <vfprintf+0x34e>
 aec:	b7 01       	movw	r22, r14
 aee:	80 e3       	ldi	r24, 0x30	; 48
 af0:	90 e0       	ldi	r25, 0x00	; 0
 af2:	2c 87       	std	Y+12, r18	; 0x0c
 af4:	b1 d1       	rcall	.+866    	; 0xe58 <fputc>
 af6:	2c 85       	ldd	r18, Y+12	; 0x0c
 af8:	22 ff       	sbrs	r18, 2
 afa:	16 c0       	rjmp	.+44     	; 0xb28 <vfprintf+0x368>
 afc:	21 ff       	sbrs	r18, 1
 afe:	03 c0       	rjmp	.+6      	; 0xb06 <vfprintf+0x346>
 b00:	88 e5       	ldi	r24, 0x58	; 88
 b02:	90 e0       	ldi	r25, 0x00	; 0
 b04:	02 c0       	rjmp	.+4      	; 0xb0a <vfprintf+0x34a>
 b06:	88 e7       	ldi	r24, 0x78	; 120
 b08:	90 e0       	ldi	r25, 0x00	; 0
 b0a:	b7 01       	movw	r22, r14
 b0c:	0c c0       	rjmp	.+24     	; 0xb26 <vfprintf+0x366>
 b0e:	82 2f       	mov	r24, r18
 b10:	86 78       	andi	r24, 0x86	; 134
 b12:	51 f0       	breq	.+20     	; 0xb28 <vfprintf+0x368>
 b14:	21 fd       	sbrc	r18, 1
 b16:	02 c0       	rjmp	.+4      	; 0xb1c <vfprintf+0x35c>
 b18:	80 e2       	ldi	r24, 0x20	; 32
 b1a:	01 c0       	rjmp	.+2      	; 0xb1e <vfprintf+0x35e>
 b1c:	8b e2       	ldi	r24, 0x2B	; 43
 b1e:	27 fd       	sbrc	r18, 7
 b20:	8d e2       	ldi	r24, 0x2D	; 45
 b22:	b7 01       	movw	r22, r14
 b24:	90 e0       	ldi	r25, 0x00	; 0
 b26:	98 d1       	rcall	.+816    	; 0xe58 <fputc>
 b28:	a5 14       	cp	r10, r5
 b2a:	30 f4       	brcc	.+12     	; 0xb38 <vfprintf+0x378>
 b2c:	b7 01       	movw	r22, r14
 b2e:	80 e3       	ldi	r24, 0x30	; 48
 b30:	90 e0       	ldi	r25, 0x00	; 0
 b32:	92 d1       	rcall	.+804    	; 0xe58 <fputc>
 b34:	5a 94       	dec	r5
 b36:	f8 cf       	rjmp	.-16     	; 0xb28 <vfprintf+0x368>
 b38:	aa 94       	dec	r10
 b3a:	f4 01       	movw	r30, r8
 b3c:	ea 0d       	add	r30, r10
 b3e:	f1 1d       	adc	r31, r1
 b40:	80 81       	ld	r24, Z
 b42:	b7 01       	movw	r22, r14
 b44:	90 e0       	ldi	r25, 0x00	; 0
 b46:	88 d1       	rcall	.+784    	; 0xe58 <fputc>
 b48:	a1 10       	cpse	r10, r1
 b4a:	f6 cf       	rjmp	.-20     	; 0xb38 <vfprintf+0x378>
 b4c:	33 20       	and	r3, r3
 b4e:	09 f4       	brne	.+2      	; 0xb52 <vfprintf+0x392>
 b50:	5d ce       	rjmp	.-838    	; 0x80c <vfprintf+0x4c>
 b52:	b7 01       	movw	r22, r14
 b54:	80 e2       	ldi	r24, 0x20	; 32
 b56:	90 e0       	ldi	r25, 0x00	; 0
 b58:	7f d1       	rcall	.+766    	; 0xe58 <fputc>
 b5a:	3a 94       	dec	r3
 b5c:	f7 cf       	rjmp	.-18     	; 0xb4c <vfprintf+0x38c>
 b5e:	f7 01       	movw	r30, r14
 b60:	86 81       	ldd	r24, Z+6	; 0x06
 b62:	97 81       	ldd	r25, Z+7	; 0x07
 b64:	02 c0       	rjmp	.+4      	; 0xb6a <vfprintf+0x3aa>
 b66:	8f ef       	ldi	r24, 0xFF	; 255
 b68:	9f ef       	ldi	r25, 0xFF	; 255
 b6a:	2c 96       	adiw	r28, 0x0c	; 12
 b6c:	0f b6       	in	r0, 0x3f	; 63
 b6e:	f8 94       	cli
 b70:	de bf       	out	0x3e, r29	; 62
 b72:	0f be       	out	0x3f, r0	; 63
 b74:	cd bf       	out	0x3d, r28	; 61
 b76:	df 91       	pop	r29
 b78:	cf 91       	pop	r28
 b7a:	1f 91       	pop	r17
 b7c:	0f 91       	pop	r16
 b7e:	ff 90       	pop	r15
 b80:	ef 90       	pop	r14
 b82:	df 90       	pop	r13
 b84:	cf 90       	pop	r12
 b86:	bf 90       	pop	r11
 b88:	af 90       	pop	r10
 b8a:	9f 90       	pop	r9
 b8c:	8f 90       	pop	r8
 b8e:	7f 90       	pop	r7
 b90:	6f 90       	pop	r6
 b92:	5f 90       	pop	r5
 b94:	4f 90       	pop	r4
 b96:	3f 90       	pop	r3
 b98:	2f 90       	pop	r2
 b9a:	08 95       	ret

00000b9c <calloc>:
 b9c:	0f 93       	push	r16
 b9e:	1f 93       	push	r17
 ba0:	cf 93       	push	r28
 ba2:	df 93       	push	r29
 ba4:	86 9f       	mul	r24, r22
 ba6:	80 01       	movw	r16, r0
 ba8:	87 9f       	mul	r24, r23
 baa:	10 0d       	add	r17, r0
 bac:	96 9f       	mul	r25, r22
 bae:	10 0d       	add	r17, r0
 bb0:	11 24       	eor	r1, r1
 bb2:	c8 01       	movw	r24, r16
 bb4:	0d d0       	rcall	.+26     	; 0xbd0 <malloc>
 bb6:	ec 01       	movw	r28, r24
 bb8:	00 97       	sbiw	r24, 0x00	; 0
 bba:	21 f0       	breq	.+8      	; 0xbc4 <calloc+0x28>
 bbc:	a8 01       	movw	r20, r16
 bbe:	60 e0       	ldi	r22, 0x00	; 0
 bc0:	70 e0       	ldi	r23, 0x00	; 0
 bc2:	38 d1       	rcall	.+624    	; 0xe34 <memset>
 bc4:	ce 01       	movw	r24, r28
 bc6:	df 91       	pop	r29
 bc8:	cf 91       	pop	r28
 bca:	1f 91       	pop	r17
 bcc:	0f 91       	pop	r16
 bce:	08 95       	ret

00000bd0 <malloc>:
 bd0:	cf 93       	push	r28
 bd2:	df 93       	push	r29
 bd4:	82 30       	cpi	r24, 0x02	; 2
 bd6:	91 05       	cpc	r25, r1
 bd8:	10 f4       	brcc	.+4      	; 0xbde <malloc+0xe>
 bda:	82 e0       	ldi	r24, 0x02	; 2
 bdc:	90 e0       	ldi	r25, 0x00	; 0
 bde:	e0 91 da 02 	lds	r30, 0x02DA
 be2:	f0 91 db 02 	lds	r31, 0x02DB
 be6:	20 e0       	ldi	r18, 0x00	; 0
 be8:	30 e0       	ldi	r19, 0x00	; 0
 bea:	a0 e0       	ldi	r26, 0x00	; 0
 bec:	b0 e0       	ldi	r27, 0x00	; 0
 bee:	30 97       	sbiw	r30, 0x00	; 0
 bf0:	39 f1       	breq	.+78     	; 0xc40 <malloc+0x70>
 bf2:	40 81       	ld	r20, Z
 bf4:	51 81       	ldd	r21, Z+1	; 0x01
 bf6:	48 17       	cp	r20, r24
 bf8:	59 07       	cpc	r21, r25
 bfa:	b8 f0       	brcs	.+46     	; 0xc2a <malloc+0x5a>
 bfc:	48 17       	cp	r20, r24
 bfe:	59 07       	cpc	r21, r25
 c00:	71 f4       	brne	.+28     	; 0xc1e <malloc+0x4e>
 c02:	82 81       	ldd	r24, Z+2	; 0x02
 c04:	93 81       	ldd	r25, Z+3	; 0x03
 c06:	10 97       	sbiw	r26, 0x00	; 0
 c08:	29 f0       	breq	.+10     	; 0xc14 <malloc+0x44>
 c0a:	13 96       	adiw	r26, 0x03	; 3
 c0c:	9c 93       	st	X, r25
 c0e:	8e 93       	st	-X, r24
 c10:	12 97       	sbiw	r26, 0x02	; 2
 c12:	2c c0       	rjmp	.+88     	; 0xc6c <malloc+0x9c>
 c14:	90 93 db 02 	sts	0x02DB, r25
 c18:	80 93 da 02 	sts	0x02DA, r24
 c1c:	27 c0       	rjmp	.+78     	; 0xc6c <malloc+0x9c>
 c1e:	21 15       	cp	r18, r1
 c20:	31 05       	cpc	r19, r1
 c22:	31 f0       	breq	.+12     	; 0xc30 <malloc+0x60>
 c24:	42 17       	cp	r20, r18
 c26:	53 07       	cpc	r21, r19
 c28:	18 f0       	brcs	.+6      	; 0xc30 <malloc+0x60>
 c2a:	a9 01       	movw	r20, r18
 c2c:	db 01       	movw	r26, r22
 c2e:	01 c0       	rjmp	.+2      	; 0xc32 <malloc+0x62>
 c30:	ef 01       	movw	r28, r30
 c32:	9a 01       	movw	r18, r20
 c34:	bd 01       	movw	r22, r26
 c36:	df 01       	movw	r26, r30
 c38:	02 80       	ldd	r0, Z+2	; 0x02
 c3a:	f3 81       	ldd	r31, Z+3	; 0x03
 c3c:	e0 2d       	mov	r30, r0
 c3e:	d7 cf       	rjmp	.-82     	; 0xbee <malloc+0x1e>
 c40:	21 15       	cp	r18, r1
 c42:	31 05       	cpc	r19, r1
 c44:	f9 f0       	breq	.+62     	; 0xc84 <malloc+0xb4>
 c46:	28 1b       	sub	r18, r24
 c48:	39 0b       	sbc	r19, r25
 c4a:	24 30       	cpi	r18, 0x04	; 4
 c4c:	31 05       	cpc	r19, r1
 c4e:	80 f4       	brcc	.+32     	; 0xc70 <malloc+0xa0>
 c50:	8a 81       	ldd	r24, Y+2	; 0x02
 c52:	9b 81       	ldd	r25, Y+3	; 0x03
 c54:	61 15       	cp	r22, r1
 c56:	71 05       	cpc	r23, r1
 c58:	21 f0       	breq	.+8      	; 0xc62 <malloc+0x92>
 c5a:	fb 01       	movw	r30, r22
 c5c:	93 83       	std	Z+3, r25	; 0x03
 c5e:	82 83       	std	Z+2, r24	; 0x02
 c60:	04 c0       	rjmp	.+8      	; 0xc6a <malloc+0x9a>
 c62:	90 93 db 02 	sts	0x02DB, r25
 c66:	80 93 da 02 	sts	0x02DA, r24
 c6a:	fe 01       	movw	r30, r28
 c6c:	32 96       	adiw	r30, 0x02	; 2
 c6e:	44 c0       	rjmp	.+136    	; 0xcf8 <malloc+0x128>
 c70:	fe 01       	movw	r30, r28
 c72:	e2 0f       	add	r30, r18
 c74:	f3 1f       	adc	r31, r19
 c76:	81 93       	st	Z+, r24
 c78:	91 93       	st	Z+, r25
 c7a:	22 50       	subi	r18, 0x02	; 2
 c7c:	31 09       	sbc	r19, r1
 c7e:	39 83       	std	Y+1, r19	; 0x01
 c80:	28 83       	st	Y, r18
 c82:	3a c0       	rjmp	.+116    	; 0xcf8 <malloc+0x128>
 c84:	20 91 d8 02 	lds	r18, 0x02D8
 c88:	30 91 d9 02 	lds	r19, 0x02D9
 c8c:	23 2b       	or	r18, r19
 c8e:	41 f4       	brne	.+16     	; 0xca0 <malloc+0xd0>
 c90:	20 91 02 02 	lds	r18, 0x0202
 c94:	30 91 03 02 	lds	r19, 0x0203
 c98:	30 93 d9 02 	sts	0x02D9, r19
 c9c:	20 93 d8 02 	sts	0x02D8, r18
 ca0:	20 91 00 02 	lds	r18, 0x0200
 ca4:	30 91 01 02 	lds	r19, 0x0201
 ca8:	21 15       	cp	r18, r1
 caa:	31 05       	cpc	r19, r1
 cac:	41 f4       	brne	.+16     	; 0xcbe <malloc+0xee>
 cae:	2d b7       	in	r18, 0x3d	; 61
 cb0:	3e b7       	in	r19, 0x3e	; 62
 cb2:	40 91 04 02 	lds	r20, 0x0204
 cb6:	50 91 05 02 	lds	r21, 0x0205
 cba:	24 1b       	sub	r18, r20
 cbc:	35 0b       	sbc	r19, r21
 cbe:	e0 91 d8 02 	lds	r30, 0x02D8
 cc2:	f0 91 d9 02 	lds	r31, 0x02D9
 cc6:	e2 17       	cp	r30, r18
 cc8:	f3 07       	cpc	r31, r19
 cca:	a0 f4       	brcc	.+40     	; 0xcf4 <malloc+0x124>
 ccc:	2e 1b       	sub	r18, r30
 cce:	3f 0b       	sbc	r19, r31
 cd0:	28 17       	cp	r18, r24
 cd2:	39 07       	cpc	r19, r25
 cd4:	78 f0       	brcs	.+30     	; 0xcf4 <malloc+0x124>
 cd6:	ac 01       	movw	r20, r24
 cd8:	4e 5f       	subi	r20, 0xFE	; 254
 cda:	5f 4f       	sbci	r21, 0xFF	; 255
 cdc:	24 17       	cp	r18, r20
 cde:	35 07       	cpc	r19, r21
 ce0:	48 f0       	brcs	.+18     	; 0xcf4 <malloc+0x124>
 ce2:	4e 0f       	add	r20, r30
 ce4:	5f 1f       	adc	r21, r31
 ce6:	50 93 d9 02 	sts	0x02D9, r21
 cea:	40 93 d8 02 	sts	0x02D8, r20
 cee:	81 93       	st	Z+, r24
 cf0:	91 93       	st	Z+, r25
 cf2:	02 c0       	rjmp	.+4      	; 0xcf8 <malloc+0x128>
 cf4:	e0 e0       	ldi	r30, 0x00	; 0
 cf6:	f0 e0       	ldi	r31, 0x00	; 0
 cf8:	cf 01       	movw	r24, r30
 cfa:	df 91       	pop	r29
 cfc:	cf 91       	pop	r28
 cfe:	08 95       	ret

00000d00 <free>:
 d00:	cf 93       	push	r28
 d02:	df 93       	push	r29
 d04:	00 97       	sbiw	r24, 0x00	; 0
 d06:	09 f4       	brne	.+2      	; 0xd0a <free+0xa>
 d08:	87 c0       	rjmp	.+270    	; 0xe18 <free+0x118>
 d0a:	fc 01       	movw	r30, r24
 d0c:	32 97       	sbiw	r30, 0x02	; 2
 d0e:	13 82       	std	Z+3, r1	; 0x03
 d10:	12 82       	std	Z+2, r1	; 0x02
 d12:	c0 91 da 02 	lds	r28, 0x02DA
 d16:	d0 91 db 02 	lds	r29, 0x02DB
 d1a:	20 97       	sbiw	r28, 0x00	; 0
 d1c:	81 f4       	brne	.+32     	; 0xd3e <free+0x3e>
 d1e:	20 81       	ld	r18, Z
 d20:	31 81       	ldd	r19, Z+1	; 0x01
 d22:	28 0f       	add	r18, r24
 d24:	39 1f       	adc	r19, r25
 d26:	80 91 d8 02 	lds	r24, 0x02D8
 d2a:	90 91 d9 02 	lds	r25, 0x02D9
 d2e:	82 17       	cp	r24, r18
 d30:	93 07       	cpc	r25, r19
 d32:	79 f5       	brne	.+94     	; 0xd92 <free+0x92>
 d34:	f0 93 d9 02 	sts	0x02D9, r31
 d38:	e0 93 d8 02 	sts	0x02D8, r30
 d3c:	6d c0       	rjmp	.+218    	; 0xe18 <free+0x118>
 d3e:	de 01       	movw	r26, r28
 d40:	20 e0       	ldi	r18, 0x00	; 0
 d42:	30 e0       	ldi	r19, 0x00	; 0
 d44:	ae 17       	cp	r26, r30
 d46:	bf 07       	cpc	r27, r31
 d48:	50 f4       	brcc	.+20     	; 0xd5e <free+0x5e>
 d4a:	12 96       	adiw	r26, 0x02	; 2
 d4c:	4d 91       	ld	r20, X+
 d4e:	5c 91       	ld	r21, X
 d50:	13 97       	sbiw	r26, 0x03	; 3
 d52:	9d 01       	movw	r18, r26
 d54:	41 15       	cp	r20, r1
 d56:	51 05       	cpc	r21, r1
 d58:	09 f1       	breq	.+66     	; 0xd9c <free+0x9c>
 d5a:	da 01       	movw	r26, r20
 d5c:	f3 cf       	rjmp	.-26     	; 0xd44 <free+0x44>
 d5e:	b3 83       	std	Z+3, r27	; 0x03
 d60:	a2 83       	std	Z+2, r26	; 0x02
 d62:	40 81       	ld	r20, Z
 d64:	51 81       	ldd	r21, Z+1	; 0x01
 d66:	84 0f       	add	r24, r20
 d68:	95 1f       	adc	r25, r21
 d6a:	8a 17       	cp	r24, r26
 d6c:	9b 07       	cpc	r25, r27
 d6e:	71 f4       	brne	.+28     	; 0xd8c <free+0x8c>
 d70:	8d 91       	ld	r24, X+
 d72:	9c 91       	ld	r25, X
 d74:	11 97       	sbiw	r26, 0x01	; 1
 d76:	84 0f       	add	r24, r20
 d78:	95 1f       	adc	r25, r21
 d7a:	02 96       	adiw	r24, 0x02	; 2
 d7c:	91 83       	std	Z+1, r25	; 0x01
 d7e:	80 83       	st	Z, r24
 d80:	12 96       	adiw	r26, 0x02	; 2
 d82:	8d 91       	ld	r24, X+
 d84:	9c 91       	ld	r25, X
 d86:	13 97       	sbiw	r26, 0x03	; 3
 d88:	93 83       	std	Z+3, r25	; 0x03
 d8a:	82 83       	std	Z+2, r24	; 0x02
 d8c:	21 15       	cp	r18, r1
 d8e:	31 05       	cpc	r19, r1
 d90:	29 f4       	brne	.+10     	; 0xd9c <free+0x9c>
 d92:	f0 93 db 02 	sts	0x02DB, r31
 d96:	e0 93 da 02 	sts	0x02DA, r30
 d9a:	3e c0       	rjmp	.+124    	; 0xe18 <free+0x118>
 d9c:	d9 01       	movw	r26, r18
 d9e:	13 96       	adiw	r26, 0x03	; 3
 da0:	fc 93       	st	X, r31
 da2:	ee 93       	st	-X, r30
 da4:	12 97       	sbiw	r26, 0x02	; 2
 da6:	4d 91       	ld	r20, X+
 da8:	5d 91       	ld	r21, X+
 daa:	a4 0f       	add	r26, r20
 dac:	b5 1f       	adc	r27, r21
 dae:	ea 17       	cp	r30, r26
 db0:	fb 07       	cpc	r31, r27
 db2:	79 f4       	brne	.+30     	; 0xdd2 <free+0xd2>
 db4:	80 81       	ld	r24, Z
 db6:	91 81       	ldd	r25, Z+1	; 0x01
 db8:	84 0f       	add	r24, r20
 dba:	95 1f       	adc	r25, r21
 dbc:	02 96       	adiw	r24, 0x02	; 2
 dbe:	d9 01       	movw	r26, r18
 dc0:	11 96       	adiw	r26, 0x01	; 1
 dc2:	9c 93       	st	X, r25
 dc4:	8e 93       	st	-X, r24
 dc6:	82 81       	ldd	r24, Z+2	; 0x02
 dc8:	93 81       	ldd	r25, Z+3	; 0x03
 dca:	13 96       	adiw	r26, 0x03	; 3
 dcc:	9c 93       	st	X, r25
 dce:	8e 93       	st	-X, r24
 dd0:	12 97       	sbiw	r26, 0x02	; 2
 dd2:	e0 e0       	ldi	r30, 0x00	; 0
 dd4:	f0 e0       	ldi	r31, 0x00	; 0
 dd6:	8a 81       	ldd	r24, Y+2	; 0x02
 dd8:	9b 81       	ldd	r25, Y+3	; 0x03
 dda:	00 97       	sbiw	r24, 0x00	; 0
 ddc:	19 f0       	breq	.+6      	; 0xde4 <free+0xe4>
 dde:	fe 01       	movw	r30, r28
 de0:	ec 01       	movw	r28, r24
 de2:	f9 cf       	rjmp	.-14     	; 0xdd6 <free+0xd6>
 de4:	ce 01       	movw	r24, r28
 de6:	02 96       	adiw	r24, 0x02	; 2
 de8:	28 81       	ld	r18, Y
 dea:	39 81       	ldd	r19, Y+1	; 0x01
 dec:	82 0f       	add	r24, r18
 dee:	93 1f       	adc	r25, r19
 df0:	20 91 d8 02 	lds	r18, 0x02D8
 df4:	30 91 d9 02 	lds	r19, 0x02D9
 df8:	28 17       	cp	r18, r24
 dfa:	39 07       	cpc	r19, r25
 dfc:	69 f4       	brne	.+26     	; 0xe18 <free+0x118>
 dfe:	30 97       	sbiw	r30, 0x00	; 0
 e00:	29 f4       	brne	.+10     	; 0xe0c <free+0x10c>
 e02:	10 92 db 02 	sts	0x02DB, r1
 e06:	10 92 da 02 	sts	0x02DA, r1
 e0a:	02 c0       	rjmp	.+4      	; 0xe10 <free+0x110>
 e0c:	13 82       	std	Z+3, r1	; 0x03
 e0e:	12 82       	std	Z+2, r1	; 0x02
 e10:	d0 93 d9 02 	sts	0x02D9, r29
 e14:	c0 93 d8 02 	sts	0x02D8, r28
 e18:	df 91       	pop	r29
 e1a:	cf 91       	pop	r28
 e1c:	08 95       	ret

00000e1e <strnlen_P>:
 e1e:	fc 01       	movw	r30, r24
 e20:	05 90       	lpm	r0, Z+
 e22:	61 50       	subi	r22, 0x01	; 1
 e24:	70 40       	sbci	r23, 0x00	; 0
 e26:	01 10       	cpse	r0, r1
 e28:	d8 f7       	brcc	.-10     	; 0xe20 <strnlen_P+0x2>
 e2a:	80 95       	com	r24
 e2c:	90 95       	com	r25
 e2e:	8e 0f       	add	r24, r30
 e30:	9f 1f       	adc	r25, r31
 e32:	08 95       	ret

00000e34 <memset>:
 e34:	dc 01       	movw	r26, r24
 e36:	01 c0       	rjmp	.+2      	; 0xe3a <memset+0x6>
 e38:	6d 93       	st	X+, r22
 e3a:	41 50       	subi	r20, 0x01	; 1
 e3c:	50 40       	sbci	r21, 0x00	; 0
 e3e:	e0 f7       	brcc	.-8      	; 0xe38 <memset+0x4>
 e40:	08 95       	ret

00000e42 <strnlen>:
 e42:	fc 01       	movw	r30, r24
 e44:	61 50       	subi	r22, 0x01	; 1
 e46:	70 40       	sbci	r23, 0x00	; 0
 e48:	01 90       	ld	r0, Z+
 e4a:	01 10       	cpse	r0, r1
 e4c:	d8 f7       	brcc	.-10     	; 0xe44 <strnlen+0x2>
 e4e:	80 95       	com	r24
 e50:	90 95       	com	r25
 e52:	8e 0f       	add	r24, r30
 e54:	9f 1f       	adc	r25, r31
 e56:	08 95       	ret

00000e58 <fputc>:
 e58:	0f 93       	push	r16
 e5a:	1f 93       	push	r17
 e5c:	cf 93       	push	r28
 e5e:	df 93       	push	r29
 e60:	18 2f       	mov	r17, r24
 e62:	09 2f       	mov	r16, r25
 e64:	eb 01       	movw	r28, r22
 e66:	8b 81       	ldd	r24, Y+3	; 0x03
 e68:	81 fd       	sbrc	r24, 1
 e6a:	03 c0       	rjmp	.+6      	; 0xe72 <fputc+0x1a>
 e6c:	8f ef       	ldi	r24, 0xFF	; 255
 e6e:	9f ef       	ldi	r25, 0xFF	; 255
 e70:	20 c0       	rjmp	.+64     	; 0xeb2 <fputc+0x5a>
 e72:	82 ff       	sbrs	r24, 2
 e74:	10 c0       	rjmp	.+32     	; 0xe96 <fputc+0x3e>
 e76:	4e 81       	ldd	r20, Y+6	; 0x06
 e78:	5f 81       	ldd	r21, Y+7	; 0x07
 e7a:	2c 81       	ldd	r18, Y+4	; 0x04
 e7c:	3d 81       	ldd	r19, Y+5	; 0x05
 e7e:	42 17       	cp	r20, r18
 e80:	53 07       	cpc	r21, r19
 e82:	7c f4       	brge	.+30     	; 0xea2 <fputc+0x4a>
 e84:	e8 81       	ld	r30, Y
 e86:	f9 81       	ldd	r31, Y+1	; 0x01
 e88:	9f 01       	movw	r18, r30
 e8a:	2f 5f       	subi	r18, 0xFF	; 255
 e8c:	3f 4f       	sbci	r19, 0xFF	; 255
 e8e:	39 83       	std	Y+1, r19	; 0x01
 e90:	28 83       	st	Y, r18
 e92:	10 83       	st	Z, r17
 e94:	06 c0       	rjmp	.+12     	; 0xea2 <fputc+0x4a>
 e96:	e8 85       	ldd	r30, Y+8	; 0x08
 e98:	f9 85       	ldd	r31, Y+9	; 0x09
 e9a:	81 2f       	mov	r24, r17
 e9c:	19 95       	eicall
 e9e:	89 2b       	or	r24, r25
 ea0:	29 f7       	brne	.-54     	; 0xe6c <fputc+0x14>
 ea2:	2e 81       	ldd	r18, Y+6	; 0x06
 ea4:	3f 81       	ldd	r19, Y+7	; 0x07
 ea6:	2f 5f       	subi	r18, 0xFF	; 255
 ea8:	3f 4f       	sbci	r19, 0xFF	; 255
 eaa:	3f 83       	std	Y+7, r19	; 0x07
 eac:	2e 83       	std	Y+6, r18	; 0x06
 eae:	81 2f       	mov	r24, r17
 eb0:	90 2f       	mov	r25, r16
 eb2:	df 91       	pop	r29
 eb4:	cf 91       	pop	r28
 eb6:	1f 91       	pop	r17
 eb8:	0f 91       	pop	r16
 eba:	08 95       	ret

00000ebc <__ultoa_invert>:
 ebc:	fa 01       	movw	r30, r20
 ebe:	aa 27       	eor	r26, r26
 ec0:	28 30       	cpi	r18, 0x08	; 8
 ec2:	51 f1       	breq	.+84     	; 0xf18 <__ultoa_invert+0x5c>
 ec4:	20 31       	cpi	r18, 0x10	; 16
 ec6:	81 f1       	breq	.+96     	; 0xf28 <__ultoa_invert+0x6c>
 ec8:	e8 94       	clt
 eca:	6f 93       	push	r22
 ecc:	6e 7f       	andi	r22, 0xFE	; 254
 ece:	6e 5f       	subi	r22, 0xFE	; 254
 ed0:	7f 4f       	sbci	r23, 0xFF	; 255
 ed2:	8f 4f       	sbci	r24, 0xFF	; 255
 ed4:	9f 4f       	sbci	r25, 0xFF	; 255
 ed6:	af 4f       	sbci	r26, 0xFF	; 255
 ed8:	b1 e0       	ldi	r27, 0x01	; 1
 eda:	3e d0       	rcall	.+124    	; 0xf58 <__ultoa_invert+0x9c>
 edc:	b4 e0       	ldi	r27, 0x04	; 4
 ede:	3c d0       	rcall	.+120    	; 0xf58 <__ultoa_invert+0x9c>
 ee0:	67 0f       	add	r22, r23
 ee2:	78 1f       	adc	r23, r24
 ee4:	89 1f       	adc	r24, r25
 ee6:	9a 1f       	adc	r25, r26
 ee8:	a1 1d       	adc	r26, r1
 eea:	68 0f       	add	r22, r24
 eec:	79 1f       	adc	r23, r25
 eee:	8a 1f       	adc	r24, r26
 ef0:	91 1d       	adc	r25, r1
 ef2:	a1 1d       	adc	r26, r1
 ef4:	6a 0f       	add	r22, r26
 ef6:	71 1d       	adc	r23, r1
 ef8:	81 1d       	adc	r24, r1
 efa:	91 1d       	adc	r25, r1
 efc:	a1 1d       	adc	r26, r1
 efe:	20 d0       	rcall	.+64     	; 0xf40 <__ultoa_invert+0x84>
 f00:	09 f4       	brne	.+2      	; 0xf04 <__ultoa_invert+0x48>
 f02:	68 94       	set
 f04:	3f 91       	pop	r19
 f06:	2a e0       	ldi	r18, 0x0A	; 10
 f08:	26 9f       	mul	r18, r22
 f0a:	11 24       	eor	r1, r1
 f0c:	30 19       	sub	r19, r0
 f0e:	30 5d       	subi	r19, 0xD0	; 208
 f10:	31 93       	st	Z+, r19
 f12:	de f6       	brtc	.-74     	; 0xeca <__ultoa_invert+0xe>
 f14:	cf 01       	movw	r24, r30
 f16:	08 95       	ret
 f18:	46 2f       	mov	r20, r22
 f1a:	47 70       	andi	r20, 0x07	; 7
 f1c:	40 5d       	subi	r20, 0xD0	; 208
 f1e:	41 93       	st	Z+, r20
 f20:	b3 e0       	ldi	r27, 0x03	; 3
 f22:	0f d0       	rcall	.+30     	; 0xf42 <__ultoa_invert+0x86>
 f24:	c9 f7       	brne	.-14     	; 0xf18 <__ultoa_invert+0x5c>
 f26:	f6 cf       	rjmp	.-20     	; 0xf14 <__ultoa_invert+0x58>
 f28:	46 2f       	mov	r20, r22
 f2a:	4f 70       	andi	r20, 0x0F	; 15
 f2c:	40 5d       	subi	r20, 0xD0	; 208
 f2e:	4a 33       	cpi	r20, 0x3A	; 58
 f30:	18 f0       	brcs	.+6      	; 0xf38 <__ultoa_invert+0x7c>
 f32:	49 5d       	subi	r20, 0xD9	; 217
 f34:	31 fd       	sbrc	r19, 1
 f36:	40 52       	subi	r20, 0x20	; 32
 f38:	41 93       	st	Z+, r20
 f3a:	02 d0       	rcall	.+4      	; 0xf40 <__ultoa_invert+0x84>
 f3c:	a9 f7       	brne	.-22     	; 0xf28 <__ultoa_invert+0x6c>
 f3e:	ea cf       	rjmp	.-44     	; 0xf14 <__ultoa_invert+0x58>
 f40:	b4 e0       	ldi	r27, 0x04	; 4
 f42:	a6 95       	lsr	r26
 f44:	97 95       	ror	r25
 f46:	87 95       	ror	r24
 f48:	77 95       	ror	r23
 f4a:	67 95       	ror	r22
 f4c:	ba 95       	dec	r27
 f4e:	c9 f7       	brne	.-14     	; 0xf42 <__ultoa_invert+0x86>
 f50:	00 97       	sbiw	r24, 0x00	; 0
 f52:	61 05       	cpc	r22, r1
 f54:	71 05       	cpc	r23, r1
 f56:	08 95       	ret
 f58:	9b 01       	movw	r18, r22
 f5a:	ac 01       	movw	r20, r24
 f5c:	0a 2e       	mov	r0, r26
 f5e:	06 94       	lsr	r0
 f60:	57 95       	ror	r21
 f62:	47 95       	ror	r20
 f64:	37 95       	ror	r19
 f66:	27 95       	ror	r18
 f68:	ba 95       	dec	r27
 f6a:	c9 f7       	brne	.-14     	; 0xf5e <__ultoa_invert+0xa2>
 f6c:	62 0f       	add	r22, r18
 f6e:	73 1f       	adc	r23, r19
 f70:	84 1f       	adc	r24, r20
 f72:	95 1f       	adc	r25, r21
 f74:	a0 1d       	adc	r26, r0
 f76:	08 95       	ret

00000f78 <_exit>:
 f78:	f8 94       	cli

00000f7a <__stop_program>:
 f7a:	ff cf       	rjmp	.-2      	; 0xf7a <__stop_program>
