VERILOG_SOURCES += \
    ./rdl-rtl/regblock.sv

CPUIF?=passthrough

include ../tests.mak
