Release 14.7 Map P.20131013 (lin64)
Xilinx Map Application Log File for Design 'v6pcieDMA'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a200t-fbg676-2 -w -logic_opt off -ol
high -xe n -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc
off -power off -o v6pcieDMA_map.ncd v6pcieDMA.ngd v6pcieDMA.pcf 
Target Device  : xc7a200t
Target Package : fbg676
Target Speed   : -2
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Thu Dec 11 09:02:44 2014

WARNING:LIT:701 - PAD symbol "pci_exp_rxp<3>" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "pci_exp_rxp<3>" is not constrained (LOC) to a
   specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal adc_fr_p_i connected to top level port adc_fr_p_i
   has been removed.
WARNING:MapLib:701 - Signal adc_fr_n_i connected to top level port adc_fr_n_i
   has been removed.
WARNING:Pack:2874 - Trimming timing constraints from pin
   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clo
   ck_i/mmcm_i
   of frag RST connected to power/ground net
   make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clo
   ck_i/CLK_GEN3
Running directed packing...
WARNING:Pack:2949 - The I/O component adc_outb_p_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_p_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_p_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_p_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_p_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component userclk_200MHz_n uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component userclk_200MHz_p uses an DQS_BIAS
   attribute with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored
   since the selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outb_n_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<3> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<2> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<1> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
WARNING:Pack:2949 - The I/O component adc_outa_n_i<0> uses an DQS_BIAS attribute
   with I/O standard LVDS_25. The DQS_BIAS attribute will be ignored since the
   selected I/O standard does not support DQS_BIAS usage.
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 47 secs 
Total CPU  time at the beginning of Placer: 47 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:66d6da0e) REAL time: 55 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:66d6da0e) REAL time: 56 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:87993e13) REAL time: 56 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

.


There are 10 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   0 BUFRs available, 0 in use            |   0 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y4>
  key resource utilizations (used/available): edge-bufios - 1/4; bufrs - 0/0; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  75  |  0  |  0 |   50   |   50   | 20400 |  6000 | 14400 |  60  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 150  |  0  |  0 |   50   |   50   | 28800 | 11200 | 17600 | 100  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 10  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 1 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "cmp_fmc_adc_100Ms_core/cmp_adc_serdes/clk_in_int_buf" driven by "BUFIO_X0Y18"
INST "cmp_fmc_adc_100Ms_core/cmp_adc_serdes/bufio_inst" LOC = "BUFIO_X0Y18" ;
NET "cmp_fmc_adc_100Ms_core/cmp_adc_serdes/clk_in_int_buf" TNM_NET =
"TN_cmp_fmc_adc_100Ms_core/cmp_adc_serdes/clk_in_int_buf" ;
TIMEGRP "TN_cmp_fmc_adc_100Ms_core/cmp_adc_serdes/clk_in_int_buf" AREA_GROUP =
"CLKAG_cmp_fmc_adc_100Ms_core/cmp_adc_serdes/clk_in_int_buf" ;
AREA_GROUP "CLKAG_cmp_fmc_adc_100Ms_core/cmp_adc_serdes/clk_in_int_buf" RANGE = CLOCKREGION_X0Y4;


........
WARNING:Place:1399 - A clock IOB / BUFGCTRL clock component pair have been found that are not placed at an optimal clock
   IOB / BUFGCTRL site pair. The clock IOB component <sys_reset_n> is placed at site <M20>. The corresponding BUFGCTRL
   component <sys_reset_n_c_BUFG> is placed at site <BUFGCTRL_X0Y23>. The clock IO can use the fast path between the IOB
   and the Clock Buffer if the IOB is placed on a Clock Capable IOB site that has dedicated fast path to BUFGCTRL sites
   in its half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN <sys_reset_n.PAD> allowing your
   design to continue. This constraint disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error
   condition be corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features (Checksum:77e3d6f) REAL time: 1 mins 9 secs 

........................................
...................
..................................................
Phase 5.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 10
# Number of Global Clock Networks: 14
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1" LOC = "BUFGCTRL_X0Y2" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1" LOC = "BUFGCTRL_X0Y10" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1" LOC = "BUFGCTRL_X0Y4" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i" LOC = "BUFGCTRL_X0Y16" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i" LOC = "BUFGCTRL_X0Y12" ;
INST "cmp_fmc_adc_100Ms_core/cmp_fs_clk_buf" LOC = "BUFGCTRL_X0Y26" ;
INST "cmp_fmc_adc_100Ms_core/cmp_fb_clk_buf" LOC = "BUFGCTRL_X0Y27" ;
INST "cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG" LOC = "BUFGCTRL_X0Y14" ;
INST "theTlpControl/Memory_Space/reg04_tv_i_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "theTlpControl/Memory_Space/reg01_tv_i_BUFG" LOC = "BUFGCTRL_X0Y18" ;
INST "theTlpControl/Memory_Space/reg03_tv_i_BUFG" LOC = "BUFGCTRL_X0Y25" ;
INST "sys_reset_n_c_BUFG" LOC = "BUFGCTRL_X0Y23" ;
INST "U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG" LOC = "BUFGCTRL_X0Y11" ;
INST "sys_reset_n" LOC = "M20" ;
INST "adc_dco_p_i" LOC = "D18" ;
INST "refclk_ibuf" LOC = "IBUFDS_GTE2_X0Y2" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i" LOC = "MMCME2_ADV_X0Y2" ;
INST "cmp_fmc_adc_100Ms_core/mmcm_adv_inst" LOC = "MMCME2_ADV_X0Y4" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtp_common.gtpe2_common_i" LOC = "GTPE2_COMMON_X0Y1" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtp_channel.gtpe2_channel_i" LOC = "GTPE2_CHANNEL_X0Y4" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtp_channel.gtpe2_channel_i" LOC = "GTPE2_CHANNEL_X0Y5" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtp_channel.gtpe2_channel_i" LOC = "GTPE2_CHANNEL_X0Y6" ;
INST "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i" LOC = "GTPE2_CHANNEL_X0Y7" ;

# trn_clk driven by BUFGCTRL_X0Y2
NET "trn_clk" TNM_NET = "TN_trn_clk" ;
TIMEGRP "TN_trn_clk" AREA_GROUP = "CLKAG_trn_clk" ;
AREA_GROUP "CLKAG_trn_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# make4Lanes.pcieCore/v7_pcie_i/pipe_clk driven by BUFGCTRL_X0Y10
NET "make4Lanes.pcieCore/v7_pcie_i/pipe_clk" TNM_NET = "TN_make4Lanes.pcieCore/v7_pcie_i/pipe_clk" ;
TIMEGRP "TN_make4Lanes.pcieCore/v7_pcie_i/pipe_clk" AREA_GROUP = "CLKAG_make4Lanes.pcieCore/v7_pcie_i/pipe_clk" ;
AREA_GROUP "CLKAG_make4Lanes.pcieCore/v7_pcie_i/pipe_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# make4Lanes.pcieCore/v7_pcie_i/user_clk driven by BUFGCTRL_X0Y4
NET "make4Lanes.pcieCore/v7_pcie_i/user_clk" TNM_NET = "TN_make4Lanes.pcieCore/v7_pcie_i/user_clk" ;
TIMEGRP "TN_make4Lanes.pcieCore/v7_pcie_i/user_clk" AREA_GROUP = "CLKAG_make4Lanes.pcieCore/v7_pcie_i/user_clk" ;
AREA_GROUP "CLKAG_make4Lanes.pcieCore/v7_pcie_i/user_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk driven by BUFGCTRL_X0Y16
NET "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" TNM_NET = "TN_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
TIMEGRP "TN_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" AREA_GROUP = "CLKAG_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" ;
AREA_GROUP "CLKAG_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk driven by BUFGCTRL_X0Y12
NET "make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk" TNM_NET = "TN_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk" ;
TIMEGRP "TN_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk" AREA_GROUP = "CLKAG_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk" ;
AREA_GROUP "CLKAG_make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# fifowr_clk driven by BUFGCTRL_X0Y26
NET "fifowr_clk" TNM_NET = "TN_fifowr_clk" ;
TIMEGRP "TN_fifowr_clk" AREA_GROUP = "CLKAG_fifowr_clk" ;
AREA_GROUP "CLKAG_fifowr_clk" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# cmp_fmc_adc_100Ms_core/clk_fb driven by BUFGCTRL_X0Y27
NET "cmp_fmc_adc_100Ms_core/clk_fb" TNM_NET = "TN_cmp_fmc_adc_100Ms_core/clk_fb" ;
TIMEGRP "TN_cmp_fmc_adc_100Ms_core/clk_fb" AREA_GROUP = "CLKAG_cmp_fmc_adc_100Ms_core/clk_fb" ;
AREA_GROUP "CLKAG_cmp_fmc_adc_100Ms_core/clk_fb" RANGE =   CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG driven by BUFGCTRL_X0Y14
NET "cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG" TNM_NET = "TN_cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG" ;
TIMEGRP "TN_cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG" AREA_GROUP = "CLKAG_cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG" ;
AREA_GROUP "CLKAG_cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3 ;

# reg04_tv driven by BUFGCTRL_X0Y0
NET "reg04_tv" TNM_NET = "TN_reg04_tv" ;
TIMEGRP "TN_reg04_tv" AREA_GROUP = "CLKAG_reg04_tv" ;
AREA_GROUP "CLKAG_reg04_tv" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# reg01_tv driven by BUFGCTRL_X0Y18
NET "reg01_tv" TNM_NET = "TN_reg01_tv" ;
TIMEGRP "TN_reg01_tv" AREA_GROUP = "CLKAG_reg01_tv" ;
AREA_GROUP "CLKAG_reg01_tv" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# reg03_tv driven by BUFGCTRL_X0Y25
NET "reg03_tv" TNM_NET = "TN_reg03_tv" ;
TIMEGRP "TN_reg03_tv" AREA_GROUP = "CLKAG_reg03_tv" ;
AREA_GROUP "CLKAG_reg03_tv" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# sys_reset_n_c_BUFG driven by BUFGCTRL_X0Y23
NET "sys_reset_n_c_BUFG" TNM_NET = "TN_sys_reset_n_c_BUFG" ;
TIMEGRP "TN_sys_reset_n_c_BUFG" AREA_GROUP = "CLKAG_sys_reset_n_c_BUFG" ;
AREA_GROUP "CLKAG_sys_reset_n_c_BUFG" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# icon_control0<0> driven by BUFGCTRL_X0Y11
NET "icon_control0<0>" TNM_NET = "TN_icon_control0<0>" ;
TIMEGRP "TN_icon_control0<0>" AREA_GROUP = "CLKAG_icon_control0<0>" ;
AREA_GROUP "CLKAG_icon_control0<0>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4 ;

# ila0_clk driven by MMCME2_ADV_X0Y4
NET "ila0_clk" TNM_NET = "TN_ila0_clk" ;
TIMEGRP "TN_ila0_clk" AREA_GROUP = "CLKAG_ila0_clk" ;
AREA_GROUP "CLKAG_ila0_clk" RANGE =   CLOCKREGION_X0Y4 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 10
Number of Global Clock Networks: 13

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     90 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   6400 |  21600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6400 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    150 |      0 |      0 |      0 |      0 |      0 |    100 |      0 |      0 |      0 |      1 |  11200 |  33600 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    204 |make4Lanes.pcieCore/v7_pcie_i/pipe_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |trn_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    205 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     80 |      0 |      0 |      0 |      1 |  11200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    154 |make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    154 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 5/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    150 |      0 |      0 |      0 |      0 |      0 |    100 |     16 |      0 |      0 |      1 |  11200 |  28800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     58 |fifowr_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |make4Lanes.pcieCore/v7_pcie_i/pipe_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |reg03_tv
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |sys_reset_n_c_BUFG
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     92 |trn_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    200 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 1/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     80 |      0 |      0 |      0 |      1 |  11200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     84 |make4Lanes.pcieCore/v7_pcie_i/pipe_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     84 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 10/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    150 |      0 |      0 |      0 |      0 |      0 |    100 |     16 |      0 |      0 |      1 |  11200 |  28800 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     33 |cmp_fmc_adc_100Ms_core/reg02_rd_work_status_0_BUFG
     32 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     59 |fifowr_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     54 |    124 |icon_control0<0>
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    640 |make4Lanes.pcieCore/v7_pcie_i/pipe_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |reg01_tv
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |reg03_tv
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |reg04_tv
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    172 |sys_reset_n_c_BUFG
     33 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    484 |   5318 |trn_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     65 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    538 |   6706 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
    120 |      0 |      0 |      0 |      0 |      0 |     80 |      0 |      0 |      0 |      1 |  11200 |  32000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fifowr_clk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     34 |make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/clk_dclk
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    161 |make4Lanes.pcieCore/v7_pcie_i/pipe_clk
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    213 |trn_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    112 |    408 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 4/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     75 |      0 |      0 |      0 |      0 |      0 |     60 |      0 |      0 |      0 |      1 |   6000 |  20400 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |fifowr_clk
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |      0 |icon_control0<0>
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |make4Lanes.pcieCore/v7_pcie_i/user_clk
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |trn_clk
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    108 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 0/12 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |   MMCM |     GT |    IOB | ILOGIC | OLOGIC |   MULT |   BUFG |    PS7 |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     60 |      0 |      0 |      0 |      0 |      0 |     40 |      0 |      0 |      0 |      1 |   6400 |  20000 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 5.30  Global Clock Region Assignment (Checksum:77e3d6f) REAL time: 7 mins 25 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:77e3d6f) REAL time: 7 mins 25 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:77e3d6f) REAL time: 7 mins 26 secs 

Phase 8.8  Global Placement
........................................
....
...........................................................
.......................................................................................................................................................
...........................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:99982099) REAL time: 14 mins 27 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:99982099) REAL time: 14 mins 28 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:79862fbd) REAL time: 15 mins 9 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:79862fbd) REAL time: 15 mins 9 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:79862fbd) REAL time: 15 mins 10 secs 

Total REAL time to Placer completion: 15 mins 11 secs 
Total CPU  time to Placer completion: 15 mins 10 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net fifofull is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:368 - The signal <adc_spi_cs_dac4_n_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:368 - The signal <adc_spi_dout_o_OBUF> is incomplete. The signal is not driven by any source pin
   in the design.
WARNING:PhysDesignRules:368 - The signal <adc_gpio_dac_clr_n_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:368 - The signal <adc_gpio_led_acq_o_OBUF> is incomplete. The signal is not driven by any source
   pin in the design.
WARNING:PhysDesignRules:368 - The signal <adc_gpio_si570_oe_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:367 - The signal <adc_spi_din_i_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <adc_si570_sda_b<0>_IBUF> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:368 - The signal <adc_spi_cs_dac1_n_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:367 - The signal <adc_si570_scl_b<0>_IBUF> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:368 - The signal <adc_spi_cs_adc_n_o_OBUF> is incomplete. The signal is not driven by any source
   pin in the design.
WARNING:PhysDesignRules:367 - The signal <clk_200MHz> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:368 - The signal <adc_spi_cs_dac3_n_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:368 - The signal <adc_gpio_led_trig_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:367 - The signal <fmc_sys_sda_b<0>_IBUF> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal <fmc_prsnt_m2c_n_i_IBUF> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:368 - The signal <adc_spi_sck_o_OBUF> is incomplete. The signal is not driven by any source pin
   in the design.
WARNING:PhysDesignRules:367 - The signal <fmc_sys_scl_b<0>_IBUF> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal <adc_one_wire_b_IBUF> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:368 - The signal <adc_spi_cs_dac2_n_o_OBUF> is incomplete. The signal is not driven by any
   source pin in the design.
WARNING:PhysDesignRules:367 - The signal <trn_reset_n> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_OOBCLK_IN> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/RST_RXUSRCLK> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/NULL_RX_tkeep<5>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/axi_basic_top_i/rx_inst/rx_pipeline_inst/NULL_RX_tkeep<4>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_raddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_rx_waddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_raddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <make4Lanes.pcieCore/v7_pcie_i/pcie_top_i/pcie_7x_i/mim_tx_waddr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[3].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[5].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[7].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[0].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[2].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[4].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[6].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:2165 - Issue with pin connections and/or configuration on
   block:<cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[1].iserdese2_master>:<ISERDESE2_ISERDESE2>.  Useless CE2 input pin.
   With NUM_CE set 1, the CE2 input pin is being ignored.
WARNING:PhysDesignRules:367 - The signal <theTlpControl/Memory_Space/eb_FIFO_Status<3>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <theTlpControl/Memory_Space/eb_FIFO_Status<0>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <theTlpControl/rx_Itf/Rx_Input_Delays/trn_rrem_n<0>> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<63>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<62>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<61>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<60>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<47>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<46>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<45>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<44>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<31>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<30>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<29>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<28>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<15>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<14>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<13>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:368 - The signal <LoopBack_FIFO_Off.queue_buffer0/B2H_wr_din<12>> is incomplete. The signal is
   not driven by any source pin in the design.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:1385 - Issue with pin connections and/or configuration on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E>:<LUT_OR_MEM6>.  For
   RAMMODE programming set with DPRAM32 or SPRAM32 or SRL16 the DI2 input pin must be connected.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[3].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[5].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[7].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[0].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[2].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[4].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[6].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2455 - Unsupported clocking topology used for ISERDESE2
   <cmp_fmc_adc_100Ms_core/cmp_adc_serdes/pins[1].iserdese2_master>. This can result in corrupted data. The CLK / CLKDIV
   pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to
   have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the
   chosen INTERFACE_TYPE mode.
WARNING:PhysDesignRules:2240 - The MMCME2_ADV block <cmp_fmc_adc_100Ms_core/mmcm_adv_inst> has CLKOUT pins that do not
   drive the same kind of BUFFER load. Routing from the different buffer types will not be phase aligned. 
WARNING:PhysDesignRules:2400 - The MMCME2_ADV block <cmp_fmc_adc_100Ms_core/mmcm_adv_inst> <CLKFBOUT> pin does not drive
   the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase
   aligned and therefore zero hold time at the IO flip-flop(s) may not be met. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  102
Slice Logic Utilization:
  Number of Slice Registers:                 8,117 out of 269,200    3%
    Number used as Flip Flops:               7,806
    Number used as Latches:                    310
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      8,086 out of 134,600    6%
    Number used as logic:                    7,169 out of 134,600    5%
      Number using O6 output only:           4,918
      Number using O5 output only:             562
      Number using O5 and O6:                1,689
      Number used as ROM:                        0
    Number used as Memory:                     414 out of  46,200    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:           414
        Number using O6 output only:           383
        Number using O5 output only:             1
        Number using O5 and O6:                 30
    Number used exclusively as route-thrus:    503
      Number with same-slice register load:    461
      Number with same-slice carry load:        42
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,005 out of  33,650    8%
  Number of LUT Flip Flop pairs used:        9,676
    Number with an unused Flip Flop:         2,874 out of   9,676   29%
    Number with an unused LUT:               1,590 out of   9,676   16%
    Number of fully used LUT-FF pairs:       5,212 out of   9,676   53%
    Number of unique control sets:             254
    Number of slice register sites lost
      to control set restrictions:             976 out of 269,200    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        69 out of     400   17%
    Number of LOCed IOBs:                       69 out of      69  100%
    Number of bonded IPADs:                     10
    Number of bonded OPADs:                      8

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 68 out of     365   18%
    Number using RAMB36E1 only:                 67
    Number using FIFO36E1 only:                  1
  Number of RAMB18E1/FIFO18E1s:                  0 out of     730    0%
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       12
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     500    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        8 out of     500    1%
    Number used as ILOGICE2s:                    0
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   8
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     500    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      40    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      40    0%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     120    0%
  Number of BUFRs:                               0 out of      40    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     740    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTPE2_CHANNELs:                      4 out of       8   50%
    Number of LOCed GTPE2_CHANNELs:              4 out of       4  100%
  Number of IBUFDS_GTE2s:                        1 out of       8   12%
    Number of LOCed IBUFDS_GTE2s:                1 out of       1  100%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      10    0%
  Number of IN_FIFOs:                            0 out of      40    0%
  Number of MMCME2_ADVs:                         2 out of      10   20%
    Number of LOCed MMCME2_ADVs:                 1 out of       2   50%
  Number of OUT_FIFOs:                           0 out of      40    0%
  Number of PCIE_2_1s:                           1 out of       1  100%
    Number of LOCed PCIE_2_1s:                   1 out of       1  100%
  Number of PHASER_REFs:                         0 out of      10    0%
  Number of PHY_CONTROLs:                        0 out of      10    0%
  Number of PLLE2_ADVs:                          0 out of      10    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

  Number of RPM macros:           12
Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  1750 MB
Total REAL time to MAP completion:  15 mins 19 secs 
Total CPU time to MAP completion:   15 mins 18 secs 

Mapping completed.
See MAP report file "v6pcieDMA_map.mrp" for details.
