[12:55:56.321] <TB1>     INFO: *** Welcome to pxar ***
[12:55:56.321] <TB1>     INFO: *** Today: 2016/08/15
[12:55:56.327] <TB1>     INFO: *** Version: b2a7-dirty
[12:55:56.327] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:55:56.328] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:55:56.328] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//defaultMaskFile.dat
[12:55:56.328] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C15.dat
[12:55:56.405] <TB1>     INFO:         clk: 4
[12:55:56.405] <TB1>     INFO:         ctr: 4
[12:55:56.405] <TB1>     INFO:         sda: 19
[12:55:56.405] <TB1>     INFO:         tin: 9
[12:55:56.405] <TB1>     INFO:         level: 15
[12:55:56.405] <TB1>     INFO:         triggerdelay: 0
[12:55:56.405] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:55:56.405] <TB1>     INFO: Log level: DEBUG
[12:55:56.416] <TB1>     INFO: Found DTB DTB_WRECOM
[12:55:56.426] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[12:55:56.429] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[12:55:56.431] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[12:55:57.994] <TB1>     INFO: DUT info: 
[12:55:57.994] <TB1>     INFO: The DUT currently contains the following objects:
[12:55:57.994] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:55:57.994] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[12:55:57.994] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[12:55:57.994] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:55:57.994] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.994] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:55:57.995] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:55:57.996] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:55:57.997] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:55:58.008] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28508160
[12:55:58.008] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x12f2f90
[12:55:58.008] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1269770
[12:55:58.008] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7efcb5d94010
[12:55:58.008] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7efcbbfff510
[12:55:58.008] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28573696 fPxarMemory = 0x7efcb5d94010
[12:55:58.009] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 388.3mA
[12:55:58.010] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[12:55:58.010] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[12:55:58.010] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:55:58.411] <TB1>     INFO: enter 'restricted' command line mode
[12:55:58.411] <TB1>     INFO: enter test to run
[12:55:58.411] <TB1>     INFO:   test: FPIXTest no parameter change
[12:55:58.411] <TB1>     INFO:   running: fpixtest
[12:55:58.411] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:55:58.415] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:55:58.415] <TB1>     INFO: ######################################################################
[12:55:58.415] <TB1>     INFO: PixTestFPIXTest::doTest()
[12:55:58.415] <TB1>     INFO: ######################################################################
[12:55:58.418] <TB1>     INFO: ######################################################################
[12:55:58.418] <TB1>     INFO: PixTestPretest::doTest()
[12:55:58.418] <TB1>     INFO: ######################################################################
[12:55:58.421] <TB1>     INFO:    ----------------------------------------------------------------------
[12:55:58.421] <TB1>     INFO:    PixTestPretest::programROC() 
[12:55:58.421] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:16.438] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:56:16.438] <TB1>     INFO: IA differences per ROC:  20.1 20.1 17.7 20.9 16.9 20.9 20.1 18.5 17.7 19.3 19.3 20.1 17.7 19.3 21.7 17.7
[12:56:16.509] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:16.509] <TB1>     INFO:    PixTestPretest::checkIdig() 
[12:56:16.509] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:17.762] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:56:18.264] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:56:18.766] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[12:56:19.267] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[12:56:19.770] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[12:56:20.272] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[12:56:20.774] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[12:56:21.275] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[12:56:21.777] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[12:56:22.279] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[12:56:22.780] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[12:56:23.282] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[12:56:23.784] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[12:56:24.285] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[12:56:24.787] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[12:56:25.289] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:56:25.542] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 2.4 2.4 2.4 2.4 1.6 1.6 1.6 2.4 1.6 1.6 2.4 1.6 
[12:56:25.542] <TB1>     INFO: Test took 9035 ms.
[12:56:25.542] <TB1>     INFO: PixTestPretest::checkIdig() done.
[12:56:25.578] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:25.578] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:56:25.578] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:25.681] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 73.0312 mA
[12:56:25.782] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.9688 mA
[12:56:25.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  73 Ia 23.3688 mA
[12:56:25.983] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  77 Ia 24.1688 mA
[12:56:26.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 25.7688 mA
[12:56:26.186] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  68 Ia 23.3688 mA
[12:56:26.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  72 Ia 24.1688 mA
[12:56:26.389] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.5688 mA
[12:56:26.489] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  87 Ia 24.9688 mA
[12:56:26.590] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  82 Ia 24.1688 mA
[12:56:26.691] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 26.5688 mA
[12:56:26.792] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  64 Ia 22.5688 mA
[12:56:26.892] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  73 Ia 24.9688 mA
[12:56:26.993] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  68 Ia 24.1688 mA
[12:56:27.094] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.5688 mA
[12:56:27.195] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  87 Ia 24.1688 mA
[12:56:27.296] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 25.7688 mA
[12:56:27.397] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  68 Ia 24.1688 mA
[12:56:27.499] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.9688 mA
[12:56:27.600] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  73 Ia 23.3688 mA
[12:56:27.700] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  77 Ia 24.1688 mA
[12:56:27.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.3688 mA
[12:56:27.903] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  82 Ia 24.9688 mA
[12:56:27.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  77 Ia 22.5688 mA
[12:56:28.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  86 Ia 25.7688 mA
[12:56:28.205] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  76 Ia 22.5688 mA
[12:56:28.306] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  85 Ia 24.9688 mA
[12:56:28.407] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  80 Ia 24.1688 mA
[12:56:28.509] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.5688 mA
[12:56:28.609] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  87 Ia 24.9688 mA
[12:56:28.710] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  82 Ia 24.1688 mA
[12:56:28.812] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.1688 mA
[12:56:28.914] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.1688 mA
[12:56:29.015] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.7688 mA
[12:56:29.116] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  68 Ia 23.3688 mA
[12:56:29.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  72 Ia 23.3688 mA
[12:56:29.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  76 Ia 24.9688 mA
[12:56:29.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  71 Ia 24.1688 mA
[12:56:29.520] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.5688 mA
[12:56:29.621] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  87 Ia 24.9688 mA
[12:56:29.722] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  82 Ia 23.3688 mA
[12:56:29.823] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  86 Ia 24.9688 mA
[12:56:29.924] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  81 Ia 23.3688 mA
[12:56:30.025] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 24.1688 mA
[12:56:30.126] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.1688 mA
[12:56:30.228] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 26.5688 mA
[12:56:30.329] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  64 Ia 23.3688 mA
[12:56:30.430] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  68 Ia 24.1688 mA
[12:56:30.532] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.5688 mA
[12:56:30.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  87 Ia 24.1688 mA
[12:56:30.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  77
[12:56:30.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  72
[12:56:30.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[12:56:30.672] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  68
[12:56:30.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  87
[12:56:30.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  68
[12:56:30.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[12:56:30.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[12:56:30.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[12:56:30.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[12:56:30.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[12:56:30.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  71
[12:56:30.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[12:56:30.674] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[12:56:30.675] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  68
[12:56:30.676] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  87
[12:56:32.503] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[12:56:32.503] <TB1>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3  20.1  20.1
[12:56:32.536] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:32.536] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[12:56:32.536] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:32.671] <TB1>     INFO: Expecting 231680 events.
[12:56:40.831] <TB1>     INFO: 231680 events read in total (7442ms).
[12:56:40.984] <TB1>     INFO: Test took 8445ms.
[12:56:41.186] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 108 and Delta(CalDel) = 62
[12:56:41.191] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 60
[12:56:41.194] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 80 and Delta(CalDel) = 59
[12:56:41.198] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 84 and Delta(CalDel) = 60
[12:56:41.202] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 103 and Delta(CalDel) = 61
[12:56:41.205] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 61
[12:56:41.209] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 82 and Delta(CalDel) = 64
[12:56:41.212] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 71 and Delta(CalDel) = 63
[12:56:41.216] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 62
[12:56:41.219] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:56:41.223] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 61
[12:56:41.231] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 81 and Delta(CalDel) = 60
[12:56:41.234] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 61
[12:56:41.239] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 81 and Delta(CalDel) = 56
[12:56:41.243] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:56:41.246] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 58
[12:56:41.292] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:56:41.326] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:41.326] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:56:41.326] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:41.462] <TB1>     INFO: Expecting 231680 events.
[12:56:49.599] <TB1>     INFO: 231680 events read in total (7422ms).
[12:56:49.605] <TB1>     INFO: Test took 8275ms.
[12:56:49.629] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31.5
[12:56:49.938] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[12:56:49.943] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[12:56:49.947] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 30.5
[12:56:49.951] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30.5
[12:56:49.955] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[12:56:49.958] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32
[12:56:49.962] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[12:56:49.966] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31
[12:56:49.970] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[12:56:49.974] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[12:56:49.978] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 108 +/- 29
[12:56:49.981] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[12:56:49.985] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29
[12:56:49.989] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[12:56:49.993] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[12:56:50.028] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:56:50.028] <TB1>     INFO: CalDel:      130   141   127   146   131   135   141   139   133   140   115   108   129   114   141   119
[12:56:50.028] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    52    51    51    52    53    51    52    51    51    53
[12:56:50.032] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat
[12:56:50.032] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C1.dat
[12:56:50.032] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C2.dat
[12:56:50.032] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C3.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C4.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C5.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C6.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C7.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C8.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C9.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C10.dat
[12:56:50.033] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C11.dat
[12:56:50.034] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C12.dat
[12:56:50.034] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C13.dat
[12:56:50.034] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C14.dat
[12:56:50.034] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:56:50.034] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:56:50.034] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:56:50.034] <TB1>     INFO: PixTestPretest::doTest() done, duration: 51 seconds
[12:56:50.034] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:56:50.124] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:56:50.125] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:56:50.125] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:56:50.125] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:56:50.127] <TB1>     INFO: ######################################################################
[12:56:50.127] <TB1>     INFO: PixTestTiming::doTest()
[12:56:50.127] <TB1>     INFO: ######################################################################
[12:56:50.127] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:50.128] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[12:56:50.128] <TB1>     INFO:    ----------------------------------------------------------------------
[12:56:50.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:56:52.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:56:54.298] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:56:56.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:56:58.850] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:01.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:57:03.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:57:05.669] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:57:07.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:57:09.465] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:57:10.987] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:57:12.510] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:57:14.030] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:57:15.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:57:17.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:57:18.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:57:20.131] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:57:21.658] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:57:23.187] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:57:24.711] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:57:26.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:57:27.751] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:57:29.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:57:30.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:57:32.313] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:57:33.833] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:57:35.354] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:57:36.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:57:38.393] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:57:39.913] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:57:41.433] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:57:42.954] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:57:44.475] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:57:45.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:57:47.518] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:57:49.040] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:57:50.563] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:57:52.085] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:57:53.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:57:55.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:57:56.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:57:58.928] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:58:01.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:58:03.476] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:58:05.750] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:58:08.024] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:58:10.300] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:58:12.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:58:14.847] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:58:17.121] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:58:19.396] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:58:21.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:58:23.945] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:58:26.219] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:58:28.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:58:30.766] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:58:33.041] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:58:35.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:58:37.587] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:58:39.860] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:58:42.133] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:58:44.409] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:58:46.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:58:48.957] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:58:51.231] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:58:53.505] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:58:55.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:58:58.054] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:59:00.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:59:02.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:59:04.878] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:59:07.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:59:09.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:59:11.699] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:59:13.977] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:59:16.250] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:59:18.523] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:59:20.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:59:23.070] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:59:25.345] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:59:27.620] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:59:29.142] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:59:31.416] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:59:33.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:59:35.967] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:59:38.240] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:59:40.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:59:42.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:59:45.065] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:59:46.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:59:48.104] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:59:49.626] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:59:51.149] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:59:52.668] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:59:54.191] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:59:55.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:59:57.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:00:09.681] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:00:22.108] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:00:34.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:00:46.976] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:00:59.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:01:11.922] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:01:24.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:01:36.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:01:39.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:01:40.798] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:01:42.317] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:01:43.840] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:01:46.113] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:01:47.637] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:01:49.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:01:51.429] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:01:53.704] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:01:55.983] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:01:58.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:02:00.530] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:02:02.804] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:02:05.078] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:02:07.351] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:02:09.624] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:02:11.897] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:02:14.170] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:02:16.444] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:02:18.717] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:02:20.991] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:02:23.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:02:25.537] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:02:28.195] <TB1>     INFO: TBM Phase Settings: 236
[13:02:28.195] <TB1>     INFO: 400MHz Phase: 3
[13:02:28.195] <TB1>     INFO: 160MHz Phase: 7
[13:02:28.195] <TB1>     INFO: Functional Phase Area: 3
[13:02:28.198] <TB1>     INFO: Test took 338071 ms.
[13:02:28.198] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:02:28.198] <TB1>     INFO:    ----------------------------------------------------------------------
[13:02:28.198] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:02:28.198] <TB1>     INFO:    ----------------------------------------------------------------------
[13:02:28.198] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:02:29.341] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:02:30.864] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:02:32.385] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:02:33.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:02:35.436] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:02:36.956] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:02:38.478] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:02:39.999] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:02:41.520] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:02:43.041] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:02:44.560] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:02:46.080] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:02:47.600] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:02:49.121] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:02:50.641] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:02:52.162] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:02:53.681] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:02:55.201] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:02:56.720] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:02:58.240] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:02:59.759] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:03:01.280] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:03:02.800] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:03:04.320] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:03:05.840] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:03:08.113] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:03:10.386] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:03:12.660] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:03:14.932] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:03:17.207] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:03:19.480] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:03:20.000] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:03:22.521] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:03:24.794] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:03:27.069] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:03:29.342] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:03:31.616] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:03:33.889] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:03:36.162] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:03:37.683] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:03:39.203] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:03:41.476] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:03:42.995] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:03:45.269] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:03:46.788] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:03:48.308] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:03:49.827] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:03:51.348] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:03:52.869] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:03:54.390] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:03:55.909] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:03:57.428] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:03:58.948] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:04:00.471] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:04:01.994] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:04:03.515] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:04:05.035] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:04:06.556] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:04:08.077] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:04:09.597] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:04:11.118] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:04:12.638] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:04:14.158] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:04:16.061] <TB1>     INFO: ROC Delay Settings: 219
[13:04:16.061] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:04:16.061] <TB1>     INFO: ROC Port 0 Delay: 3
[13:04:16.061] <TB1>     INFO: ROC Port 1 Delay: 3
[13:04:16.061] <TB1>     INFO: Functional ROC Area: 2
[13:04:16.064] <TB1>     INFO: Test took 107866 ms.
[13:04:16.064] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:04:16.064] <TB1>     INFO:    ----------------------------------------------------------------------
[13:04:16.064] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:04:16.064] <TB1>     INFO:    ----------------------------------------------------------------------
[13:04:17.203] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 41c8 41c8 41c8 41c8 41c8 41c8 41c8 41c8 e062 c000 a101 80c0 41c8 41c8 41c9 41cb 41c8 41c8 41c9 41c8 e062 c000 
[13:04:17.203] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 41c8 41c8 41c8 41c8 41c9 41c8 41c8 41c8 e022 c000 a102 8000 41c9 41c9 41c9 41c9 41c9 41c9 41c9 41c9 e022 c000 
[13:04:17.203] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 41c8 41c9 41c9 41c9 41cb 41c8 41c8 41c8 e022 c000 a103 8040 41c9 41c9 41c8 41c8 41c9 41c9 41c8 41c9 e022 c000 
[13:04:17.203] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:04:31.565] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:31.565] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:04:45.820] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:45.820] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:04:59.972] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:59.972] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:05:14.136] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:14.136] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:05:28.405] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:28.405] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:05:42.610] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:42.610] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:05:56.835] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:56.835] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:06:10.957] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:10.957] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:06:25.154] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:25.154] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:06:39.297] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:39.678] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:39.698] <TB1>     INFO: Decoding statistics:
[13:06:39.698] <TB1>     INFO:   General information:
[13:06:39.698] <TB1>     INFO: 	 16bit words read:         240000000
[13:06:39.698] <TB1>     INFO: 	 valid events total:       20000000
[13:06:39.698] <TB1>     INFO: 	 empty events:             20000000
[13:06:39.698] <TB1>     INFO: 	 valid events with pixels: 0
[13:06:39.698] <TB1>     INFO: 	 valid pixel hits:         0
[13:06:39.698] <TB1>     INFO:   Event errors: 	           0
[13:06:39.698] <TB1>     INFO: 	 start marker:             0
[13:06:39.698] <TB1>     INFO: 	 stop marker:              0
[13:06:39.698] <TB1>     INFO: 	 overflow:                 0
[13:06:39.699] <TB1>     INFO: 	 invalid 5bit words:       0
[13:06:39.699] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:06:39.699] <TB1>     INFO:   TBM errors: 		           0
[13:06:39.699] <TB1>     INFO: 	 flawed TBM headers:       0
[13:06:39.699] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:06:39.699] <TB1>     INFO: 	 event ID mismatches:      0
[13:06:39.699] <TB1>     INFO:   ROC errors: 		           0
[13:06:39.699] <TB1>     INFO: 	 missing ROC header(s):    0
[13:06:39.699] <TB1>     INFO: 	 misplaced readback start: 0
[13:06:39.699] <TB1>     INFO:   Pixel decoding errors:	   0
[13:06:39.699] <TB1>     INFO: 	 pixel data incomplete:    0
[13:06:39.699] <TB1>     INFO: 	 pixel address:            0
[13:06:39.699] <TB1>     INFO: 	 pulse height fill bit:    0
[13:06:39.699] <TB1>     INFO: 	 buffer corruption:        0
[13:06:39.699] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:39.699] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:06:39.699] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:39.699] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:39.699] <TB1>     INFO:    Read back bit status: 1
[13:06:39.699] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:39.699] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:39.699] <TB1>     INFO:    Timings are good!
[13:06:39.699] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:39.699] <TB1>     INFO: Test took 143635 ms.
[13:06:39.699] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:06:39.699] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:06:39.699] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:06:39.699] <TB1>     INFO: PixTestTiming::doTest took 589574 ms.
[13:06:39.699] <TB1>     INFO: PixTestTiming::doTest() done
[13:06:39.699] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:06:39.699] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:06:39.700] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:06:39.700] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:06:39.700] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:06:39.700] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:06:39.700] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:06:40.044] <TB1>     INFO: ######################################################################
[13:06:40.044] <TB1>     INFO: PixTestAlive::doTest()
[13:06:40.044] <TB1>     INFO: ######################################################################
[13:06:40.048] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:40.048] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:06:40.048] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:40.049] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:06:40.393] <TB1>     INFO: Expecting 41600 events.
[13:06:44.486] <TB1>     INFO: 41600 events read in total (3378ms).
[13:06:44.486] <TB1>     INFO: Test took 4437ms.
[13:06:44.494] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:44.494] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:06:44.494] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:06:44.870] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:06:44.870] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:06:44.871] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    0    0    0    0    0
[13:06:44.874] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:44.874] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:06:44.874] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:44.875] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:06:45.223] <TB1>     INFO: Expecting 41600 events.
[13:06:48.194] <TB1>     INFO: 41600 events read in total (2256ms).
[13:06:48.194] <TB1>     INFO: Test took 3319ms.
[13:06:48.194] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:48.194] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:06:48.194] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:06:48.195] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:06:48.605] <TB1>     INFO: PixTestAlive::maskTest() done
[13:06:48.605] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:06:48.609] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:48.609] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:06:48.609] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:48.611] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:06:48.957] <TB1>     INFO: Expecting 41600 events.
[13:06:53.056] <TB1>     INFO: 41600 events read in total (3384ms).
[13:06:53.057] <TB1>     INFO: Test took 4446ms.
[13:06:53.065] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:53.065] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:06:53.065] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:06:53.443] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:06:53.443] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:06:53.443] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:06:53.443] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:06:53.451] <TB1>     INFO: ######################################################################
[13:06:53.451] <TB1>     INFO: PixTestTrim::doTest()
[13:06:53.451] <TB1>     INFO: ######################################################################
[13:06:53.454] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:53.454] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:06:53.454] <TB1>     INFO:    ----------------------------------------------------------------------
[13:06:53.531] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:06:53.531] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:06:53.581] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:06:53.581] <TB1>     INFO:     run 1 of 1
[13:06:53.581] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:06:53.924] <TB1>     INFO: Expecting 5025280 events.
[13:07:39.837] <TB1>     INFO: 1439424 events read in total (45199ms).
[13:08:24.600] <TB1>     INFO: 2859776 events read in total (89961ms).
[13:09:09.455] <TB1>     INFO: 4290096 events read in total (134816ms).
[13:09:32.289] <TB1>     INFO: 5025280 events read in total (157650ms).
[13:09:32.331] <TB1>     INFO: Test took 158750ms.
[13:09:32.389] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:32.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:33.959] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:35.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:36.641] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:37.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:39.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:40.930] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:09:42.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:09:43.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:09:45.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:09:46.439] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:09:47.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:09:49.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:09:50.716] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:09:52.067] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:09:53.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:09:55.022] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228630528
[13:09:55.026] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.169 minThrLimit = 104.11 minThrNLimit = 127.014 -> result = 104.169 -> 104
[13:09:55.027] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.365 minThrLimit = 98.3623 minThrNLimit = 118.561 -> result = 98.365 -> 98
[13:09:55.027] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5654 minThrLimit = 88.5617 minThrNLimit = 108.734 -> result = 88.5654 -> 88
[13:09:55.027] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4547 minThrLimit = 85.4237 minThrNLimit = 105.572 -> result = 85.4547 -> 85
[13:09:55.028] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3547 minThrLimit = 99.3461 minThrNLimit = 121.389 -> result = 99.3547 -> 99
[13:09:55.028] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2157 minThrLimit = 91.1785 minThrNLimit = 115.29 -> result = 91.2157 -> 91
[13:09:55.028] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.325 minThrLimit = 100.307 minThrNLimit = 119.207 -> result = 100.325 -> 100
[13:09:55.029] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.945 minThrLimit = 90.9315 minThrNLimit = 105.771 -> result = 90.945 -> 90
[13:09:55.029] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3938 minThrLimit = 90.3801 minThrNLimit = 108.217 -> result = 90.3938 -> 90
[13:09:55.030] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3044 minThrLimit = 96.2993 minThrNLimit = 112.624 -> result = 96.3044 -> 96
[13:09:55.030] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.231 minThrLimit = 103.161 minThrNLimit = 124.819 -> result = 103.231 -> 103
[13:09:55.030] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2661 minThrLimit = 98.262 minThrNLimit = 117.574 -> result = 98.2661 -> 98
[13:09:55.031] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.904 minThrLimit = 101.836 minThrNLimit = 122.148 -> result = 101.904 -> 101
[13:09:55.031] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7362 minThrLimit = 92.7336 minThrNLimit = 110.211 -> result = 92.7362 -> 92
[13:09:55.031] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.667 minThrLimit = 107.624 minThrNLimit = 133.348 -> result = 107.667 -> 107
[13:09:55.032] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.779 minThrLimit = 102.641 minThrNLimit = 124.875 -> result = 102.779 -> 102
[13:09:55.032] <TB1>     INFO: ROC 0 VthrComp = 104
[13:09:55.032] <TB1>     INFO: ROC 1 VthrComp = 98
[13:09:55.032] <TB1>     INFO: ROC 2 VthrComp = 88
[13:09:55.032] <TB1>     INFO: ROC 3 VthrComp = 85
[13:09:55.032] <TB1>     INFO: ROC 4 VthrComp = 99
[13:09:55.032] <TB1>     INFO: ROC 5 VthrComp = 91
[13:09:55.033] <TB1>     INFO: ROC 6 VthrComp = 100
[13:09:55.033] <TB1>     INFO: ROC 7 VthrComp = 90
[13:09:55.033] <TB1>     INFO: ROC 8 VthrComp = 90
[13:09:55.033] <TB1>     INFO: ROC 9 VthrComp = 96
[13:09:55.033] <TB1>     INFO: ROC 10 VthrComp = 103
[13:09:55.033] <TB1>     INFO: ROC 11 VthrComp = 98
[13:09:55.033] <TB1>     INFO: ROC 12 VthrComp = 101
[13:09:55.033] <TB1>     INFO: ROC 13 VthrComp = 92
[13:09:55.033] <TB1>     INFO: ROC 14 VthrComp = 107
[13:09:55.033] <TB1>     INFO: ROC 15 VthrComp = 102
[13:09:55.033] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:09:55.034] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:09:55.052] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:09:55.052] <TB1>     INFO:     run 1 of 1
[13:09:55.052] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:09:55.396] <TB1>     INFO: Expecting 5025280 events.
[13:10:30.691] <TB1>     INFO: 886416 events read in total (34580ms).
[13:11:06.016] <TB1>     INFO: 1771720 events read in total (69906ms).
[13:11:41.803] <TB1>     INFO: 2657784 events read in total (105692ms).
[13:12:17.320] <TB1>     INFO: 3534216 events read in total (141209ms).
[13:12:53.118] <TB1>     INFO: 4406848 events read in total (177007ms).
[13:13:18.733] <TB1>     INFO: 5025280 events read in total (202622ms).
[13:13:18.819] <TB1>     INFO: Test took 203768ms.
[13:13:19.007] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:19.381] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:20.986] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:22.590] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:24.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:25.898] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:27.552] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:29.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:30.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:32.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:13:34.265] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:13:35.971] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:13:37.689] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:13:39.378] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:41.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:42.811] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:44.496] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:46.216] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307257344
[13:13:46.221] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.2388 for pixel 29/1 mean/min/max = 46.8275/34.4147/59.2403
[13:13:46.221] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.9633 for pixel 28/79 mean/min/max = 44.414/31.6278/57.2001
[13:13:46.222] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2994 for pixel 18/4 mean/min/max = 45.784/34.2416/57.3264
[13:13:46.222] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 55.5285 for pixel 0/71 mean/min/max = 43.6567/31.7836/55.5298
[13:13:46.222] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.455 for pixel 20/24 mean/min/max = 45.1746/31.8803/58.469
[13:13:46.223] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.4235 for pixel 0/5 mean/min/max = 45.0155/33.5953/56.4356
[13:13:46.223] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.4124 for pixel 14/7 mean/min/max = 45.1883/31.7808/58.5959
[13:13:46.224] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.9428 for pixel 51/17 mean/min/max = 48.0711/33.1136/63.0287
[13:13:46.224] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 67.1626 for pixel 8/11 mean/min/max = 49.2183/31.0788/67.3577
[13:13:46.224] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.7378 for pixel 17/9 mean/min/max = 46.7011/31.4838/61.9184
[13:13:46.225] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.4501 for pixel 13/0 mean/min/max = 45.9772/31.4709/60.4835
[13:13:46.225] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.6531 for pixel 51/7 mean/min/max = 44.6773/31.688/57.6666
[13:13:46.226] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 65.4648 for pixel 13/34 mean/min/max = 48.8851/31.9477/65.8225
[13:13:46.226] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 60.8884 for pixel 13/9 mean/min/max = 47.11/33.2841/60.9359
[13:13:46.226] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.9516 for pixel 20/65 mean/min/max = 46.4769/34.9853/57.9686
[13:13:46.227] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.5707 for pixel 0/1 mean/min/max = 47.4238/32.2041/62.6435
[13:13:46.227] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:13:46.363] <TB1>     INFO: Expecting 411648 events.
[13:13:53.963] <TB1>     INFO: 411648 events read in total (6879ms).
[13:13:53.970] <TB1>     INFO: Expecting 411648 events.
[13:14:01.505] <TB1>     INFO: 411648 events read in total (6861ms).
[13:14:01.514] <TB1>     INFO: Expecting 411648 events.
[13:14:09.019] <TB1>     INFO: 411648 events read in total (6839ms).
[13:14:09.029] <TB1>     INFO: Expecting 411648 events.
[13:14:16.515] <TB1>     INFO: 411648 events read in total (6819ms).
[13:14:16.528] <TB1>     INFO: Expecting 411648 events.
[13:14:24.136] <TB1>     INFO: 411648 events read in total (6943ms).
[13:14:24.151] <TB1>     INFO: Expecting 411648 events.
[13:14:31.768] <TB1>     INFO: 411648 events read in total (6963ms).
[13:14:31.785] <TB1>     INFO: Expecting 411648 events.
[13:14:39.414] <TB1>     INFO: 411648 events read in total (6974ms).
[13:14:39.434] <TB1>     INFO: Expecting 411648 events.
[13:14:46.984] <TB1>     INFO: 411648 events read in total (6898ms).
[13:14:47.004] <TB1>     INFO: Expecting 411648 events.
[13:14:54.681] <TB1>     INFO: 411648 events read in total (7013ms).
[13:14:54.708] <TB1>     INFO: Expecting 411648 events.
[13:15:02.319] <TB1>     INFO: 411648 events read in total (6968ms).
[13:15:02.350] <TB1>     INFO: Expecting 411648 events.
[13:15:09.904] <TB1>     INFO: 411648 events read in total (6910ms).
[13:15:09.933] <TB1>     INFO: Expecting 411648 events.
[13:15:17.462] <TB1>     INFO: 411648 events read in total (6883ms).
[13:15:17.494] <TB1>     INFO: Expecting 411648 events.
[13:15:25.104] <TB1>     INFO: 411648 events read in total (6967ms).
[13:15:25.151] <TB1>     INFO: Expecting 411648 events.
[13:15:32.735] <TB1>     INFO: 411648 events read in total (6959ms).
[13:15:32.772] <TB1>     INFO: Expecting 411648 events.
[13:15:40.404] <TB1>     INFO: 411648 events read in total (6992ms).
[13:15:40.446] <TB1>     INFO: Expecting 411648 events.
[13:15:48.027] <TB1>     INFO: 411648 events read in total (6958ms).
[13:15:48.067] <TB1>     INFO: Test took 121840ms.
[13:15:48.565] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4244 < 35 for itrim = 102; old thr = 34.3975 ... break
[13:15:48.600] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.141 < 35 for itrim = 104; old thr = 34.2878 ... break
[13:15:48.632] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7407 < 35 for itrim+1 = 96; old thr = 34.7719 ... break
[13:15:48.657] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7862 < 35 for itrim+1 = 85; old thr = 34.349 ... break
[13:15:48.695] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0573 < 35 for itrim = 107; old thr = 34.5251 ... break
[13:15:48.730] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4426 < 35 for itrim = 94; old thr = 33.8339 ... break
[13:15:48.763] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2457 < 35 for itrim+1 = 104; old thr = 34.7675 ... break
[13:15:48.773] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1726 < 35 for itrim = 96; old thr = 34.0507 ... break
[13:15:48.805] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0228 < 35 for itrim = 140; old thr = 34.8812 ... break
[13:15:48.835] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4081 < 35 for itrim+1 = 117; old thr = 34.7457 ... break
[13:15:48.866] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8658 < 35 for itrim = 96; old thr = 33.8341 ... break
[13:15:48.893] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3876 < 35 for itrim = 93; old thr = 34.1793 ... break
[13:15:48.922] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1962 < 35 for itrim = 120; old thr = 34.7314 ... break
[13:15:48.950] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9205 < 35 for itrim = 105; old thr = 33.5155 ... break
[13:15:48.990] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1031 < 35 for itrim = 111; old thr = 34.8119 ... break
[13:15:49.016] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1457 < 35 for itrim+1 = 110; old thr = 34.9821 ... break
[13:15:49.091] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:15:49.104] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:15:49.104] <TB1>     INFO:     run 1 of 1
[13:15:49.104] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:49.449] <TB1>     INFO: Expecting 5025280 events.
[13:16:25.294] <TB1>     INFO: 869504 events read in total (35130ms).
[13:17:00.505] <TB1>     INFO: 1737856 events read in total (70341ms).
[13:17:35.954] <TB1>     INFO: 2607416 events read in total (105790ms).
[13:18:11.379] <TB1>     INFO: 3466336 events read in total (141215ms).
[13:18:46.830] <TB1>     INFO: 4321648 events read in total (176666ms).
[13:19:15.947] <TB1>     INFO: 5025280 events read in total (205783ms).
[13:19:16.038] <TB1>     INFO: Test took 206935ms.
[13:19:16.231] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:16.622] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:18.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:19.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:21.382] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:22.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:24.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:25.990] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:27.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:29.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:30.808] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:19:32.400] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:19:33.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:19:35.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:37.168] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:38.769] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:40.347] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:41.943] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278466560
[13:19:41.944] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.419194 .. 255.000000
[13:19:42.023] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:19:42.034] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:42.034] <TB1>     INFO:     run 1 of 1
[13:19:42.034] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:42.377] <TB1>     INFO: Expecting 8320000 events.
[13:20:16.976] <TB1>     INFO: 816752 events read in total (33884ms).
[13:20:50.955] <TB1>     INFO: 1633560 events read in total (67863ms).
[13:21:25.047] <TB1>     INFO: 2450576 events read in total (101955ms).
[13:21:59.413] <TB1>     INFO: 3267560 events read in total (136321ms).
[13:22:33.703] <TB1>     INFO: 4084656 events read in total (170611ms).
[13:23:08.032] <TB1>     INFO: 4900912 events read in total (204940ms).
[13:23:42.395] <TB1>     INFO: 5715952 events read in total (239304ms).
[13:24:16.739] <TB1>     INFO: 6530552 events read in total (273647ms).
[13:24:50.998] <TB1>     INFO: 7344552 events read in total (307906ms).
[13:25:25.173] <TB1>     INFO: 8158544 events read in total (342081ms).
[13:25:32.208] <TB1>     INFO: 8320000 events read in total (349116ms).
[13:25:32.335] <TB1>     INFO: Test took 350302ms.
[13:25:32.670] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:33.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:35.264] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:37.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:38.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:40.822] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:42.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:44.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:46.350] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:48.251] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:50.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:52.029] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:53.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:25:55.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:25:57.636] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:25:59.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:01.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:03.270] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273240064
[13:26:03.351] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.454506 .. 47.328913
[13:26:03.425] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 57 (-1/-1) hits flags = 528 (plus default)
[13:26:03.436] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:03.436] <TB1>     INFO:     run 1 of 1
[13:26:03.436] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:03.779] <TB1>     INFO: Expecting 1830400 events.
[13:26:45.481] <TB1>     INFO: 1158032 events read in total (40988ms).
[13:27:09.202] <TB1>     INFO: 1830400 events read in total (64709ms).
[13:27:09.219] <TB1>     INFO: Test took 65783ms.
[13:27:09.256] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:09.343] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:10.326] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:11.313] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:12.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:13.278] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:14.271] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:15.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:16.273] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:17.266] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:18.248] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:19.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:20.202] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:21.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:22.163] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:23.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:24.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:25.110] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329818112
[13:27:25.191] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.383825 .. 45.046535
[13:27:25.265] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:27:25.276] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:25.276] <TB1>     INFO:     run 1 of 1
[13:27:25.276] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:25.628] <TB1>     INFO: Expecting 1564160 events.
[13:28:07.116] <TB1>     INFO: 1133488 events read in total (40773ms).
[13:28:22.802] <TB1>     INFO: 1564160 events read in total (56460ms).
[13:28:22.818] <TB1>     INFO: Test took 57542ms.
[13:28:22.854] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:22.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:23.969] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:24.995] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:26.026] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:27.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:28.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:29.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:30.136] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:31.159] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:32.176] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:33.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:34.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:35.179] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:36.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:37.125] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:38.092] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:39.075] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267993088
[13:28:39.158] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.075811 .. 44.461023
[13:28:39.242] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:28:39.254] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:28:39.254] <TB1>     INFO:     run 1 of 1
[13:28:39.254] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:28:39.609] <TB1>     INFO: Expecting 1431040 events.
[13:29:20.895] <TB1>     INFO: 1119016 events read in total (40571ms).
[13:29:32.462] <TB1>     INFO: 1431040 events read in total (52138ms).
[13:29:32.476] <TB1>     INFO: Test took 53222ms.
[13:29:32.508] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:32.579] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:33.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:34.484] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:35.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:36.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:37.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:38.304] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:39.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:40.203] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:41.146] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:42.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:43.044] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:43.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:44.944] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:45.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:46.841] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:47.803] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 267993088
[13:29:47.889] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:29:47.889] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:29:47.900] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:47.900] <TB1>     INFO:     run 1 of 1
[13:29:47.900] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:48.244] <TB1>     INFO: Expecting 1364480 events.
[13:30:28.366] <TB1>     INFO: 1075960 events read in total (39407ms).
[13:30:39.399] <TB1>     INFO: 1364480 events read in total (50441ms).
[13:30:39.414] <TB1>     INFO: Test took 51514ms.
[13:30:39.452] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:39.533] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:40.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:41.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:42.512] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:43.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:44.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:45.537] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:46.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:47.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:48.948] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:50.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:51.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:30:52.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:30:53.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:30:54.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:30:55.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:30:56.219] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354361344
[13:30:56.276] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[13:30:56.277] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[13:30:56.278] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[13:30:56.278] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[13:30:56.278] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[13:30:56.278] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[13:30:56.278] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[13:30:56.278] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[13:30:56.278] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C0.dat
[13:30:56.286] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C1.dat
[13:30:56.294] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C2.dat
[13:30:56.301] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C3.dat
[13:30:56.308] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C4.dat
[13:30:56.315] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C5.dat
[13:30:56.323] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C6.dat
[13:30:56.330] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C7.dat
[13:30:56.341] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C8.dat
[13:30:56.349] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C9.dat
[13:30:56.362] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C10.dat
[13:30:56.370] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C11.dat
[13:30:56.384] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C12.dat
[13:30:56.404] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C13.dat
[13:30:56.411] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C14.dat
[13:30:56.418] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C15.dat
[13:30:56.425] <TB1>     INFO: PixTestTrim::trimTest() done
[13:30:56.425] <TB1>     INFO: vtrim:     102 104  96  85 107  94 104  96 140 117  96  93 120 105 111 110 
[13:30:56.425] <TB1>     INFO: vthrcomp:  104  98  88  85  99  91 100  90  90  96 103  98 101  92 107 102 
[13:30:56.425] <TB1>     INFO: vcal mean:  34.98  35.00  35.03  34.99  34.99  35.01  34.97  35.00  35.00  34.94  35.00  34.95  34.97  34.97  35.01  34.99 
[13:30:56.425] <TB1>     INFO: vcal RMS:    0.85   0.90   0.82   0.98   0.88   0.77   0.88   0.89   0.97   1.08   0.90   0.86   0.97   0.89   0.83   0.89 
[13:30:56.425] <TB1>     INFO: bits mean:   8.94   9.85   9.37  10.05  10.05   9.50   9.85   8.16   9.30   9.56   9.41   9.51   8.98   9.18   9.07   8.93 
[13:30:56.425] <TB1>     INFO: bits RMS:    2.55   2.68   2.44   2.62   2.52   2.56   2.58   2.82   2.51   2.64   2.79   2.83   2.67   2.56   2.40   2.80 
[13:30:56.436] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:56.437] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:30:56.444] <TB1>     INFO:    ----------------------------------------------------------------------
[13:30:56.447] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:30:56.448] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:30:56.468] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:30:56.469] <TB1>     INFO:     run 1 of 1
[13:30:56.469] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:30:56.943] <TB1>     INFO: Expecting 4160000 events.
[13:31:44.305] <TB1>     INFO: 1179190 events read in total (46647ms).
[13:32:30.299] <TB1>     INFO: 2346860 events read in total (92641ms).
[13:33:16.435] <TB1>     INFO: 3500890 events read in total (138777ms).
[13:33:42.961] <TB1>     INFO: 4160000 events read in total (165303ms).
[13:33:43.068] <TB1>     INFO: Test took 166598ms.
[13:33:43.182] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:43.413] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:33:45.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:33:47.312] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:33:49.239] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:33:51.162] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:33:53.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:33:54.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:33:56.906] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:33:58.886] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:00.859] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:02.800] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:04.708] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:06.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:08.608] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:10.585] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:12.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:14.432] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289574912
[13:34:14.433] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:34:14.507] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:34:14.508] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[13:34:14.521] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:34:14.521] <TB1>     INFO:     run 1 of 1
[13:34:14.521] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:14.869] <TB1>     INFO: Expecting 4201600 events.
[13:35:00.402] <TB1>     INFO: 1123730 events read in total (44818ms).
[13:35:45.402] <TB1>     INFO: 2239030 events read in total (89818ms).
[13:36:30.261] <TB1>     INFO: 3341005 events read in total (134677ms).
[13:37:05.160] <TB1>     INFO: 4201600 events read in total (169576ms).
[13:37:05.213] <TB1>     INFO: Test took 170692ms.
[13:37:05.341] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:05.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:07.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:09.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:11.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:13.236] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:15.096] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:16.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:18.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:20.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:22.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:24.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:26.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:28.469] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:30.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:32.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:34.233] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:36.120] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333774848
[13:37:36.121] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:37:36.194] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:37:36.194] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 186 (-1/-1) hits flags = 528 (plus default)
[13:37:36.206] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:36.206] <TB1>     INFO:     run 1 of 1
[13:37:36.206] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:36.551] <TB1>     INFO: Expecting 3889600 events.
[13:38:24.861] <TB1>     INFO: 1168770 events read in total (47595ms).
[13:39:11.284] <TB1>     INFO: 2324255 events read in total (94018ms).
[13:39:57.622] <TB1>     INFO: 3467305 events read in total (140356ms).
[13:40:14.796] <TB1>     INFO: 3889600 events read in total (157530ms).
[13:40:14.848] <TB1>     INFO: Test took 158642ms.
[13:40:14.957] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:15.187] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:16.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:18.819] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:20.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:22.530] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:24.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:26.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:27.943] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:29.761] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:31.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:33.385] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:35.166] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:36.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:38.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:40.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:42.474] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:44.277] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300257280
[13:40:44.278] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:40:44.352] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:40:44.353] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 185 (-1/-1) hits flags = 528 (plus default)
[13:40:44.365] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:40:44.365] <TB1>     INFO:     run 1 of 1
[13:40:44.365] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:44.710] <TB1>     INFO: Expecting 3868800 events.
[13:41:31.934] <TB1>     INFO: 1171440 events read in total (46506ms).
[13:42:18.198] <TB1>     INFO: 2329345 events read in total (92770ms).
[13:43:04.212] <TB1>     INFO: 3475230 events read in total (138785ms).
[13:43:20.161] <TB1>     INFO: 3868800 events read in total (154733ms).
[13:43:20.223] <TB1>     INFO: Test took 155858ms.
[13:43:20.338] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:20.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:22.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:24.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:26.178] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:28.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:29.869] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:31.750] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:33.599] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:35.473] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:37.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:39.263] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:41.109] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:42.980] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:44.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:46.796] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:48.838] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:51.319] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290693120
[13:43:51.320] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:43:51.438] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:43:51.438] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[13:43:51.457] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:43:51.457] <TB1>     INFO:     run 1 of 1
[13:43:51.457] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:51.849] <TB1>     INFO: Expecting 3848000 events.
[13:44:38.331] <TB1>     INFO: 1174095 events read in total (45768ms).
[13:45:24.750] <TB1>     INFO: 2334895 events read in total (92187ms).
[13:46:10.807] <TB1>     INFO: 3483765 events read in total (138245ms).
[13:46:25.872] <TB1>     INFO: 3848000 events read in total (153309ms).
[13:46:25.938] <TB1>     INFO: Test took 154481ms.
[13:46:26.050] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:26.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:28.075] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:29.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:31.729] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:33.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:35.318] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:37.130] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:38.925] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:40.727] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:42.532] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:44.327] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:46.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:47.901] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:49.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:51.470] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:53.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:55.052] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 304021504
[13:46:55.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.917, thr difference RMS: 1.20779
[13:46:55.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.09665, thr difference RMS: 1.67788
[13:46:55.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.04741, thr difference RMS: 1.47824
[13:46:55.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.25912, thr difference RMS: 1.39457
[13:46:55.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5564, thr difference RMS: 1.55548
[13:46:55.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.10237, thr difference RMS: 1.59005
[13:46:55.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.1898, thr difference RMS: 1.22146
[13:46:55.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.5105, thr difference RMS: 1.43064
[13:46:55.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.43136, thr difference RMS: 1.76028
[13:46:55.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.6669, thr difference RMS: 1.30158
[13:46:55.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.4769, thr difference RMS: 1.37744
[13:46:55.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1138, thr difference RMS: 1.49642
[13:46:55.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.4097, thr difference RMS: 1.43566
[13:46:55.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.2968, thr difference RMS: 1.57922
[13:46:55.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.2348, thr difference RMS: 1.38984
[13:46:55.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.6818, thr difference RMS: 1.35949
[13:46:55.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.9432, thr difference RMS: 1.20077
[13:46:55.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.99062, thr difference RMS: 1.65401
[13:46:55.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.07723, thr difference RMS: 1.46381
[13:46:55.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.18953, thr difference RMS: 1.40113
[13:46:55.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.627, thr difference RMS: 1.52178
[13:46:55.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.07816, thr difference RMS: 1.57888
[13:46:55.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.1121, thr difference RMS: 1.21591
[13:46:55.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.4164, thr difference RMS: 1.39314
[13:46:55.060] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.26163, thr difference RMS: 1.71099
[13:46:55.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.57316, thr difference RMS: 1.26185
[13:46:55.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.5523, thr difference RMS: 1.38544
[13:46:55.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.0628, thr difference RMS: 1.48463
[13:46:55.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4078, thr difference RMS: 1.4325
[13:46:55.061] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.3744, thr difference RMS: 1.55488
[13:46:55.062] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.1731, thr difference RMS: 1.38137
[13:46:55.062] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.558, thr difference RMS: 1.36502
[13:46:55.062] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.272, thr difference RMS: 1.19513
[13:46:55.062] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.04385, thr difference RMS: 1.67179
[13:46:55.062] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.15988, thr difference RMS: 1.451
[13:46:55.063] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.21077, thr difference RMS: 1.38613
[13:46:55.063] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.8015, thr difference RMS: 1.53244
[13:46:55.063] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.10731, thr difference RMS: 1.60286
[13:46:55.063] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.1896, thr difference RMS: 1.20574
[13:46:55.063] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.4109, thr difference RMS: 1.41587
[13:46:55.064] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.24071, thr difference RMS: 1.74087
[13:46:55.064] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.64664, thr difference RMS: 1.27862
[13:46:55.064] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.7748, thr difference RMS: 1.34755
[13:46:55.064] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0566, thr difference RMS: 1.48816
[13:46:55.064] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4783, thr difference RMS: 1.44242
[13:46:55.065] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.5993, thr difference RMS: 1.5759
[13:46:55.065] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.2495, thr difference RMS: 1.36226
[13:46:55.065] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.6048, thr difference RMS: 1.34399
[13:46:55.065] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.4259, thr difference RMS: 1.18917
[13:46:55.065] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.11374, thr difference RMS: 1.66965
[13:46:55.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.2926, thr difference RMS: 1.46151
[13:46:55.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.19169, thr difference RMS: 1.38896
[13:46:55.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.938, thr difference RMS: 1.55674
[13:46:55.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.14817, thr difference RMS: 1.58528
[13:46:55.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.2305, thr difference RMS: 1.20812
[13:46:55.066] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.4893, thr difference RMS: 1.43187
[13:46:55.067] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.22606, thr difference RMS: 1.70554
[13:46:55.067] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.77905, thr difference RMS: 1.26936
[13:46:55.067] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.924, thr difference RMS: 1.34652
[13:46:55.067] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.2202, thr difference RMS: 1.51525
[13:46:55.067] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.4958, thr difference RMS: 1.40701
[13:46:55.068] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.7754, thr difference RMS: 1.5953
[13:46:55.068] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.362, thr difference RMS: 1.36027
[13:46:55.068] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.5845, thr difference RMS: 1.32983
[13:46:55.184] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:46:55.187] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2401 seconds
[13:46:55.188] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:46:55.901] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:46:55.901] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:46:55.907] <TB1>     INFO: ######################################################################
[13:46:55.908] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:46:55.908] <TB1>     INFO: ######################################################################
[13:46:55.908] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:55.908] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:46:55.908] <TB1>     INFO:    ----------------------------------------------------------------------
[13:46:55.908] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:46:55.919] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:46:55.919] <TB1>     INFO:     run 1 of 1
[13:46:55.919] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:56.277] <TB1>     INFO: Expecting 59072000 events.
[13:47:25.527] <TB1>     INFO: 1072000 events read in total (28536ms).
[13:47:53.600] <TB1>     INFO: 2140800 events read in total (56609ms).
[13:48:22.356] <TB1>     INFO: 3209200 events read in total (85365ms).
[13:48:51.361] <TB1>     INFO: 4281400 events read in total (114370ms).
[13:49:20.340] <TB1>     INFO: 5349600 events read in total (143349ms).
[13:49:49.068] <TB1>     INFO: 6418400 events read in total (172077ms).
[13:50:17.884] <TB1>     INFO: 7490800 events read in total (200893ms).
[13:50:46.787] <TB1>     INFO: 8559200 events read in total (229796ms).
[13:51:15.611] <TB1>     INFO: 9627000 events read in total (258620ms).
[13:51:44.470] <TB1>     INFO: 10699200 events read in total (287479ms).
[13:52:13.261] <TB1>     INFO: 11767800 events read in total (316270ms).
[13:52:42.073] <TB1>     INFO: 12837000 events read in total (345082ms).
[13:53:10.887] <TB1>     INFO: 13909400 events read in total (373896ms).
[13:53:39.659] <TB1>     INFO: 14978000 events read in total (402668ms).
[13:54:08.558] <TB1>     INFO: 16046000 events read in total (431568ms).
[13:54:37.293] <TB1>     INFO: 17118000 events read in total (460302ms).
[13:55:06.156] <TB1>     INFO: 18186600 events read in total (489165ms).
[13:55:34.975] <TB1>     INFO: 19255000 events read in total (517984ms).
[13:56:03.843] <TB1>     INFO: 20327600 events read in total (546852ms).
[13:56:32.646] <TB1>     INFO: 21396000 events read in total (575655ms).
[13:57:01.572] <TB1>     INFO: 22465000 events read in total (604581ms).
[13:57:30.402] <TB1>     INFO: 23537200 events read in total (633411ms).
[13:57:59.280] <TB1>     INFO: 24605800 events read in total (662289ms).
[13:58:28.210] <TB1>     INFO: 25674000 events read in total (691219ms).
[13:58:57.226] <TB1>     INFO: 26746400 events read in total (720235ms).
[13:59:26.086] <TB1>     INFO: 27814600 events read in total (749095ms).
[13:59:55.011] <TB1>     INFO: 28884800 events read in total (778020ms).
[14:00:23.810] <TB1>     INFO: 29956000 events read in total (806819ms).
[14:00:52.627] <TB1>     INFO: 31024000 events read in total (835636ms).
[14:01:21.399] <TB1>     INFO: 32092000 events read in total (864408ms).
[14:01:50.241] <TB1>     INFO: 33163600 events read in total (893250ms).
[14:02:19.011] <TB1>     INFO: 34232400 events read in total (922020ms).
[14:02:47.912] <TB1>     INFO: 35300600 events read in total (950921ms).
[14:03:16.592] <TB1>     INFO: 36371800 events read in total (979601ms).
[14:03:45.443] <TB1>     INFO: 37441000 events read in total (1008452ms).
[14:04:14.249] <TB1>     INFO: 38509200 events read in total (1037258ms).
[14:04:43.008] <TB1>     INFO: 39579800 events read in total (1066017ms).
[14:05:11.745] <TB1>     INFO: 40649600 events read in total (1094754ms).
[14:05:40.422] <TB1>     INFO: 41718000 events read in total (1123431ms).
[14:06:09.136] <TB1>     INFO: 42788000 events read in total (1152145ms).
[14:06:37.758] <TB1>     INFO: 43858200 events read in total (1180767ms).
[14:07:06.486] <TB1>     INFO: 44926200 events read in total (1209495ms).
[14:07:35.056] <TB1>     INFO: 45994600 events read in total (1238065ms).
[14:08:03.750] <TB1>     INFO: 47065800 events read in total (1266759ms).
[14:08:32.343] <TB1>     INFO: 48134200 events read in total (1295352ms).
[14:09:00.988] <TB1>     INFO: 49202600 events read in total (1323997ms).
[14:09:29.632] <TB1>     INFO: 50273000 events read in total (1352641ms).
[14:09:58.333] <TB1>     INFO: 51342000 events read in total (1381342ms).
[14:10:26.927] <TB1>     INFO: 52410200 events read in total (1409936ms).
[14:10:55.521] <TB1>     INFO: 53478600 events read in total (1438530ms).
[14:11:23.989] <TB1>     INFO: 54550000 events read in total (1466998ms).
[14:11:52.401] <TB1>     INFO: 55618000 events read in total (1495410ms).
[14:12:20.850] <TB1>     INFO: 56685600 events read in total (1523859ms).
[14:12:49.211] <TB1>     INFO: 57757000 events read in total (1552220ms).
[14:13:17.654] <TB1>     INFO: 58827200 events read in total (1580663ms).
[14:13:24.515] <TB1>     INFO: 59072000 events read in total (1587524ms).
[14:13:24.537] <TB1>     INFO: Test took 1588618ms.
[14:13:24.596] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:24.765] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:24.765] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:25.940] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:25.940] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:27.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:27.114] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:28.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:28.296] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:29.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:29.461] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:30.635] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:30.635] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:31.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:31.788] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:32.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:32.965] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:34.152] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:34.152] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:35.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:35.367] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:36.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:36.557] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:37.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:37.725] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:38.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:38.904] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:40.078] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:40.078] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:41.262] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:41.262] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:42.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:42.427] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:13:43.611] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495214592
[14:13:43.649] <TB1>     INFO: PixTestScurves::scurves() done 
[14:13:43.649] <TB1>     INFO: Vcal mean:  35.12  35.02  35.07  35.08  35.03  35.04  35.08  35.11  35.07  35.08  35.07  35.06  35.15  35.09  35.13  35.14 
[14:13:43.649] <TB1>     INFO: Vcal RMS:    0.72   0.76   0.68   0.68   0.76   0.63   0.75   0.76   0.87   0.98   0.76   0.75   0.85   0.77   0.69   0.77 
[14:13:43.649] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:13:43.724] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:13:43.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:13:43.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:13:43.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:13:43.724] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:13:43.724] <TB1>     INFO: ######################################################################
[14:13:43.724] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:13:43.724] <TB1>     INFO: ######################################################################
[14:13:43.728] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:13:44.072] <TB1>     INFO: Expecting 41600 events.
[14:13:48.173] <TB1>     INFO: 41600 events read in total (3371ms).
[14:13:48.174] <TB1>     INFO: Test took 4446ms.
[14:13:48.182] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:48.182] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:13:48.182] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:13:48.186] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 2, 33] has eff 0/10
[14:13:48.186] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 2, 33]
[14:13:48.187] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 51, 65] has eff 0/10
[14:13:48.187] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 51, 65]
[14:13:48.187] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 50, 68] has eff 0/10
[14:13:48.187] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 50, 68]
[14:13:48.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[14:13:48.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:13:48.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:13:48.192] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:13:48.531] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:13:48.874] <TB1>     INFO: Expecting 41600 events.
[14:13:52.979] <TB1>     INFO: 41600 events read in total (3390ms).
[14:13:52.980] <TB1>     INFO: Test took 4448ms.
[14:13:52.988] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:52.988] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:13:52.988] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:13:52.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.182
[14:13:52.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.378
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 182
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.469
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 179
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.345
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.006
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 174
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.528
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 182
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.188
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 176
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.538
[14:13:52.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 174
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.465
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.587
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.935
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.607
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 186
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.698
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.458
[14:13:52.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 183
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.062
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 172
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.883
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:13:52.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:13:53.080] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:13:53.423] <TB1>     INFO: Expecting 41600 events.
[14:13:57.596] <TB1>     INFO: 41600 events read in total (3458ms).
[14:13:57.597] <TB1>     INFO: Test took 4517ms.
[14:13:57.605] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:57.605] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[14:13:57.605] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:13:57.609] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 15
[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2217
[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 80
[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0434
[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 79
[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4051
[14:13:57.610] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 69
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.8022
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 80
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.085
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 63
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8076
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,62] phvalue 76
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0917
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,25] phvalue 79
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9935
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 65
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4781
[14:13:57.611] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 79
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7605
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,48] phvalue 74
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0752
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,5] phvalue 66
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.1822
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 80
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6591
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,9] phvalue 70
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3421
[14:13:57.612] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 68
[14:13:57.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.304
[14:13:57.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [28 ,12] phvalue 63
[14:13:57.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.7244
[14:13:57.613] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 58
[14:13:57.614] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[14:13:58.021] <TB1>     INFO: Expecting 2560 events.
[14:13:58.979] <TB1>     INFO: 2560 events read in total (243ms).
[14:13:58.979] <TB1>     INFO: Test took 1364ms.
[14:13:58.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:13:58.980] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[14:13:59.487] <TB1>     INFO: Expecting 2560 events.
[14:14:00.446] <TB1>     INFO: 2560 events read in total (244ms).
[14:14:00.446] <TB1>     INFO: Test took 1466ms.
[14:14:00.446] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:00.447] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[14:14:00.954] <TB1>     INFO: Expecting 2560 events.
[14:14:01.910] <TB1>     INFO: 2560 events read in total (241ms).
[14:14:01.911] <TB1>     INFO: Test took 1464ms.
[14:14:01.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:01.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[14:14:02.418] <TB1>     INFO: Expecting 2560 events.
[14:14:03.374] <TB1>     INFO: 2560 events read in total (241ms).
[14:14:03.375] <TB1>     INFO: Test took 1464ms.
[14:14:03.375] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:03.375] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 4 4
[14:14:03.884] <TB1>     INFO: Expecting 2560 events.
[14:14:04.851] <TB1>     INFO: 2560 events read in total (251ms).
[14:14:04.852] <TB1>     INFO: Test took 1477ms.
[14:14:04.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:04.852] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 62, 5 5
[14:14:05.360] <TB1>     INFO: Expecting 2560 events.
[14:14:06.319] <TB1>     INFO: 2560 events read in total (244ms).
[14:14:06.320] <TB1>     INFO: Test took 1468ms.
[14:14:06.320] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:06.320] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 25, 6 6
[14:14:06.827] <TB1>     INFO: Expecting 2560 events.
[14:14:07.786] <TB1>     INFO: 2560 events read in total (242ms).
[14:14:07.787] <TB1>     INFO: Test took 1467ms.
[14:14:07.787] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:07.787] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:14:08.294] <TB1>     INFO: Expecting 2560 events.
[14:14:09.253] <TB1>     INFO: 2560 events read in total (244ms).
[14:14:09.254] <TB1>     INFO: Test took 1467ms.
[14:14:09.254] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:09.254] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:14:09.763] <TB1>     INFO: Expecting 2560 events.
[14:14:10.721] <TB1>     INFO: 2560 events read in total (243ms).
[14:14:10.722] <TB1>     INFO: Test took 1468ms.
[14:14:10.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:10.722] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 48, 9 9
[14:14:11.229] <TB1>     INFO: Expecting 2560 events.
[14:14:12.193] <TB1>     INFO: 2560 events read in total (249ms).
[14:14:12.193] <TB1>     INFO: Test took 1471ms.
[14:14:12.193] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:12.194] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 5, 10 10
[14:14:12.703] <TB1>     INFO: Expecting 2560 events.
[14:14:13.661] <TB1>     INFO: 2560 events read in total (243ms).
[14:14:13.661] <TB1>     INFO: Test took 1467ms.
[14:14:13.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:13.661] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 11 11
[14:14:14.169] <TB1>     INFO: Expecting 2560 events.
[14:14:15.127] <TB1>     INFO: 2560 events read in total (244ms).
[14:14:15.127] <TB1>     INFO: Test took 1466ms.
[14:14:15.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:15.128] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 9, 12 12
[14:14:15.640] <TB1>     INFO: Expecting 2560 events.
[14:14:16.599] <TB1>     INFO: 2560 events read in total (244ms).
[14:14:16.600] <TB1>     INFO: Test took 1472ms.
[14:14:16.600] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:16.601] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 13 13
[14:14:17.107] <TB1>     INFO: Expecting 2560 events.
[14:14:18.064] <TB1>     INFO: 2560 events read in total (242ms).
[14:14:18.065] <TB1>     INFO: Test took 1464ms.
[14:14:18.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:18.065] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 28, 12, 14 14
[14:14:18.572] <TB1>     INFO: Expecting 2560 events.
[14:14:19.530] <TB1>     INFO: 2560 events read in total (243ms).
[14:14:19.530] <TB1>     INFO: Test took 1465ms.
[14:14:19.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:19.531] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 15 15
[14:14:20.038] <TB1>     INFO: Expecting 2560 events.
[14:14:20.996] <TB1>     INFO: 2560 events read in total (243ms).
[14:14:20.997] <TB1>     INFO: Test took 1466ms.
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 28 on ROC14
[14:14:20.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:14:20.001] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:21.507] <TB1>     INFO: Expecting 655360 events.
[14:14:33.376] <TB1>     INFO: 655360 events read in total (11155ms).
[14:14:33.387] <TB1>     INFO: Expecting 655360 events.
[14:14:44.913] <TB1>     INFO: 655360 events read in total (10963ms).
[14:14:44.928] <TB1>     INFO: Expecting 655360 events.
[14:14:56.434] <TB1>     INFO: 655360 events read in total (10947ms).
[14:14:56.454] <TB1>     INFO: Expecting 655360 events.
[14:15:08.054] <TB1>     INFO: 655360 events read in total (11045ms).
[14:15:08.077] <TB1>     INFO: Expecting 655360 events.
[14:15:19.647] <TB1>     INFO: 655360 events read in total (11022ms).
[14:15:19.676] <TB1>     INFO: Expecting 655360 events.
[14:15:31.304] <TB1>     INFO: 655360 events read in total (11092ms).
[14:15:31.336] <TB1>     INFO: Expecting 655360 events.
[14:15:42.941] <TB1>     INFO: 655360 events read in total (11063ms).
[14:15:42.977] <TB1>     INFO: Expecting 655360 events.
[14:15:54.574] <TB1>     INFO: 655360 events read in total (11062ms).
[14:15:54.615] <TB1>     INFO: Expecting 655360 events.
[14:16:06.350] <TB1>     INFO: 655360 events read in total (11204ms).
[14:16:06.397] <TB1>     INFO: Expecting 655360 events.
[14:16:18.053] <TB1>     INFO: 655360 events read in total (11129ms).
[14:16:18.102] <TB1>     INFO: Expecting 655360 events.
[14:16:29.701] <TB1>     INFO: 655360 events read in total (11072ms).
[14:16:29.755] <TB1>     INFO: Expecting 655360 events.
[14:16:41.434] <TB1>     INFO: 655360 events read in total (11153ms).
[14:16:41.492] <TB1>     INFO: Expecting 655360 events.
[14:16:53.220] <TB1>     INFO: 655360 events read in total (11201ms).
[14:16:53.283] <TB1>     INFO: Expecting 655360 events.
[14:17:04.937] <TB1>     INFO: 655360 events read in total (11127ms).
[14:17:05.012] <TB1>     INFO: Expecting 655360 events.
[14:17:16.660] <TB1>     INFO: 655360 events read in total (11121ms).
[14:17:16.734] <TB1>     INFO: Expecting 655360 events.
[14:17:28.390] <TB1>     INFO: 655360 events read in total (11130ms).
[14:17:28.466] <TB1>     INFO: Test took 187465ms.
[14:17:28.563] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:28.869] <TB1>     INFO: Expecting 655360 events.
[14:17:40.601] <TB1>     INFO: 655360 events read in total (11017ms).
[14:17:40.611] <TB1>     INFO: Expecting 655360 events.
[14:17:52.190] <TB1>     INFO: 655360 events read in total (11016ms).
[14:17:52.205] <TB1>     INFO: Expecting 655360 events.
[14:18:03.854] <TB1>     INFO: 655360 events read in total (11097ms).
[14:18:03.873] <TB1>     INFO: Expecting 655360 events.
[14:18:15.504] <TB1>     INFO: 655360 events read in total (11081ms).
[14:18:15.528] <TB1>     INFO: Expecting 655360 events.
[14:18:27.184] <TB1>     INFO: 655360 events read in total (11107ms).
[14:18:27.213] <TB1>     INFO: Expecting 655360 events.
[14:18:38.839] <TB1>     INFO: 655360 events read in total (11090ms).
[14:18:38.872] <TB1>     INFO: Expecting 655360 events.
[14:18:50.502] <TB1>     INFO: 655360 events read in total (11090ms).
[14:18:50.539] <TB1>     INFO: Expecting 655360 events.
[14:19:02.157] <TB1>     INFO: 655360 events read in total (11081ms).
[14:19:02.198] <TB1>     INFO: Expecting 655360 events.
[14:19:13.880] <TB1>     INFO: 655360 events read in total (11147ms).
[14:19:13.935] <TB1>     INFO: Expecting 655360 events.
[14:19:25.706] <TB1>     INFO: 655360 events read in total (11244ms).
[14:19:25.755] <TB1>     INFO: Expecting 655360 events.
[14:19:37.434] <TB1>     INFO: 655360 events read in total (11152ms).
[14:19:37.486] <TB1>     INFO: Expecting 655360 events.
[14:19:49.197] <TB1>     INFO: 655360 events read in total (11184ms).
[14:19:49.258] <TB1>     INFO: Expecting 655360 events.
[14:20:00.926] <TB1>     INFO: 655360 events read in total (11141ms).
[14:20:00.990] <TB1>     INFO: Expecting 655360 events.
[14:20:12.673] <TB1>     INFO: 655360 events read in total (11156ms).
[14:20:12.738] <TB1>     INFO: Expecting 655360 events.
[14:20:24.392] <TB1>     INFO: 655360 events read in total (11127ms).
[14:20:24.471] <TB1>     INFO: Expecting 655360 events.
[14:20:36.163] <TB1>     INFO: 655360 events read in total (11166ms).
[14:20:36.237] <TB1>     INFO: Test took 187674ms.
[14:20:36.418] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.419] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:20:36.419] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:20:36.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:20:36.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:20:36.420] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.421] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:20:36.421] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.421] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:20:36.421] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.422] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:20:36.422] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.422] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:20:36.422] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:20:36.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:20:36.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:20:36.423] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:20:36.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:20:36.424] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:20:36.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:20:36.425] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:20:36.426] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:20:36.426] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.433] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.442] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.449] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:36.457] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:20:36.464] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:20:36.472] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.479] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.486] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.493] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.500] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.508] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.515] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:20:36.522] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:20:36.528] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:20:36.535] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.543] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.550] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.557] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.564] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.571] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.578] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:20:36.586] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:20:36.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:20:36.614] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:20:36.615] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:20:36.616] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:20:36.616] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:20:36.616] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:20:36.616] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:20:36.616] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:20:36.616] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:20:36.966] <TB1>     INFO: Expecting 41600 events.
[14:20:40.797] <TB1>     INFO: 41600 events read in total (3116ms).
[14:20:40.798] <TB1>     INFO: Test took 4179ms.
[14:20:41.441] <TB1>     INFO: Expecting 41600 events.
[14:20:45.282] <TB1>     INFO: 41600 events read in total (3126ms).
[14:20:45.282] <TB1>     INFO: Test took 4185ms.
[14:20:45.935] <TB1>     INFO: Expecting 41600 events.
[14:20:49.768] <TB1>     INFO: 41600 events read in total (3118ms).
[14:20:49.769] <TB1>     INFO: Test took 4184ms.
[14:20:50.073] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:50.205] <TB1>     INFO: Expecting 2560 events.
[14:20:51.164] <TB1>     INFO: 2560 events read in total (244ms).
[14:20:51.164] <TB1>     INFO: Test took 1091ms.
[14:20:51.168] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:51.673] <TB1>     INFO: Expecting 2560 events.
[14:20:52.633] <TB1>     INFO: 2560 events read in total (246ms).
[14:20:52.633] <TB1>     INFO: Test took 1465ms.
[14:20:52.635] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:53.141] <TB1>     INFO: Expecting 2560 events.
[14:20:54.100] <TB1>     INFO: 2560 events read in total (244ms).
[14:20:54.100] <TB1>     INFO: Test took 1465ms.
[14:20:54.103] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:54.608] <TB1>     INFO: Expecting 2560 events.
[14:20:55.566] <TB1>     INFO: 2560 events read in total (243ms).
[14:20:55.566] <TB1>     INFO: Test took 1464ms.
[14:20:55.568] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:56.074] <TB1>     INFO: Expecting 2560 events.
[14:20:57.034] <TB1>     INFO: 2560 events read in total (245ms).
[14:20:57.035] <TB1>     INFO: Test took 1467ms.
[14:20:57.039] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:57.543] <TB1>     INFO: Expecting 2560 events.
[14:20:58.508] <TB1>     INFO: 2560 events read in total (245ms).
[14:20:58.509] <TB1>     INFO: Test took 1470ms.
[14:20:58.511] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:20:59.017] <TB1>     INFO: Expecting 2560 events.
[14:20:59.976] <TB1>     INFO: 2560 events read in total (244ms).
[14:20:59.976] <TB1>     INFO: Test took 1465ms.
[14:20:59.978] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:00.485] <TB1>     INFO: Expecting 2560 events.
[14:21:01.444] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:01.444] <TB1>     INFO: Test took 1466ms.
[14:21:01.446] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:01.953] <TB1>     INFO: Expecting 2560 events.
[14:21:02.912] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:02.912] <TB1>     INFO: Test took 1466ms.
[14:21:02.914] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:03.421] <TB1>     INFO: Expecting 2560 events.
[14:21:04.380] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:04.380] <TB1>     INFO: Test took 1466ms.
[14:21:04.382] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:04.889] <TB1>     INFO: Expecting 2560 events.
[14:21:05.851] <TB1>     INFO: 2560 events read in total (247ms).
[14:21:05.851] <TB1>     INFO: Test took 1469ms.
[14:21:05.853] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:06.361] <TB1>     INFO: Expecting 2560 events.
[14:21:07.319] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:07.320] <TB1>     INFO: Test took 1467ms.
[14:21:07.322] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:07.828] <TB1>     INFO: Expecting 2560 events.
[14:21:08.788] <TB1>     INFO: 2560 events read in total (245ms).
[14:21:08.788] <TB1>     INFO: Test took 1467ms.
[14:21:08.790] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:09.297] <TB1>     INFO: Expecting 2560 events.
[14:21:10.257] <TB1>     INFO: 2560 events read in total (245ms).
[14:21:10.257] <TB1>     INFO: Test took 1467ms.
[14:21:10.259] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:10.766] <TB1>     INFO: Expecting 2560 events.
[14:21:11.724] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:11.725] <TB1>     INFO: Test took 1466ms.
[14:21:11.727] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:12.233] <TB1>     INFO: Expecting 2560 events.
[14:21:13.191] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:13.192] <TB1>     INFO: Test took 1466ms.
[14:21:13.194] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:13.700] <TB1>     INFO: Expecting 2560 events.
[14:21:14.657] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:14.657] <TB1>     INFO: Test took 1463ms.
[14:21:14.659] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:15.166] <TB1>     INFO: Expecting 2560 events.
[14:21:16.125] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:16.125] <TB1>     INFO: Test took 1466ms.
[14:21:16.127] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:16.635] <TB1>     INFO: Expecting 2560 events.
[14:21:17.593] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:17.593] <TB1>     INFO: Test took 1466ms.
[14:21:17.595] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:18.102] <TB1>     INFO: Expecting 2560 events.
[14:21:19.058] <TB1>     INFO: 2560 events read in total (241ms).
[14:21:19.059] <TB1>     INFO: Test took 1464ms.
[14:21:19.060] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:19.567] <TB1>     INFO: Expecting 2560 events.
[14:21:20.524] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:20.525] <TB1>     INFO: Test took 1465ms.
[14:21:20.528] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:21.033] <TB1>     INFO: Expecting 2560 events.
[14:21:21.990] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:21.990] <TB1>     INFO: Test took 1462ms.
[14:21:21.992] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:22.501] <TB1>     INFO: Expecting 2560 events.
[14:21:23.459] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:23.459] <TB1>     INFO: Test took 1467ms.
[14:21:23.461] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:23.969] <TB1>     INFO: Expecting 2560 events.
[14:21:24.926] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:24.927] <TB1>     INFO: Test took 1466ms.
[14:21:24.930] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:25.436] <TB1>     INFO: Expecting 2560 events.
[14:21:26.394] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:26.395] <TB1>     INFO: Test took 1465ms.
[14:21:26.399] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:26.903] <TB1>     INFO: Expecting 2560 events.
[14:21:27.862] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:27.862] <TB1>     INFO: Test took 1463ms.
[14:21:27.864] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:28.371] <TB1>     INFO: Expecting 2560 events.
[14:21:29.328] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:29.328] <TB1>     INFO: Test took 1464ms.
[14:21:29.332] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:29.836] <TB1>     INFO: Expecting 2560 events.
[14:21:30.794] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:30.794] <TB1>     INFO: Test took 1462ms.
[14:21:30.796] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:31.302] <TB1>     INFO: Expecting 2560 events.
[14:21:32.261] <TB1>     INFO: 2560 events read in total (244ms).
[14:21:32.261] <TB1>     INFO: Test took 1465ms.
[14:21:32.263] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:32.769] <TB1>     INFO: Expecting 2560 events.
[14:21:33.726] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:33.727] <TB1>     INFO: Test took 1464ms.
[14:21:33.729] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:34.235] <TB1>     INFO: Expecting 2560 events.
[14:21:35.193] <TB1>     INFO: 2560 events read in total (243ms).
[14:21:35.193] <TB1>     INFO: Test took 1465ms.
[14:21:35.196] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:21:35.702] <TB1>     INFO: Expecting 2560 events.
[14:21:36.659] <TB1>     INFO: 2560 events read in total (242ms).
[14:21:36.660] <TB1>     INFO: Test took 1465ms.
[14:21:37.691] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:21:37.691] <TB1>     INFO: PH scale (per ROC):    72  71  80  74  76  79  61  67  63  63  68  74  65  74  71  67
[14:21:37.691] <TB1>     INFO: PH offset (per ROC):  174 175 176 173 184 173 176 189 176 181 187 172 180 178 189 191
[14:21:37.865] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:21:37.870] <TB1>     INFO: ######################################################################
[14:21:37.870] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:21:37.870] <TB1>     INFO: ######################################################################
[14:21:37.870] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:21:37.882] <TB1>     INFO: scanning low vcal = 10
[14:21:38.224] <TB1>     INFO: Expecting 41600 events.
[14:21:41.926] <TB1>     INFO: 41600 events read in total (2987ms).
[14:21:41.927] <TB1>     INFO: Test took 4045ms.
[14:21:41.930] <TB1>     INFO: scanning low vcal = 20
[14:21:42.435] <TB1>     INFO: Expecting 41600 events.
[14:21:46.141] <TB1>     INFO: 41600 events read in total (2992ms).
[14:21:46.141] <TB1>     INFO: Test took 4211ms.
[14:21:46.142] <TB1>     INFO: scanning low vcal = 30
[14:21:46.649] <TB1>     INFO: Expecting 41600 events.
[14:21:50.370] <TB1>     INFO: 41600 events read in total (3006ms).
[14:21:50.370] <TB1>     INFO: Test took 4228ms.
[14:21:50.375] <TB1>     INFO: scanning low vcal = 40
[14:21:50.875] <TB1>     INFO: Expecting 41600 events.
[14:21:55.150] <TB1>     INFO: 41600 events read in total (3560ms).
[14:21:55.151] <TB1>     INFO: Test took 4776ms.
[14:21:55.154] <TB1>     INFO: scanning low vcal = 50
[14:21:55.570] <TB1>     INFO: Expecting 41600 events.
[14:21:59.858] <TB1>     INFO: 41600 events read in total (3573ms).
[14:21:59.858] <TB1>     INFO: Test took 4704ms.
[14:21:59.862] <TB1>     INFO: scanning low vcal = 60
[14:22:00.278] <TB1>     INFO: Expecting 41600 events.
[14:22:04.558] <TB1>     INFO: 41600 events read in total (3566ms).
[14:22:04.558] <TB1>     INFO: Test took 4696ms.
[14:22:04.562] <TB1>     INFO: scanning low vcal = 70
[14:22:04.978] <TB1>     INFO: Expecting 41600 events.
[14:22:09.265] <TB1>     INFO: 41600 events read in total (3572ms).
[14:22:09.265] <TB1>     INFO: Test took 4703ms.
[14:22:09.269] <TB1>     INFO: scanning low vcal = 80
[14:22:09.689] <TB1>     INFO: Expecting 41600 events.
[14:22:13.994] <TB1>     INFO: 41600 events read in total (3591ms).
[14:22:13.994] <TB1>     INFO: Test took 4725ms.
[14:22:13.997] <TB1>     INFO: scanning low vcal = 90
[14:22:14.415] <TB1>     INFO: Expecting 41600 events.
[14:22:18.677] <TB1>     INFO: 41600 events read in total (3547ms).
[14:22:18.678] <TB1>     INFO: Test took 4681ms.
[14:22:18.681] <TB1>     INFO: scanning low vcal = 100
[14:22:19.100] <TB1>     INFO: Expecting 41600 events.
[14:22:23.512] <TB1>     INFO: 41600 events read in total (3697ms).
[14:22:23.513] <TB1>     INFO: Test took 4832ms.
[14:22:23.516] <TB1>     INFO: scanning low vcal = 110
[14:22:23.932] <TB1>     INFO: Expecting 41600 events.
[14:22:28.198] <TB1>     INFO: 41600 events read in total (3551ms).
[14:22:28.198] <TB1>     INFO: Test took 4682ms.
[14:22:28.201] <TB1>     INFO: scanning low vcal = 120
[14:22:28.619] <TB1>     INFO: Expecting 41600 events.
[14:22:32.878] <TB1>     INFO: 41600 events read in total (3544ms).
[14:22:32.879] <TB1>     INFO: Test took 4678ms.
[14:22:32.885] <TB1>     INFO: scanning low vcal = 130
[14:22:33.302] <TB1>     INFO: Expecting 41600 events.
[14:22:37.550] <TB1>     INFO: 41600 events read in total (3533ms).
[14:22:37.551] <TB1>     INFO: Test took 4666ms.
[14:22:37.556] <TB1>     INFO: scanning low vcal = 140
[14:22:37.975] <TB1>     INFO: Expecting 41600 events.
[14:22:42.237] <TB1>     INFO: 41600 events read in total (3547ms).
[14:22:42.237] <TB1>     INFO: Test took 4681ms.
[14:22:42.241] <TB1>     INFO: scanning low vcal = 150
[14:22:42.659] <TB1>     INFO: Expecting 41600 events.
[14:22:46.931] <TB1>     INFO: 41600 events read in total (3557ms).
[14:22:46.931] <TB1>     INFO: Test took 4690ms.
[14:22:46.934] <TB1>     INFO: scanning low vcal = 160
[14:22:47.348] <TB1>     INFO: Expecting 41600 events.
[14:22:51.618] <TB1>     INFO: 41600 events read in total (3555ms).
[14:22:51.619] <TB1>     INFO: Test took 4685ms.
[14:22:51.623] <TB1>     INFO: scanning low vcal = 170
[14:22:52.037] <TB1>     INFO: Expecting 41600 events.
[14:22:56.314] <TB1>     INFO: 41600 events read in total (3562ms).
[14:22:56.314] <TB1>     INFO: Test took 4690ms.
[14:22:56.320] <TB1>     INFO: scanning low vcal = 180
[14:22:56.735] <TB1>     INFO: Expecting 41600 events.
[14:23:01.021] <TB1>     INFO: 41600 events read in total (3571ms).
[14:23:01.021] <TB1>     INFO: Test took 4701ms.
[14:23:01.026] <TB1>     INFO: scanning low vcal = 190
[14:23:01.442] <TB1>     INFO: Expecting 41600 events.
[14:23:05.714] <TB1>     INFO: 41600 events read in total (3557ms).
[14:23:05.715] <TB1>     INFO: Test took 4672ms.
[14:23:05.718] <TB1>     INFO: scanning low vcal = 200
[14:23:06.134] <TB1>     INFO: Expecting 41600 events.
[14:23:10.414] <TB1>     INFO: 41600 events read in total (3565ms).
[14:23:10.414] <TB1>     INFO: Test took 4696ms.
[14:23:10.418] <TB1>     INFO: scanning low vcal = 210
[14:23:10.834] <TB1>     INFO: Expecting 41600 events.
[14:23:15.123] <TB1>     INFO: 41600 events read in total (3574ms).
[14:23:15.124] <TB1>     INFO: Test took 4706ms.
[14:23:15.128] <TB1>     INFO: scanning low vcal = 220
[14:23:15.540] <TB1>     INFO: Expecting 41600 events.
[14:23:19.803] <TB1>     INFO: 41600 events read in total (3548ms).
[14:23:19.804] <TB1>     INFO: Test took 4676ms.
[14:23:19.807] <TB1>     INFO: scanning low vcal = 230
[14:23:20.226] <TB1>     INFO: Expecting 41600 events.
[14:23:24.494] <TB1>     INFO: 41600 events read in total (3552ms).
[14:23:24.495] <TB1>     INFO: Test took 4688ms.
[14:23:24.498] <TB1>     INFO: scanning low vcal = 240
[14:23:24.917] <TB1>     INFO: Expecting 41600 events.
[14:23:29.183] <TB1>     INFO: 41600 events read in total (3552ms).
[14:23:29.183] <TB1>     INFO: Test took 4685ms.
[14:23:29.186] <TB1>     INFO: scanning low vcal = 250
[14:23:29.604] <TB1>     INFO: Expecting 41600 events.
[14:23:33.864] <TB1>     INFO: 41600 events read in total (3545ms).
[14:23:33.865] <TB1>     INFO: Test took 4678ms.
[14:23:33.869] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:23:34.288] <TB1>     INFO: Expecting 41600 events.
[14:23:38.555] <TB1>     INFO: 41600 events read in total (3551ms).
[14:23:38.556] <TB1>     INFO: Test took 4687ms.
[14:23:38.560] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:23:38.976] <TB1>     INFO: Expecting 41600 events.
[14:23:43.261] <TB1>     INFO: 41600 events read in total (3570ms).
[14:23:43.261] <TB1>     INFO: Test took 4701ms.
[14:23:43.264] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:23:43.682] <TB1>     INFO: Expecting 41600 events.
[14:23:47.964] <TB1>     INFO: 41600 events read in total (3567ms).
[14:23:47.965] <TB1>     INFO: Test took 4701ms.
[14:23:47.968] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:23:48.385] <TB1>     INFO: Expecting 41600 events.
[14:23:52.639] <TB1>     INFO: 41600 events read in total (3539ms).
[14:23:52.642] <TB1>     INFO: Test took 4674ms.
[14:23:52.645] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:23:53.060] <TB1>     INFO: Expecting 41600 events.
[14:23:57.304] <TB1>     INFO: 41600 events read in total (3529ms).
[14:23:57.305] <TB1>     INFO: Test took 4660ms.
[14:23:57.858] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:23:57.861] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:23:57.862] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:23:57.862] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:23:57.862] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:23:57.862] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:23:57.863] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:23:57.863] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:23:57.863] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:23:57.863] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:23:57.863] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:23:57.864] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:23:57.864] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:23:57.864] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:23:57.864] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:23:57.864] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:23:57.864] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:24:35.943] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:24:35.943] <TB1>     INFO: non-linearity mean:  0.957 0.953 0.962 0.953 0.951 0.955 0.956 0.960 0.955 0.958 0.952 0.953 0.959 0.951 0.958 0.947
[14:24:35.943] <TB1>     INFO: non-linearity RMS:   0.007 0.005 0.005 0.007 0.008 0.006 0.007 0.006 0.008 0.007 0.009 0.008 0.007 0.006 0.006 0.008
[14:24:35.943] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:24:35.966] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:24:35.988] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:24:36.011] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:24:36.033] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:24:36.056] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:24:36.078] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:24:36.101] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:24:36.123] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:24:36.146] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:24:36.168] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:24:36.190] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:24:36.213] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:24:36.235] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:24:36.257] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:24:36.279] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-37_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:24:36.302] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:24:36.302] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:24:36.309] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:24:36.309] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:24:36.312] <TB1>     INFO: ######################################################################
[14:24:36.312] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:24:36.312] <TB1>     INFO: ######################################################################
[14:24:36.314] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:24:36.325] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:24:36.326] <TB1>     INFO:     run 1 of 1
[14:24:36.326] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:36.670] <TB1>     INFO: Expecting 3120000 events.
[14:25:27.365] <TB1>     INFO: 1318575 events read in total (49980ms).
[14:26:08.056] <TB1> CRITICAL: <datapipe.cc/DecodeDeser400:L252> Channel 0 ROC 0 header reports DESER400 failure!
[14:26:08.071] <TB1> CRITICAL: <hal.cc/addCondensedData:L1973> Error in DAQ: Invalid XOR eye diagram encountered. Aborting test.
[14:26:08.088] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[14:26:08.431] <TB1>     INFO: Expecting 3120000 events.
[14:26:58.551] <TB1>     INFO: 1318400 events read in total (49405ms).
[14:27:49.482] <TB1>     INFO: 2637450 events read in total (100336ms).
[14:28:07.440] <TB1>     INFO: 3120000 events read in total (118295ms).
[14:28:07.478] <TB1>     INFO: Test took 119391ms.
[14:28:07.546] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:07.684] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:09.170] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:10.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:12.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:13.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:14.862] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:16.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:17.747] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:19.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:20.461] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:21.843] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:23.299] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:24.746] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:26.192] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:27.531] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:29.006] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:30.436] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276787200
[14:28:30.467] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:28:30.467] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5196, RMS = 1.83493
[14:28:30.467] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:28:30.467] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:28:30.467] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7418, RMS = 2.13289
[14:28:30.467] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:28:30.468] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:28:30.468] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.054, RMS = 1.14678
[14:28:30.469] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:28:30.469] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:28:30.469] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8353, RMS = 1.10533
[14:28:30.469] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:28:30.470] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:28:30.470] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6643, RMS = 1.77422
[14:28:30.470] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:30.470] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:28:30.470] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6612, RMS = 1.52596
[14:28:30.470] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:28:30.471] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:28:30.471] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6822, RMS = 1.04674
[14:28:30.471] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:28:30.471] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:28:30.471] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4774, RMS = 0.935152
[14:28:30.471] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:28:30.472] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:28:30.472] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.2432, RMS = 1.5436
[14:28:30.472] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:28:30.472] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:28:30.472] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.7405, RMS = 1.57063
[14:28:30.473] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:28:30.474] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:28:30.474] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9222, RMS = 1.49764
[14:28:30.474] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:28:30.474] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:28:30.474] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9305, RMS = 1.68539
[14:28:30.474] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:28:30.475] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:28:30.475] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9188, RMS = 1.58823
[14:28:30.475] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:28:30.475] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:28:30.475] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.4506, RMS = 2.06225
[14:28:30.475] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:28:30.476] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:28:30.476] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.218, RMS = 1.54217
[14:28:30.476] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:30.476] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:28:30.476] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6669, RMS = 1.53474
[14:28:30.476] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:30.477] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:28:30.477] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4359, RMS = 1.53857
[14:28:30.477] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:28:30.477] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:28:30.477] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1046, RMS = 1.84458
[14:28:30.477] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:30.479] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:28:30.479] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3694, RMS = 1.03389
[14:28:30.479] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:28:30.479] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:28:30.479] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5609, RMS = 1.18776
[14:28:30.479] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:28:30.480] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:28:30.480] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4438, RMS = 1.81547
[14:28:30.480] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:28:30.480] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:28:30.480] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1764, RMS = 1.90424
[14:28:30.480] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:28:30.481] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:28:30.481] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7162, RMS = 1.4974
[14:28:30.481] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:28:30.481] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:28:30.481] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5803, RMS = 1.76165
[14:28:30.481] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:28:30.482] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:28:30.482] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6953, RMS = 1.83947
[14:28:30.482] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:28:30.482] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:28:30.483] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3872, RMS = 1.67343
[14:28:30.483] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:28:30.484] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:28:30.484] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3691, RMS = 0.872473
[14:28:30.484] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:28:30.484] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:28:30.484] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8619, RMS = 0.872768
[14:28:30.484] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:28:30.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:28:30.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.6731, RMS = 1.54442
[14:28:30.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:28:30.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:28:30.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.8907, RMS = 1.54045
[14:28:30.485] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:28:30.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:28:30.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8745, RMS = 1.51138
[14:28:30.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:28:30.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:28:30.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1921, RMS = 1.7986
[14:28:30.486] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:28:30.489] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 234 seconds
[14:28:30.489] <TB1>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:28:30.489] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:28:30.586] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:28:30.586] <TB1>     INFO: enter test to run
[14:28:30.586] <TB1>     INFO:   test:  no parameter change
[14:28:30.586] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[14:28:30.587] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[14:28:30.587] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:28:30.587] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:28:30.997] <TB1>    QUIET: Connection to board 26 closed.
[14:28:30.998] <TB1>     INFO: pXar: this is the end, my friend
[14:28:30.998] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
