<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA中的时序问题 | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA中的时序问题一、跨时钟域设计（CDC）1.1 什么是CDC跨时钟域（CDC） &#x3D; 一个信号，从“时钟 A”控制的逻辑，进入“时钟 B”控制的逻辑。 也就是说里面有四个主角：    原始信号A 原始时钟A 目标信号B 目标时钟B    eg：[15:0] Data0_A eg：AFE给的时钟 40MHz@0° eg：[15:0] Data0_B eg：FPGA内部时钟 120MHz">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA中的时序问题">
<meta property="og:url" content="http://example.com/2025/12/10/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="FPGA中的时序问题一、跨时钟域设计（CDC）1.1 什么是CDC跨时钟域（CDC） &#x3D; 一个信号，从“时钟 A”控制的逻辑，进入“时钟 B”控制的逻辑。 也就是说里面有四个主角：    原始信号A 原始时钟A 目标信号B 目标时钟B    eg：[15:0] Data0_A eg：AFE给的时钟 40MHz@0° eg：[15:0] Data0_B eg：FPGA内部时钟 120MHz">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-12-10T04:29:11.485Z">
<meta property="article:modified_time" content="2025-12-10T12:48:01.751Z">
<meta property="article:author" content="JERRY LEE">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="时序">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/12/10/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA中的时序问题',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-12-10 20:48:01'
}</script><base href="/" /><!-- hexo injector head_end start --><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.9/katex.min.css" integrity="sha512-fHwaWebuwA7NSF5Qg/af4UeDx9XqUpYpOGgubo3yWu+b2IQR4UeQwbb42Ti7gVAjNtVoI/I9TEoYeu9omwcC6g==" crossorigin="anonymous" referrerpolicy="no-referrer" /><!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">19</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">36</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">8</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA中的时序问题</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-12-10T04:29:11.485Z" title="发表于 2025-12-10 12:29:11">2025-12-10</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-12-10T12:48:01.751Z" title="更新于 2025-12-10 20:48:01">2025-12-10</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA中的时序问题"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="FPGA中的时序问题"><a href="#FPGA中的时序问题" class="headerlink" title="FPGA中的时序问题"></a>FPGA中的时序问题</h1><h2 id="一、跨时钟域设计（CDC）"><a href="#一、跨时钟域设计（CDC）" class="headerlink" title="一、跨时钟域设计（CDC）"></a>一、跨时钟域设计（CDC）</h2><h3 id="1-1-什么是CDC"><a href="#1-1-什么是CDC" class="headerlink" title="1.1 什么是CDC"></a>1.1 什么是CDC</h3><p>跨时钟域（CDC） &#x3D; 一个信号，从“时钟 A”控制的逻辑，进入“时钟 B”控制的逻辑。</p>
<p>也就是说里面有四个主角：</p>
<table>
<thead>
<tr>
<th align="center">原始信号A</th>
<th align="center">原始时钟A</th>
<th align="center">目标信号B</th>
<th align="center">目标时钟B</th>
</tr>
</thead>
<tbody><tr>
<td align="center">eg：[15:0] Data0_A</td>
<td align="center">eg：AFE给的时钟 40MHz@0°</td>
<td align="center">eg：[15:0] Data0_B</td>
<td align="center">eg：FPGA内部时钟 120MHz@90°</td>
</tr>
</tbody></table>
<h3 id="1-2-为什么要做CDC"><a href="#1-2-为什么要做CDC" class="headerlink" title="1.2 为什么要做CDC"></a>1.2 为什么要做CDC</h3><p>CDC核心问题是：一个时钟域，永远无法“可靠地判断”另一个时钟域的跳变时刻。因为两个时钟：不同频率、不同相位、不同步。</p>
<p>所以当 B 域去采样 A 域的信号时：① 可能采早了 → 采不到；② 可能采晚了 → 采错边沿；③ 可能正好压在跳变点 → 触发器亚稳态。</p>
<h4 id="1-2-1-物理层原因：触发器有建立保持时间"><a href="#1-2-1-物理层原因：触发器有建立保持时间" class="headerlink" title="1.2.1 物理层原因：触发器有建立保持时间"></a>1.2.1 物理层原因：触发器有建立保持时间</h4><p>任何一个触发器，都要求：</p>
<ul>
<li>建立时间（setup time）</li>
<li>保持时间（hold time）</li>
</ul>
<blockquote>
<p>但是 A 域信号的跳变时刻 和 B 域触发器的采样边沿是<strong>完全无关的</strong>，这会导致<strong>亚稳态</strong>。</p>
</blockquote>
<p>因此需要一个中间商来协调这一切，也就是CDC。</p>
<h4 id="1-2-2-电路层后果：亚稳态会导致什么？"><a href="#1-2-2-电路层后果：亚稳态会导致什么？" class="headerlink" title="1.2.2 电路层后果：亚稳态会导致什么？"></a>1.2.2 电路层后果：亚稳态会导致什么？</h4><p>亚稳态意味着：</p>
<ul>
<li>输出在 0 和 1 之间抖动</li>
<li>延迟不确定</li>
<li>可能传播给下一级</li>
</ul>
<p>结果就是：</p>
<ul>
<li>状态机乱跳</li>
<li>FIFO 指针错乱</li>
<li>计数器加错</li>
<li>数据对不齐</li>
<li>成像系统直接出伪影（工程层）</li>
</ul>
<p>这就是为什么：</p>
<blockquote>
<p><strong>CDC 错误是 FPGA 里“最隐蔽、最难查、最容易复现失败”的问题。</strong></p>
</blockquote>
<h3 id="1-3-怎么来做CDC"><a href="#1-3-怎么来做CDC" class="headerlink" title="1.3 怎么来做CDC"></a>1.3 怎么来做CDC</h3><h4 id="1-3-1-先判断这是-CDC-吗？"><a href="#1-3-1-先判断这是-CDC-吗？" class="headerlink" title="1.3.1 先判断这是 CDC 吗？"></a>1.3.1 先判断这是 CDC 吗？</h4><p>只要源时钟 ≠ 目标时钟，就必须当 CDC 处理。</p>
<blockquote>
<p><strong>铁律 1：先判断是不是 CDC</strong></p>
<blockquote>
<p><strong>只要源时钟 ≠ 目标时钟，就是 CDC，哪怕频率一样相位不一样也算。</strong></p>
</blockquote>
<hr>
<p><strong>铁律 2：控制信号一定走同步器</strong></p>
<p>电平 → 原语：<code>xpm_cdc_single</code></p>
<p>脉冲 → 原语：<code>xpm_cdc_pulse</code> 或 toggle</p>
<p>多 bit → 异步 FIFO（如 <code>xpm_fifo_async</code>） </p>
<hr>
<p><strong>铁律 3：CDC 后不要直接进核心逻辑</strong></p>
<p>要至少经过：</p>
<ul>
<li>1~2 拍 pipeline</li>
<li>再做边沿检测或状态判断</li>
</ul>
</blockquote>
<h4 id="1-3-2-用什么-CDC-结构？"><a href="#1-3-2-用什么-CDC-结构？" class="headerlink" title="1.3.2 用什么 CDC 结构？"></a>1.3.2 用什么 CDC 结构？</h4><h5 id="1-3-2-1-xpm-cdc-single-原语"><a href="#1-3-2-1-xpm-cdc-single-原语" class="headerlink" title="1.3.2.1 xpm_cdc_single 原语"></a>1.3.2.1 xpm_cdc_single 原语</h5><h6 id="是什么"><a href="#是什么" class="headerlink" title="是什么"></a>是什么</h6><p><code>xpm_cdc_single</code> 是 Xilinx 提供的 <strong>单 bit 电平型 CDC 同步器</strong>。<br> 内部结构可以理解为：</p>
<ul>
<li>源时钟域打一拍（可选）</li>
<li>目的时钟域串联 N 级触发器（通常 2–4 级）</li>
</ul>
<p>通过增加同步级数，把亚稳态概率压到极低，从而满足系统平均无故障工作时间（MTBF）要求。</p>
<p><code>xpm_cdc_single</code> 官方参数：</p>
<table>
<thead>
<tr>
<th align="center">参数</th>
<th align="center">取值</th>
<th align="center">作用</th>
</tr>
</thead>
<tbody><tr>
<td align="center">DEST_SYNC_FF</td>
<td align="center">2~10</td>
<td align="center">目标域同步级数，数值越高，稳定性越好</td>
</tr>
<tr>
<td align="center">INIT_SYNC_FF</td>
<td align="center">0&#x2F;1</td>
<td align="center">是否在<strong>仿真时</strong>给同步触发器一个已知初值，0：初值为X，1：初值为0</td>
</tr>
<tr>
<td align="center">SIM_ASSERT_CHK</td>
<td align="center">0&#x2F;1</td>
<td align="center">在仿真阶段是否自动检测 CDC 违规，并打印警告，0：不检查，1：检查</td>
</tr>
<tr>
<td align="center">SRC_INPUT_REG</td>
<td align="center">0&#x2F;1</td>
<td align="center">是否在源时钟域先打一拍，0：不打拍，1：打拍（推荐）<br />把“不干净的组合输入信号”变成“源时钟域内的干净同步信号”，再送去做 CDC。<br />就是如果是个垃圾波形，那就写1</td>
</tr>
</tbody></table>
<h6 id="适用场景"><a href="#适用场景" class="headerlink" title="适用场景"></a>适用场景</h6><blockquote>
<ul>
<li>布尔信号0&#x2F;1：<code>enable</code>、<code>mode</code>、<code>flag</code> 等</li>
<li>寄存器配置完成标志、软复位信号</li>
<li>！！！不要求“<strong>精确</strong>一拍脉冲”，只要求<strong>电平（使能信号、复位信号、标志位信号、模式选择信号、锁定信号）最终正确传递</strong></li>
</ul>
</blockquote>
<blockquote>
<p>※注意：不适用于数据传输，传过来的数据经过时钟线采回来的是错的！！！仅限于标志位、使能en信号（长期信号）！！</p>
</blockquote>
<h6 id="代码模板"><a href="#代码模板" class="headerlink" title="代码模板"></a>代码模板</h6><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// cdc_single.v</span></span><br><span class="line"><span class="keyword">module</span> cdc_single #</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">parameter</span> <span class="keyword">integer</span> DEST_SYNC_FF = <span class="number">4</span>  <span class="comment">// 目的域同步级数</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_clk, <span class="comment">//原始时钟A</span></span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_in,	<span class="comment">//原始信号A</span></span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> dest_clk,	<span class="comment">//目标时钟B</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> dest_out	<span class="comment">//目标信号B</span></span><br><span class="line">);</span><br><span class="line">    <span class="comment">// Xilinx XPM 单比特电平 CDC</span></span><br><span class="line">    xpm_cdc_single #(</span><br><span class="line">        <span class="variable">.DEST_SYNC_FF</span>(DEST_SYNC_FF),</span><br><span class="line">        <span class="variable">.INIT_SYNC_FF</span>(<span class="number">0</span>),</span><br><span class="line">        <span class="variable">.SIM_ASSERT_CHK</span>(<span class="number">0</span>),</span><br><span class="line">        <span class="variable">.SRC_INPUT_REG</span>(<span class="number">1</span>)</span><br><span class="line">    ) u_xpm_cdc_single (</span><br><span class="line">        <span class="variable">.src_clk</span> (src_clk),</span><br><span class="line">        <span class="variable">.src_in</span>  (src_in),</span><br><span class="line">        <span class="variable">.dest_clk</span>(dest_clk),</span><br><span class="line">        <span class="variable">.dest_out</span>(dest_out)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>不加 CDC 的“错误写法”（对比用）</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// cdc_single_wrong.v</span></span><br><span class="line"><span class="keyword">module</span> cdc_single_naive(</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_clk,</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_in,</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> dest_clk,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  dest_out</span><br><span class="line">);</span><br><span class="line">    <span class="comment">// 典型错误写法：直接在目标时钟域采样异步信号</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> dest_clk) <span class="keyword">begin</span></span><br><span class="line">        dest_out &lt;= src_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h6 id="仿真对比"><a href="#仿真对比" class="headerlink" title="仿真对比"></a>仿真对比</h6><p><strong>纯 RTL 仿真不能真实体现亚稳态问题</strong>，因为仿真模型不会把触发器采到“半高电平”或随机延迟。</p>
<p>但仍然可以通过仿真看到几件事：</p>
<p>当 <code>src_in</code> 在 <code>src_clk</code> 域产生慢速电平变化时，</p>
<ul>
<li><code>cdc_single</code> 输出会稳定、无毛刺；</li>
<li><code>cdc_single_naive</code> 在切换瞬间可能出现一拍的毛刺（特别是你在 tb 里刻意安排“刚好撞在边沿附近”时）。</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// tb_cdc_single.sv</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_cdc_single;</span><br><span class="line">    <span class="keyword">reg</span> src_clk  = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">reg</span> dest_clk = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">reg</span> src_in   = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> dest_safe;</span><br><span class="line">    <span class="keyword">wire</span> dest_naive;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 80 MHz 源时钟（12.5 ns）</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">6</span><span class="variable">.25</span>  src_clk  = ~src_clk;</span><br><span class="line">    <span class="comment">// 120 MHz 目的时钟（8.33 ns）</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">4</span><span class="variable">.166</span> dest_clk = ~dest_clk;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 安全 CDC</span></span><br><span class="line">    cdc_single u_safe (</span><br><span class="line">        <span class="variable">.src_clk</span> (src_clk),</span><br><span class="line">        <span class="variable">.src_in</span>  (src_in),</span><br><span class="line">        <span class="variable">.dest_clk</span>(dest_clk),</span><br><span class="line">        <span class="variable">.dest_out</span>(dest_safe)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 错误写法</span></span><br><span class="line">    cdc_single_naive u_naive (</span><br><span class="line">        <span class="variable">.src_clk</span> (src_clk),</span><br><span class="line">        <span class="variable">.src_in</span>  (src_in),</span><br><span class="line">        <span class="variable">.dest_clk</span>(dest_clk),</span><br><span class="line">        <span class="variable">.dest_out</span>(dest_naive)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$dumpfile</span>(<span class="string">&quot;tb_cdc_single.vcd&quot;</span>);</span><br><span class="line">        <span class="built_in">$dumpvars</span>(<span class="number">0</span>, tb_cdc_single);</span><br><span class="line"></span><br><span class="line">        <span class="comment">// 一开始 src_in = 0</span></span><br><span class="line">        #<span class="number">100</span>;</span><br><span class="line"></span><br><span class="line">        <span class="comment">// 将 src_in 拉高一个较长电平，且刻意与 dest_clk 边沿“错位”</span></span><br><span class="line">        <span class="keyword">repeat</span> (<span class="number">5</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="variable">#(13.7)</span>;  <span class="comment">// 非整数倍，制造边沿对齐问题</span></span><br><span class="line">            src_in &lt;= ~src_in;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        #<span class="number">200</span>;</span><br><span class="line">        <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>Run Behavioral Simulation仿真就行</p>
<p>后面可以在 Vivado 里打开：CDC Checker（工具报错）</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">report_cdc</span><br></pre></td></tr></table></figure>

<h6 id="结果"><a href="#结果" class="headerlink" title="结果"></a>结果</h6><p><img src="/../image/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/image-20251210141720779.png" alt="image-20251210141720779"></p>
<p>可以看到经过原时钟80MHz→120MHz，电平信息成功传输，但是数据信息无法传递信息，这就对应了上面说的**※注意**的内容，这是 xpm_cdc_single 原语所决定的，它只传输标志位、使能en信号这些，不负责传输数据，我在80MHz时钟下src_in中有一个高电平，120MHz时钟下的dest_safe能被采到一个高电平，功能就达到了。</p>
<p>其次可以看到dest_naive也成功传输了这个使能信号(src_in)，这是因为，我们仿真无法仿真亚稳态状态，所以对于电平来说，无法在仿真中感受出来CDC的作用，但是它确实在真实的情况下起到不可替代的作用，接下来的 xpm_cdc_pulse 原语仿真可以感受到如果不用CDC，信号的缺失。</p>
<h5 id="1-3-2-2-xpm-cdc-pulse-原语"><a href="#1-3-2-2-xpm-cdc-pulse-原语" class="headerlink" title="1.3.2.2 xpm_cdc_pulse 原语"></a>1.3.2.2 xpm_cdc_pulse 原语</h5><h6 id="是什么-1"><a href="#是什么-1" class="headerlink" title="是什么"></a>是什么</h6><p><code>xpm_cdc_pulse</code> 是 Xilinx 提供的 <strong>单 bit 脉冲型 CDC 同步器</strong></p>
<p>它针对的是“一个源域的窄脉冲，要确保在目标域至少产生一拍脉冲”的场景。</p>
<p>它和上面的<code>xpm_cdc_single</code>的区别在于，要传输的信号不同，pulse是要传输一个窄脉冲，时间短，而single是要传输一个时间较长的信号。</p>
<p>✅ <code>xpm_cdc_single</code>：用于<strong>同步“电平状态”</strong><br>✅ <code>xpm_cdc_pulse</code>：用于<strong>同步“一次性事件（脉冲）”</strong></p>
<p>实现：</p>
<ul>
<li>源域：检测脉冲，置位一个内部 toggle&#x2F;持久状态</li>
<li>目的域：同步这个状态并检测变化，从而输出一个目标时钟域的脉冲</li>
</ul>
<table>
<thead>
<tr>
<th align="center">参数</th>
<th align="center">取值</th>
<th align="center">作用</th>
</tr>
</thead>
<tbody><tr>
<td align="center">DEST_SYNC_FF</td>
<td align="center">2~10</td>
<td align="center">抗亚稳态能力，数值越高，抗性越强</td>
</tr>
<tr>
<td align="center">INIT_SYNC_FF</td>
<td align="center">0&#x2F;1</td>
<td align="center">是否在<strong>仿真时</strong>给同步触发器一个已知初值，0：初值为X，1：初值为0</td>
</tr>
<tr>
<td align="center">REG_OUTPUT</td>
<td align="center">0&#x2F;1</td>
<td align="center">是否在目标域 <strong>再用一个寄存器</strong> 把脉冲打一拍，<br />决定 <code>dest_pulse</code> 是“组合脉冲”还是“寄存器脉冲”，<br />0：组合逻辑，1：寄存器输出 时序逻辑（推荐）</td>
</tr>
<tr>
<td align="center">RST_USED</td>
<td align="center">0&#x2F;1</td>
<td align="center">是否启用复位，0：不启用复位（推荐），1：外接复位信号</td>
</tr>
<tr>
<td align="center">SIM_ASSERT_CHK</td>
<td align="center">0&#x2F;1</td>
<td align="center">仿真 CDC 违规检查，0：不检查，1：打开检查</td>
</tr>
</tbody></table>
<h6 id="适用场景-1"><a href="#适用场景-1" class="headerlink" title="适用场景"></a>适用场景</h6><table>
<thead>
<tr>
<th align="center">cdc跨的是什么</th>
<th align="center">用哪个</th>
<th align="center">为什么</th>
</tr>
</thead>
<tbody><tr>
<td align="center">使能 enable</td>
<td align="center"><code>xpm_cdc_single</code></td>
<td align="center">这是“状态”</td>
</tr>
<tr>
<td align="center">复位 reset</td>
<td align="center"><code>xpm_cdc_single</code></td>
<td align="center">这是“状态”</td>
</tr>
<tr>
<td align="center">模式选择 mode</td>
<td align="center"><code>xpm_cdc_single</code></td>
<td align="center">这是“状态”</td>
</tr>
<tr>
<td align="center">锁定标志 locked</td>
<td align="center"><code>xpm_cdc_single</code></td>
<td align="center">这是“状态”</td>
</tr>
<tr>
<td align="center"><strong>触发一次 start</strong></td>
<td align="center"><strong><code>xpm_cdc_pulse</code></strong></td>
<td align="center"><strong>这是“事件”</strong></td>
</tr>
<tr>
<td align="center"><strong>来了一次中断 irq</strong></td>
<td align="center"><strong><code>xpm_cdc_pulse</code></strong></td>
<td align="center"><strong>这是“事件”</strong></td>
</tr>
<tr>
<td align="center"><strong>写寄存器一次</strong></td>
<td align="center"><strong><code>xpm_cdc_pulse</code></strong></td>
<td align="center"><strong>这是“事件”</strong></td>
</tr>
</tbody></table>
<p>现在是 1 还是 0 → ✅ <code>xpm_cdc_single</code></p>
<p>有没有发生过一次 → ✅ <code>xpm_cdc_pulse</code></p>
<h6 id="代码模板-1"><a href="#代码模板-1" class="headerlink" title="代码模板"></a>代码模板</h6><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// cdc_pulse.v</span></span><br><span class="line"><span class="keyword">module</span> cdc_pulse #</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">parameter</span> <span class="keyword">integer</span> DEST_SYNC_FF = <span class="number">4</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_clk,</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_pulse,  <span class="comment">// 源域的单周期脉冲</span></span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> dest_clk,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> dest_pulse  <span class="comment">// 目域的单周期脉冲</span></span><br><span class="line">);</span><br><span class="line">    xpm_cdc_pulse #(</span><br><span class="line">        <span class="variable">.DEST_SYNC_FF</span> (DEST_SYNC_FF),</span><br><span class="line">        <span class="variable">.INIT_SYNC_FF</span> (<span class="number">0</span>),</span><br><span class="line">        <span class="variable">.REG_OUTPUT</span>   (<span class="number">1</span>),</span><br><span class="line">        <span class="variable">.RST_USED</span>     (<span class="number">0</span>),</span><br><span class="line">        <span class="variable">.SIM_ASSERT_CHK</span>(<span class="number">0</span>)</span><br><span class="line">    ) u_xpm_cdc_pulse (</span><br><span class="line">        <span class="variable">.src_clk</span>    (src_clk),</span><br><span class="line">        <span class="variable">.src_pulse</span>  (src_pulse),</span><br><span class="line">        <span class="variable">.dest_clk</span>   (dest_clk),</span><br><span class="line">        <span class="variable">.dest_pulse</span> (dest_pulse),</span><br><span class="line">        <span class="variable">.src_rst</span>    (<span class="number">1&#x27;b0</span>),</span><br><span class="line">        <span class="variable">.dest_rst</span>   (<span class="number">1&#x27;b0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>不加 CDC 的错误写法:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// cdc_pulse_naive.v</span></span><br><span class="line"><span class="keyword">module</span> cdc_pulse_naive(</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_clk,</span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> src_pulse,  <span class="comment">// 只有 1 个源时钟周期</span></span><br><span class="line">    <span class="keyword">input</span>  <span class="keyword">wire</span> dest_clk,</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>  dest_pulse</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> dest_clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 直接在目标域采样窄脉冲：非常容易完全采不到</span></span><br><span class="line">        dest_pulse &lt;= src_pulse;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h6 id="仿真对比-1"><a href="#仿真对比-1" class="headerlink" title="仿真对比"></a>仿真对比</h6><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// tb_cdc_pulse.sv</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> tb_cdc_pulse;</span><br><span class="line">    <span class="keyword">reg</span> src_clk  = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">reg</span> dest_clk = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">reg</span> src_pulse = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> dest_pulse_safe;</span><br><span class="line">    <span class="keyword">wire</span> dest_pulse_naive;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 源时钟 100 MHz（10 ns）</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">5</span> src_clk = ~src_clk;</span><br><span class="line">    <span class="comment">// 目标时钟 60 MHz（约 16.666 ns）</span></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">8</span><span class="variable">.333</span> dest_clk = ~dest_clk;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 安全 CDC</span></span><br><span class="line">    cdc_pulse u_safe (</span><br><span class="line">        <span class="variable">.src_clk</span>    (src_clk),</span><br><span class="line">        <span class="variable">.src_pulse</span>  (src_pulse),</span><br><span class="line">        <span class="variable">.dest_clk</span>   (dest_clk),</span><br><span class="line">        <span class="variable">.dest_pulse</span> (dest_pulse_safe)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 错误写法</span></span><br><span class="line">    cdc_pulse_naive u_naive (</span><br><span class="line">        <span class="variable">.src_clk</span>    (src_clk),</span><br><span class="line">        <span class="variable">.src_pulse</span>  (src_pulse),</span><br><span class="line">        <span class="variable">.dest_clk</span>   (dest_clk),</span><br><span class="line">        <span class="variable">.dest_pulse</span> (dest_pulse_naive)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 计数器</span></span><br><span class="line">    <span class="keyword">integer</span> cnt_src   = <span class="number">0</span>;  <span class="comment">// 源域脉冲总数</span></span><br><span class="line">    <span class="keyword">integer</span> cnt_safe  = <span class="number">0</span>;  <span class="comment">// safe 在目标域看到的事件次数</span></span><br><span class="line">    <span class="keyword">integer</span> cnt_naive = <span class="number">0</span>;  <span class="comment">// naive 在目标域看到的事件次数</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 源域：统计 src_pulse 的上升沿个数（真实事件数）</span></span><br><span class="line">    <span class="keyword">reg</span> src_pulse_d1;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> src_clk) <span class="keyword">begin</span></span><br><span class="line">        src_pulse_d1 &lt;= src_pulse;</span><br><span class="line">        <span class="keyword">if</span> (src_pulse &amp; ~src_pulse_d1)</span><br><span class="line">            cnt_src &lt;= cnt_src + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 目标域：对 safe / naive 都再打一拍做边沿检测</span></span><br><span class="line">    <span class="keyword">reg</span> dest_pulse_safe_d1;</span><br><span class="line">    <span class="keyword">reg</span> dest_pulse_naive_d1;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> dest_clk) <span class="keyword">begin</span></span><br><span class="line">        dest_pulse_safe_d1  &lt;= dest_pulse_safe;</span><br><span class="line">        dest_pulse_naive_d1 &lt;= dest_pulse_naive;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> dest_event_safe  =  dest_pulse_safe  &amp; ~dest_pulse_safe_d1;</span><br><span class="line">    <span class="keyword">wire</span> dest_event_naive =  dest_pulse_naive &amp; ~dest_pulse_naive_d1;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 目标域：统计真正“收到的事件次数”</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> dest_clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (dest_event_safe)</span><br><span class="line">            cnt_safe &lt;= cnt_safe + <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">if</span> (dest_event_naive)</span><br><span class="line">            cnt_naive &lt;= cnt_naive + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 可选：导出波形文件（如果你用的是 gtkwave 等）</span></span><br><span class="line">        <span class="comment">// $dumpfile(&quot;tb_cdc_pulse.vcd&quot;);</span></span><br><span class="line">        <span class="comment">// $dumpvars(0, tb_cdc_pulse);</span></span><br><span class="line"></span><br><span class="line">        #<span class="number">50</span>;</span><br><span class="line"></span><br><span class="line">        <span class="comment">// 在源域产生 20 个单周期脉冲</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">20</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// 故意错位，打乱与 dest_clk 的相位关系</span></span><br><span class="line">            <span class="variable">#(17 + i*3)</span>;</span><br><span class="line">            src_pulse &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            @(<span class="keyword">posedge</span> src_clk);   <span class="comment">// 只保持 1 个 src_clk 周期</span></span><br><span class="line">            src_pulse &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        #<span class="number">200</span>;</span><br><span class="line"></span><br><span class="line">        <span class="built_in">$finish</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h6 id="结果-1"><a href="#结果-1" class="headerlink" title="结果"></a>结果</h6><p><img src="/../image/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/image-20251210162725977.png" alt="image-20251210162725977"></p>
<p>可以看到使用<code>xpm_cdc_pulse</code>原语，实现了对于src_pulse脉冲信号的检测，并且通过对脉冲信号→脉冲事件，可以看到输出的已经变成非常规整的脉冲信号了。对比实验可以看到dest_pulse_naive信号就无法如实的采集脉冲信号，会产生信号丢失。</p>
<p>但是还是要注意：<code>xpm_cdc_pulse</code>也不是用来传输数据的，只是传输有几个脉冲过来了，这个信息不会因为cdc的原因丢失。</p>
<blockquote>
<p>除此之外，可以看到dest_pulse_safe信号，在中间部分产生了一个很长（两个dest_clk时钟周期的脉冲信号），这是为什么呢？</p>
<p>是因为：这是 <code>xpm_cdc_pulse</code> 的<strong>设计特性之一，不是 bug，不是仿真错误，也不是写错了</strong></p>
<p>而是由这三个因素共同决定的：</p>
<ol>
<li><strong>源脉冲与目标时钟完全异步</strong></li>
<li><strong><code>xpm_cdc_pulse</code> 内部是“toggle + 同步 + 边沿检测”结构</strong></li>
<li>配置了：.REG_OUTPUT(1)</li>
</ol>
<p>理想对齐（会看到 1 拍宽），如果 toggle 的翻转 <strong>正好非常靠近 <code>dest_clk</code> 上升沿</strong>，再加上：REG_OUTPUT &#x3D; 1&#96; 再打一拍</p>
<p>结果看到的就是： <strong>目标域连续两个时钟周期为高电平</strong></p>
<p><strong>但是不管是1拍还是2拍，在目标域都是被当做计数一次，不会当成两个独立事件</strong></p>
</blockquote>
<h5 id="1-3-2-3-xpm-fifo-async-异步FIFO"><a href="#1-3-2-3-xpm-fifo-async-异步FIFO" class="headerlink" title="1.3.2.3 xpm_fifo_async 异步FIFO"></a>1.3.2.3 xpm_fifo_async 异步FIFO</h5><p>目前没研究明白，按理说应该是从01开始，但是现在从1e开始，等下次遇到再研究研究吧</p>
<p><img src="/../image/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/image-20251210204740804.png" alt="image-20251210204740804"></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/12/10/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/">http://example.com/2025/12/10/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/%E6%97%B6%E5%BA%8F/">时序</a></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/12/14/FPGA-Debug/" title="FPGA-Debug"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA-Debug</div></div></a></div><div class="next-post pull-right"><a href="/2025/11/13/FPGA-HLS/" title="FPGA-HLS"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA-HLS</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2025/09/02/FPGA-FIFO/" title="FPGA-FIFO"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-02</div><div class="title">FPGA-FIFO</div></div></a></div><div><a href="/2025/09/07/FPGA-BRAM/" title="FPGA-BRAM"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-09-07</div><div class="title">FPGA-BRAM</div></div></a></div><div><a href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-08-07</div><div class="title">FPGA中的IP核</div></div></a></div><div><a href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-21</div><div class="title">FPGA中的原语</div></div></a></div><div><a href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-20</div><div class="title">Vivado操作备注</div></div></a></div><div><a href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-10</div><div class="title">Verilog语法整理</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">19</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">36</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">8</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98"><span class="toc-text">FPGA中的时序问题</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E8%B7%A8%E6%97%B6%E9%92%9F%E5%9F%9F%E8%AE%BE%E8%AE%A1%EF%BC%88CDC%EF%BC%89"><span class="toc-text">一、跨时钟域设计（CDC）</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-1-%E4%BB%80%E4%B9%88%E6%98%AFCDC"><span class="toc-text">1.1 什么是CDC</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-2-%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E5%81%9ACDC"><span class="toc-text">1.2 为什么要做CDC</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-2-1-%E7%89%A9%E7%90%86%E5%B1%82%E5%8E%9F%E5%9B%A0%EF%BC%9A%E8%A7%A6%E5%8F%91%E5%99%A8%E6%9C%89%E5%BB%BA%E7%AB%8B%E4%BF%9D%E6%8C%81%E6%97%B6%E9%97%B4"><span class="toc-text">1.2.1 物理层原因：触发器有建立保持时间</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#1-2-2-%E7%94%B5%E8%B7%AF%E5%B1%82%E5%90%8E%E6%9E%9C%EF%BC%9A%E4%BA%9A%E7%A8%B3%E6%80%81%E4%BC%9A%E5%AF%BC%E8%87%B4%E4%BB%80%E4%B9%88%EF%BC%9F"><span class="toc-text">1.2.2 电路层后果：亚稳态会导致什么？</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-3-%E6%80%8E%E4%B9%88%E6%9D%A5%E5%81%9ACDC"><span class="toc-text">1.3 怎么来做CDC</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-3-1-%E5%85%88%E5%88%A4%E6%96%AD%E8%BF%99%E6%98%AF-CDC-%E5%90%97%EF%BC%9F"><span class="toc-text">1.3.1 先判断这是 CDC 吗？</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#1-3-2-%E7%94%A8%E4%BB%80%E4%B9%88-CDC-%E7%BB%93%E6%9E%84%EF%BC%9F"><span class="toc-text">1.3.2 用什么 CDC 结构？</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#1-3-2-1-xpm-cdc-single-%E5%8E%9F%E8%AF%AD"><span class="toc-text">1.3.2.1 xpm_cdc_single 原语</span></a><ol class="toc-child"><li class="toc-item toc-level-6"><a class="toc-link" href="#%E6%98%AF%E4%BB%80%E4%B9%88"><span class="toc-text">是什么</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E9%80%82%E7%94%A8%E5%9C%BA%E6%99%AF"><span class="toc-text">适用场景</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF"><span class="toc-text">代码模板</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%AF%B9%E6%AF%94"><span class="toc-text">仿真对比</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E7%BB%93%E6%9E%9C"><span class="toc-text">结果</span></a></li></ol></li><li class="toc-item toc-level-5"><a class="toc-link" href="#1-3-2-2-xpm-cdc-pulse-%E5%8E%9F%E8%AF%AD"><span class="toc-text">1.3.2.2 xpm_cdc_pulse 原语</span></a><ol class="toc-child"><li class="toc-item toc-level-6"><a class="toc-link" href="#%E6%98%AF%E4%BB%80%E4%B9%88-1"><span class="toc-text">是什么</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E9%80%82%E7%94%A8%E5%9C%BA%E6%99%AF-1"><span class="toc-text">适用场景</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E6%A8%A1%E6%9D%BF-1"><span class="toc-text">代码模板</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E5%AF%B9%E6%AF%94-1"><span class="toc-text">仿真对比</span></a></li><li class="toc-item toc-level-6"><a class="toc-link" href="#%E7%BB%93%E6%9E%9C-1"><span class="toc-text">结果</span></a></li></ol></li><li class="toc-item toc-level-5"><a class="toc-link" href="#1-3-2-3-xpm-fifo-async-%E5%BC%82%E6%AD%A5FIFO"><span class="toc-text">1.3.2.3 xpm_fifo_async 异步FIFO</span></a></li></ol></li></ol></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/14/FPGA-Debug/" title="FPGA-Debug">FPGA-Debug</a><time datetime="2025-12-14T11:17:21.286Z" title="发表于 2025-12-14 19:17:21">2025-12-14</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/10/FPGA%E4%B8%AD%E7%9A%84%E6%97%B6%E5%BA%8F%E9%97%AE%E9%A2%98/" title="FPGA中的时序问题">FPGA中的时序问题</a><time datetime="2025-12-10T04:29:11.485Z" title="发表于 2025-12-10 12:29:11">2025-12-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/11/13/FPGA-HLS/" title="FPGA-HLS">FPGA-HLS</a><time datetime="2025-11-13T08:12:05.578Z" title="发表于 2025-11-13 16:12:05">2025-11-13</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/11/03/%E8%B6%85%E5%A3%B0%E7%B3%BB%E7%BB%9F&amp;%E9%AB%98%E9%80%9F%E9%87%87%E9%9B%86%E8%AE%BE%E5%A4%87/" title="超声系统&amp;高速采集设备">超声系统&amp;高速采集设备</a><time datetime="2025-11-03T12:51:02.017Z" title="发表于 2025-11-03 20:51:02">2025-11-03</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/10/15/FPGA-%E5%8A%9F%E8%80%97%E8%AE%BE%E8%AE%A1/" title="FPGA-功耗设计">FPGA-功耗设计</a><time datetime="2025-10-15T15:02:04.310Z" title="发表于 2025-10-15 23:02:04">2025-10-15</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.10/dist/contrib/copy-tex.min.js"></script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>