0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/FMUL.v,1716715952,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/adder.v,,FMUL,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/adder.v,1716731371,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/fulladder.v,,adder,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_project/fpu_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fpu_project/fpu_project.srcs/sim_1/new/tb_adder.v,1716733843,verilog,,,,tb_adder,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fulladder.v,1716733912,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/halfadder.v,,fa,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/halfadder.v,1716717573,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult.v,,ha,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult.v,1716733505,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb_mult.v,,mult,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/mult_correct.v,1716715928,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,,mult_correct,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb.v,1716731832,verilog,,,,tb,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/tb_mult.v,1716722886,verilog,,,,tb_mult,,,,,,,,
