{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733345026172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733345026181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 02:13:46 2024 " "Processing started: Thu Dec 05 02:13:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733345026181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345026181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345026181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733345026929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733345026929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-bhv " "Found design unit 1: fsm-bhv" {  } { { "fsm.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035790 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-struct " "Found design unit 1: dflip-struct" {  } { { "dflip.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/dflip.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/dflip.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Check-struct " "Found design unit 1: Zero_Check-struct" {  } { { "Zero_Check.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Zero_Check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Check " "Found entity 1: Zero_Check" {  } { { "Zero_Check.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Zero_Check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_16-struct " "Found design unit 1: XOR_16-struct" {  } { { "XOR_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/XOR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_16 " "Found entity 1: XOR_16" {  } { { "XOR_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/XOR_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "register_file.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_file.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch " "Found design unit 1: register_16bit-arch" {  } { { "register_16bit.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-struct " "Found design unit 1: OR_16-struct" {  } { { "OR_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/OR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "OR_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/OR_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16-struct " "Found design unit 1: NOT_16-struct" {  } { { "NOT_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/NOT_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035820 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16 " "Found entity 1: NOT_16" {  } { { "NOT_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/NOT_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_wide_8x1-arch " "Found design unit 1: mux_16_wide_8x1-arch" {  } { { "mux_16_wide_8x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_wide_8x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035820 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_wide_8x1 " "Found entity 1: mux_16_wide_8x1" {  } { { "mux_16_wide_8x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_wide_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_8x1-struct " "Found design unit 1: mux_16_bit_wide_8x1-struct" {  } { { "mux_16_bit_wide_8x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_8x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035827 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_8x1 " "Found entity 1: mux_16_bit_wide_8x1" {  } { { "mux_16_bit_wide_8x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_2x1-struct " "Found design unit 1: mux_16_bit_wide_2x1-struct" {  } { { "mux_16_bit_wide_2x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035827 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_2x1 " "Found entity 1: mux_16_bit_wide_2x1" {  } { { "mux_16_bit_wide_2x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-struct " "Found design unit 1: multiplier-struct" {  } { { "multiplier.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035836 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-struct " "Found design unit 1: kogge_stone-struct" {  } { { "kogge_stone.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/kogge_stone.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035836 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/kogge_stone.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imply_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imply_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMPLY_16-struct " "Found design unit 1: IMPLY_16-struct" {  } { { "IMPLY_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/IMPLY_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMPLY_16 " "Found entity 1: IMPLY_16" {  } { { "IMPLY_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/IMPLY_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_16_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_16_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_16_wide_8x1-arch " "Found design unit 1: demux_16_wide_8x1-arch" {  } { { "demux_16_wide_8x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/demux_16_wide_8x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_16_wide_8x1 " "Found entity 1: demux_16_wide_8x1" {  } { { "demux_16_wide_8x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/demux_16_wide_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3x8-arch " "Found design unit 1: decoder_3x8-arch" {  } { { "decoder_3x8.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/decoder_3x8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/decoder_3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-struct " "Found design unit 1: AND_16-struct" {  } { { "AND_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/AND_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "AND_16.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/AND_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-struct " "Found design unit 1: adder_subtractor-struct" {  } { { "adder_subtractor.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/adder_subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_to_one_mux-struct " "Found design unit 1: eight_to_one_mux-struct" {  } { { "8x1_mux.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/8x1_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_to_one_mux " "Found entity 1: eight_to_one_mux" {  } { { "8x1_mux.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/8x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_to_one_mux-struct " "Found design unit 1: four_to_one_mux-struct" {  } { { "4x1_mux.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/4x1_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_mux " "Found entity 1: four_to_one_mux" {  } { { "4x1_mux.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/4x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-struct " "Found design unit 1: two_to_one_mux-struct" {  } { { "2x1_mux.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "2x1_mux.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_4x1-struct " "Found design unit 1: mux_16_bit_wide_4x1-struct" {  } { { "mux_16_bit_wide_4x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_4x1 " "Found entity 1: mux_16_bit_wide_4x1" {  } { { "mux_16_bit_wide_4x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_4x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-struct " "Found design unit 1: top_level-struct" {  } { { "top_level.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zl_zh_se.vhd 10 5 " "Found 10 design units, including 5 entities, in source file zl_zh_se.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZL-struct " "Found design unit 1: ZL-struct" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ZH-struct " "Found design unit 2: ZH-struct" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SE_15_to_6-struct " "Found design unit 3: SE_15_to_6-struct" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SE_15_to_9-struct " "Found design unit 4: SE_15_to_9-struct" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shift1-struct " "Found design unit 5: shift1-struct" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZL " "Found entity 1: ZL" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "2 ZH " "Found entity 2: ZH" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE_15_to_6 " "Found entity 3: SE_15_to_6" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "4 SE_15_to_9 " "Found entity 4: SE_15_to_9" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift1 " "Found entity 5: shift1" {  } { { "ZL_ZH_SE.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/ZL_ZH_SE.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_bit_wide_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3_bit_wide_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3_bit_wide_4x1-struct " "Found design unit 1: mux_3_bit_wide_4x1-struct" {  } { { "mux_3_bit_wide_4x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_3_bit_wide_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035899 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3_bit_wide_4x1 " "Found entity 1: mux_3_bit_wide_4x1" {  } { { "mux_3_bit_wide_4x1.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_3_bit_wide_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-arch " "Found design unit 1: Testbench-arch" {  } { { "Testbench.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035899 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733345035899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345035899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733345035961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cy top_level.vhd(171) " "Verilog HDL or VHDL warning at top_level.vhd(171): object \"cy\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_bit_wide_4x1 mux_16_bit_wide_4x1:M0 " "Elaborating entity \"mux_16_bit_wide_4x1\" for hierarchy \"mux_16_bit_wide_4x1:M0\"" {  } { { "top_level.vhd" "M0" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_to_one_mux mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1 " "Elaborating entity \"four_to_one_mux\" for hierarchy \"mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\"" {  } { { "mux_16_bit_wide_4x1.vhd" "\\U1:0:mux1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_4x1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_to_one_mux mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1 " "Elaborating entity \"two_to_one_mux\" for hierarchy \"mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\"" {  } { { "4x1_mux.vhd" "two_to_one_mux_1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/4x1_mux.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\|INVERTER:not_gate " "Elaborating entity \"INVERTER\" for hierarchy \"mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\|INVERTER:not_gate\"" {  } { { "2x1_mux.vhd" "not_gate" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\|AND_2:and_gate_1 " "Elaborating entity \"AND_2\" for hierarchy \"mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\|AND_2:and_gate_1\"" {  } { { "2x1_mux.vhd" "and_gate_1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\|OR_2:or_gate_1 " "Elaborating entity \"OR_2\" for hierarchy \"mux_16_bit_wide_4x1:M0\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_1\|OR_2:or_gate_1\"" {  } { { "2x1_mux.vhd" "or_gate_1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/2x1_mux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345035977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_bit_wide_2x1 mux_16_bit_wide_2x1:M1 " "Elaborating entity \"mux_16_bit_wide_2x1\" for hierarchy \"mux_16_bit_wide_2x1:M1\"" {  } { { "top_level.vhd" "M1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_bit_wide_4x1 mux_3_bit_wide_4x1:M2 " "Elaborating entity \"mux_3_bit_wide_4x1\" for hierarchy \"mux_3_bit_wide_4x1:M2\"" {  } { { "top_level.vhd" "M2" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16bit register_16bit:PC " "Elaborating entity \"register_16bit\" for hierarchy \"register_16bit:PC\"" {  } { { "top_level.vhd" "PC" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflip register_16bit:PC\|dflip:dflip0 " "Elaborating entity \"dflip\" for hierarchy \"register_16bit:PC\|dflip:dflip0\"" {  } { { "register_16bit.vhd" "dflip0" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_16bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZL ZL:ZL0 " "Elaborating entity \"ZL\" for hierarchy \"ZL:ZL0\"" {  } { { "top_level.vhd" "ZL0" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZH ZH:ZH0 " "Elaborating entity \"ZH\" for hierarchy \"ZH:ZH0\"" {  } { { "top_level.vhd" "ZH0" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_15_to_6 SE_15_to_6:SE1 " "Elaborating entity \"SE_15_to_6\" for hierarchy \"SE_15_to_6:SE1\"" {  } { { "top_level.vhd" "SE1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_15_to_9 SE_15_to_9:SE2 " "Elaborating entity \"SE_15_to_9\" for hierarchy \"SE_15_to_9:SE2\"" {  } { { "top_level.vhd" "SE2" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift1 shift1:SL1 " "Elaborating entity \"shift1\" for hierarchy \"shift1:SL1\"" {  } { { "top_level.vhd" "SL1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "top_level.vhd" "mem" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036873 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem memory.vhd(53) " "VHDL Process Statement warning at memory.vhd(53): signal \"Mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/memory.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733345036904 "|top_level|memory:mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem memory.vhd(54) " "VHDL Process Statement warning at memory.vhd(54): signal \"Mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/memory.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733345036904 "|top_level|memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_one " "Elaborating entity \"alu\" for hierarchy \"alu:alu_one\"" {  } { { "top_level.vhd" "alu_one" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor alu:alu_one\|adder_subtractor:add1 " "Elaborating entity \"adder_subtractor\" for hierarchy \"alu:alu_one\|adder_subtractor:add1\"" {  } { { "alu.vhd" "add1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_16 alu:alu_one\|adder_subtractor:add1\|NOT_16:not1 " "Elaborating entity \"NOT_16\" for hierarchy \"alu:alu_one\|adder_subtractor:add1\|NOT_16:not1\"" {  } { { "adder_subtractor.vhd" "not1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/adder_subtractor.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kogge_stone alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge " "Elaborating entity \"kogge_stone\" for hierarchy \"alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\"" {  } { { "adder_subtractor.vhd" "kogge" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/adder_subtractor.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_16 alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\|AND_16:and_1 " "Elaborating entity \"AND_16\" for hierarchy \"alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\|AND_16:and_1\"" {  } { { "kogge_stone.vhd" "and_1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/kogge_stone.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_16 alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\|XOR_16:xor_1 " "Elaborating entity \"XOR_16\" for hierarchy \"alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\|XOR_16:xor_1\"" {  } { { "kogge_stone.vhd" "xor_1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/kogge_stone.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\|XOR_16:xor_1\|XOR_2:\\inst1:0:b2 " "Elaborating entity \"XOR_2\" for hierarchy \"alu:alu_one\|adder_subtractor:add1\|kogge_stone:kogge\|XOR_16:xor_1\|XOR_2:\\inst1:0:b2\"" {  } { { "XOR_16.vhd" "\\inst1:0:b2" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/XOR_16.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345036970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier alu:alu_one\|multiplier:mul1 " "Elaborating entity \"multiplier\" for hierarchy \"alu:alu_one\|multiplier:mul1\"" {  } { { "alu.vhd" "mul1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c01 multiplier.vhd(14) " "Verilog HDL or VHDL warning at multiplier.vhd(14): object \"c01\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733345037062 "|top_level|alu:alu_one|multiplier:mul1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c02 multiplier.vhd(14) " "Verilog HDL or VHDL warning at multiplier.vhd(14): object \"c02\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733345037062 "|top_level|alu:alu_one|multiplier:mul1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c03 multiplier.vhd(14) " "Verilog HDL or VHDL warning at multiplier.vhd(14): object \"c03\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733345037062 "|top_level|alu:alu_one|multiplier:mul1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_16 alu:alu_one\|OR_16:or1 " "Elaborating entity \"OR_16\" for hierarchy \"alu:alu_one\|OR_16:or1\"" {  } { { "alu.vhd" "or1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMPLY_16 alu:alu_one\|IMPLY_16:imp1 " "Elaborating entity \"IMPLY_16\" for hierarchy \"alu:alu_one\|IMPLY_16:imp1\"" {  } { { "alu.vhd" "imp1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Check alu:alu_one\|Zero_Check:check_zero " "Elaborating entity \"Zero_Check\" for hierarchy \"alu:alu_one\|Zero_Check:check_zero\"" {  } { { "alu.vhd" "check_zero" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_bit_wide_8x1 alu:alu_one\|mux_16_bit_wide_8x1:mux1 " "Elaborating entity \"mux_16_bit_wide_8x1\" for hierarchy \"alu:alu_one\|mux_16_bit_wide_8x1:mux1\"" {  } { { "alu.vhd" "mux1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/alu.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_to_one_mux alu:alu_one\|mux_16_bit_wide_8x1:mux1\|eight_to_one_mux:\\U1:0:mux1 " "Elaborating entity \"eight_to_one_mux\" for hierarchy \"alu:alu_one\|mux_16_bit_wide_8x1:mux1\|eight_to_one_mux:\\U1:0:mux1\"" {  } { { "mux_16_bit_wide_8x1.vhd" "\\U1:0:mux1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/mux_16_bit_wide_8x1.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "top_level.vhd" "reg_file" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3x8 register_file:reg_file\|decoder_3x8:decoder " "Elaborating entity \"decoder_3x8\" for hierarchy \"register_file:reg_file\|decoder_3x8:decoder\"" {  } { { "register_file.vhd" "decoder" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_file.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_wide_8x1 register_file:reg_file\|mux_16_wide_8x1:mux1 " "Elaborating entity \"mux_16_wide_8x1\" for hierarchy \"register_file:reg_file\|mux_16_wide_8x1:mux1\"" {  } { { "register_file.vhd" "mux1" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/register_file.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:controller " "Elaborating entity \"fsm\" for hierarchy \"fsm:controller\"" {  } { { "top_level.vhd" "controller" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345037879 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z fsm.vhd(552) " "VHDL Process Statement warning at fsm.vhd(552): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/fsm.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733345037879 "|top_level|fsm:controller"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_3\|OR_2:or_gate_1\|Y~0 " "Found clock multiplexer mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_3\|OR_2:or_gate_1\|Y~0" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733345042976 "|top_level|mux_3_bit_wide_4x1:M2|four_to_one_mux:\U1:0:mux1|two_to_one_mux:two_to_one_mux_3|OR_2:or_gate_1|Y~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_2\|OR_2:or_gate_1\|Y~0 " "Found clock multiplexer mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:0:mux1\|two_to_one_mux:two_to_one_mux_2\|OR_2:or_gate_1\|Y~0" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733345042976 "|top_level|mux_3_bit_wide_4x1:M2|four_to_one_mux:\U1:0:mux1|two_to_one_mux:two_to_one_mux_2|OR_2:or_gate_1|Y~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:2:mux1\|two_to_one_mux:two_to_one_mux_3\|OR_2:or_gate_1\|Y~0 " "Found clock multiplexer mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:2:mux1\|two_to_one_mux:two_to_one_mux_3\|OR_2:or_gate_1\|Y~0" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733345042976 "|top_level|mux_3_bit_wide_4x1:M2|four_to_one_mux:\U1:2:mux1|two_to_one_mux:two_to_one_mux_3|OR_2:or_gate_1|Y~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:2:mux1\|two_to_one_mux:two_to_one_mux_2\|OR_2:or_gate_1\|Y~0 " "Found clock multiplexer mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:2:mux1\|two_to_one_mux:two_to_one_mux_2\|OR_2:or_gate_1\|Y~0" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733345042976 "|top_level|mux_3_bit_wide_4x1:M2|four_to_one_mux:\U1:2:mux1|two_to_one_mux:two_to_one_mux_2|OR_2:or_gate_1|Y~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:1:mux1\|two_to_one_mux:two_to_one_mux_3\|OR_2:or_gate_1\|Y~0 " "Found clock multiplexer mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:1:mux1\|two_to_one_mux:two_to_one_mux_3\|OR_2:or_gate_1\|Y~0" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733345042976 "|top_level|mux_3_bit_wide_4x1:M2|four_to_one_mux:\U1:1:mux1|two_to_one_mux:two_to_one_mux_3|OR_2:or_gate_1|Y~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:1:mux1\|two_to_one_mux:two_to_one_mux_2\|OR_2:or_gate_1\|Y~0 " "Found clock multiplexer mux_3_bit_wide_4x1:M2\|four_to_one_mux:\\U1:1:mux1\|two_to_one_mux:two_to_one_mux_2\|OR_2:or_gate_1\|Y~0" {  } { { "Gates.vhdl" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/Gates.vhdl" 80 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733345042976 "|top_level|mux_3_bit_wide_4x1:M2|four_to_one_mux:\U1:1:mux1|two_to_one_mux:two_to_one_mux_2|OR_2:or_gate_1|Y~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1733345042976 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4327 " "4327 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733345052488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733345053336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733345053336 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733345053556 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.vhd" "" { Text "D:/IITB/Year2/Semester3/EE214/EE-224-IITB-CPU_v10/EE-224-IITB-CPU/top_level/top_level.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733345053556 "|top_level|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733345053556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733345053556 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733345053556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733345053556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733345053603 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 02:14:13 2024 " "Processing ended: Thu Dec 05 02:14:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733345053603 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733345053603 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733345053603 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733345053603 ""}
