Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed May 26 21:53:37 2021
| Host         : DESKTOP-M4EM02O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test1hz_timing_summary_routed.rpt -pb test1hz_timing_summary_routed.pb -rpx test1hz_timing_summary_routed.rpx -warn_on_violation
| Design       : test1hz
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.555        0.000                      0                   64        0.263        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.555        0.000                      0                   64        0.263        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.933%)  route 3.127ns (79.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612     4.529    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     4.985 f  nolabel_line32/counter_reg[28]/Q
                         net (fo=2, routed)           0.814     5.798    nolabel_line32/counter[28]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.922 f  nolabel_line32/counter[31]_i_7/O
                         net (fo=1, routed)           0.401     6.324    nolabel_line32/counter[31]_i_7_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.448 f  nolabel_line32/counter[31]_i_3/O
                         net (fo=2, routed)           0.963     7.411    nolabel_line32/counter[31]_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.535 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     8.484    nolabel_line32/out_clk
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.495    14.262    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[29]/C
                         clock pessimism              0.242    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.040    nolabel_line32/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.933%)  route 3.127ns (79.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612     4.529    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     4.985 f  nolabel_line32/counter_reg[28]/Q
                         net (fo=2, routed)           0.814     5.798    nolabel_line32/counter[28]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.922 f  nolabel_line32/counter[31]_i_7/O
                         net (fo=1, routed)           0.401     6.324    nolabel_line32/counter[31]_i_7_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.448 f  nolabel_line32/counter[31]_i_3/O
                         net (fo=2, routed)           0.963     7.411    nolabel_line32/counter[31]_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.535 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     8.484    nolabel_line32/out_clk
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.495    14.262    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[30]/C
                         clock pessimism              0.242    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.040    nolabel_line32/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.933%)  route 3.127ns (79.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612     4.529    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     4.985 f  nolabel_line32/counter_reg[28]/Q
                         net (fo=2, routed)           0.814     5.798    nolabel_line32/counter[28]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.922 f  nolabel_line32/counter[31]_i_7/O
                         net (fo=1, routed)           0.401     6.324    nolabel_line32/counter[31]_i_7_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.448 f  nolabel_line32/counter[31]_i_3/O
                         net (fo=2, routed)           0.963     7.411    nolabel_line32/counter[31]_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.535 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.950     8.484    nolabel_line32/out_clk
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.495    14.262    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[31]/C
                         clock pessimism              0.242    14.504    
                         clock uncertainty           -0.035    14.469    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.040    nolabel_line32/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.040    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.782%)  route 2.973ns (78.218%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.614     4.531    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.987 r  nolabel_line32/counter_reg[20]/Q
                         net (fo=2, routed)           0.814     5.800    nolabel_line32/counter[20]
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.124     5.924 f  nolabel_line32/counter[31]_i_6/O
                         net (fo=1, routed)           0.401     6.326    nolabel_line32/counter[31]_i_6_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     6.450 f  nolabel_line32/counter[31]_i_2/O
                         net (fo=2, routed)           0.947     7.397    nolabel_line32/counter[31]_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.521 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     8.332    nolabel_line32/out_clk
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    14.264    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[25]/C
                         clock pessimism              0.242    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.042    nolabel_line32/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.782%)  route 2.973ns (78.218%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.614     4.531    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.987 r  nolabel_line32/counter_reg[20]/Q
                         net (fo=2, routed)           0.814     5.800    nolabel_line32/counter[20]
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.124     5.924 f  nolabel_line32/counter[31]_i_6/O
                         net (fo=1, routed)           0.401     6.326    nolabel_line32/counter[31]_i_6_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     6.450 f  nolabel_line32/counter[31]_i_2/O
                         net (fo=2, routed)           0.947     7.397    nolabel_line32/counter[31]_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.521 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     8.332    nolabel_line32/out_clk
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    14.264    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[26]/C
                         clock pessimism              0.242    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.042    nolabel_line32/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.782%)  route 2.973ns (78.218%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.614     4.531    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.987 r  nolabel_line32/counter_reg[20]/Q
                         net (fo=2, routed)           0.814     5.800    nolabel_line32/counter[20]
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.124     5.924 f  nolabel_line32/counter[31]_i_6/O
                         net (fo=1, routed)           0.401     6.326    nolabel_line32/counter[31]_i_6_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     6.450 f  nolabel_line32/counter[31]_i_2/O
                         net (fo=2, routed)           0.947     7.397    nolabel_line32/counter[31]_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.521 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     8.332    nolabel_line32/out_clk
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    14.264    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[27]/C
                         clock pessimism              0.242    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.042    nolabel_line32/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.782%)  route 2.973ns (78.218%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.614     4.531    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.456     4.987 r  nolabel_line32/counter_reg[20]/Q
                         net (fo=2, routed)           0.814     5.800    nolabel_line32/counter[20]
    SLICE_X1Y70          LUT4 (Prop_lut4_I1_O)        0.124     5.924 f  nolabel_line32/counter[31]_i_6/O
                         net (fo=1, routed)           0.401     6.326    nolabel_line32/counter[31]_i_6_n_0
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.124     6.450 f  nolabel_line32/counter[31]_i_2/O
                         net (fo=2, routed)           0.947     7.397    nolabel_line32/counter[31]_i_2_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I0_O)        0.124     7.521 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.811     8.332    nolabel_line32/out_clk
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.497    14.264    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
                         clock pessimism              0.242    14.506    
                         clock uncertainty           -0.035    14.471    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.042    nolabel_line32/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.828ns (22.569%)  route 2.841ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612     4.529    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     4.985 f  nolabel_line32/counter_reg[28]/Q
                         net (fo=2, routed)           0.814     5.798    nolabel_line32/counter[28]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.922 f  nolabel_line32/counter[31]_i_7/O
                         net (fo=1, routed)           0.401     6.324    nolabel_line32/counter[31]_i_7_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.448 f  nolabel_line32/counter[31]_i_3/O
                         net (fo=2, routed)           0.963     7.411    nolabel_line32/counter[31]_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.535 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.663     8.198    nolabel_line32/out_clk
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    14.265    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[21]/C
                         clock pessimism              0.242    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.043    nolabel_line32/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.828ns (22.569%)  route 2.841ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612     4.529    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     4.985 f  nolabel_line32/counter_reg[28]/Q
                         net (fo=2, routed)           0.814     5.798    nolabel_line32/counter[28]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.922 f  nolabel_line32/counter[31]_i_7/O
                         net (fo=1, routed)           0.401     6.324    nolabel_line32/counter[31]_i_7_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.448 f  nolabel_line32/counter[31]_i_3/O
                         net (fo=2, routed)           0.963     7.411    nolabel_line32/counter[31]_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.535 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.663     8.198    nolabel_line32/out_clk
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    14.265    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[22]/C
                         clock pessimism              0.242    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.043    nolabel_line32/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 nolabel_line32/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.828ns (22.569%)  route 2.841ns (77.431%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.612     4.529    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     4.985 f  nolabel_line32/counter_reg[28]/Q
                         net (fo=2, routed)           0.814     5.798    nolabel_line32/counter[28]
    SLICE_X1Y72          LUT4 (Prop_lut4_I1_O)        0.124     5.922 f  nolabel_line32/counter[31]_i_7/O
                         net (fo=1, routed)           0.401     6.324    nolabel_line32/counter[31]_i_7_n_0
    SLICE_X1Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.448 f  nolabel_line32/counter[31]_i_3/O
                         net (fo=2, routed)           0.963     7.411    nolabel_line32/counter[31]_i_3_n_0
    SLICE_X1Y67          LUT4 (Prop_lut4_I1_O)        0.124     7.535 r  nolabel_line32/counter[31]_i_1/O
                         net (fo=31, routed)          0.663     8.198    nolabel_line32/out_clk
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    14.265    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[23]/C
                         clock pessimism              0.242    14.507    
                         clock uncertainty           -0.035    14.472    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.429    14.043    nolabel_line32/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  5.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line32/out_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/out_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.563    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line32/out_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  nolabel_line32/out_clk_reg/Q
                         net (fo=2, routed)           0.168     1.873    nolabel_line32/led_OBUF[0]
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.045     1.918 r  nolabel_line32/out_clk_i_1/O
                         net (fo=1, routed)           0.000     1.918    nolabel_line32/out_clk_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  nolabel_line32/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.919    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  nolabel_line32/out_clk_reg/C
                         clock pessimism             -0.356     1.563    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.091     1.654    nolabel_line32/out_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.559    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  nolabel_line32/counter_reg[27]/Q
                         net (fo=2, routed)           0.133     1.833    nolabel_line32/counter[27]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.944 r  nolabel_line32/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.944    nolabel_line32/data0[27]
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.851     1.915    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  nolabel_line32/counter_reg[27]/C
                         clock pessimism             -0.356     1.559    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.664    nolabel_line32/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.564    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  nolabel_line32/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.705 r  nolabel_line32/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.838    nolabel_line32/counter[7]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.949 r  nolabel_line32/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.949    nolabel_line32/data0[7]
    SLICE_X0Y66          FDRE                                         r  nolabel_line32/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.920    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  nolabel_line32/counter_reg[7]/C
                         clock pessimism             -0.356     1.564    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.669    nolabel_line32/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.563    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  nolabel_line32/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.704 r  nolabel_line32/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.837    nolabel_line32/counter[11]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.948 r  nolabel_line32/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.948    nolabel_line32/data0[11]
    SLICE_X0Y67          FDRE                                         r  nolabel_line32/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.919    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  nolabel_line32/counter_reg[11]/C
                         clock pessimism             -0.356     1.563    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.668    nolabel_line32/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.585     1.561    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  nolabel_line32/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.835    nolabel_line32/counter[19]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.946 r  nolabel_line32/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.946    nolabel_line32/data0[19]
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.917    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  nolabel_line32/counter_reg[19]/C
                         clock pessimism             -0.356     1.561    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.666    nolabel_line32/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.560    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.701 r  nolabel_line32/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.834    nolabel_line32/counter[23]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.945 r  nolabel_line32/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.945    nolabel_line32/data0[23]
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.916    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  nolabel_line32/counter_reg[23]/C
                         clock pessimism             -0.356     1.560    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.665    nolabel_line32/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.559    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.700 r  nolabel_line32/counter_reg[31]/Q
                         net (fo=2, routed)           0.133     1.833    nolabel_line32/counter[31]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.944 r  nolabel_line32/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.944    nolabel_line32/data0[31]
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.850     1.914    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  nolabel_line32/counter_reg[31]/C
                         clock pessimism             -0.355     1.559    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.664    nolabel_line32/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.562    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line32/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.703 r  nolabel_line32/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.836    nolabel_line32/counter[15]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.947 r  nolabel_line32/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.947    nolabel_line32/data0[15]
    SLICE_X0Y68          FDRE                                         r  nolabel_line32/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.854     1.918    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  nolabel_line32/counter_reg[15]/C
                         clock pessimism             -0.356     1.562    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.667    nolabel_line32/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.565    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line32/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.706 r  nolabel_line32/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.839    nolabel_line32/counter[3]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.950 r  nolabel_line32/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.950    nolabel_line32/data0[3]
    SLICE_X0Y65          FDRE                                         r  nolabel_line32/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.921    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line32/counter_reg[3]/C
                         clock pessimism             -0.356     1.565    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.670    nolabel_line32/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 nolabel_line32/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line32/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.288ns (68.221%)  route 0.134ns (31.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.565    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  nolabel_line32/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.706 r  nolabel_line32/counter_reg[0]/Q
                         net (fo=3, routed)           0.134     1.841    nolabel_line32/counter[0]
    SLICE_X0Y65          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.988 r  nolabel_line32/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.988    nolabel_line32/data0[1]
    SLICE_X0Y65          FDRE                                         r  nolabel_line32/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.921    nolabel_line32/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  nolabel_line32/counter_reg[1]/C
                         clock pessimism             -0.343     1.578    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.683    nolabel_line32/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y65    nolabel_line32/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    nolabel_line32/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    nolabel_line32/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67    nolabel_line32/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    nolabel_line32/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    nolabel_line32/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    nolabel_line32/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    nolabel_line32/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    nolabel_line32/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    nolabel_line32/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    nolabel_line32/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    nolabel_line32/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    nolabel_line32/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    nolabel_line32/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    nolabel_line32/counter_reg[22]/C



