/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] _00_;
  wire [15:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_31z;
  wire [37:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [36:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [28:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_15z;
  wire [24:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _01_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 10'h000;
    else _01_ <= celloutsig_1_3z[11:2];
  assign { celloutsig_1_9z[6], celloutsig_1_13z[12:7], _00_[2:0] } = _01_;
  reg [7:0] _02_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_13z, celloutsig_0_8z };
  assign out_data[7:0] = _02_;
  assign celloutsig_0_0z = in_data[66:51] ~^ in_data[83:68];
  assign celloutsig_0_3z = { in_data[24:19], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[71:34];
  assign celloutsig_1_0z = in_data[158:156] ~^ in_data[123:121];
  assign celloutsig_1_2z = in_data[188:186] ~^ celloutsig_1_0z;
  assign celloutsig_1_3z = { in_data[185:170], celloutsig_1_2z } ~^ in_data[178:160];
  assign celloutsig_1_4z = { celloutsig_1_3z[6:0], celloutsig_1_2z } ~^ in_data[174:165];
  assign celloutsig_1_5z = in_data[137:131] ~^ celloutsig_1_3z[12:6];
  assign celloutsig_1_7z = in_data[144:125] ~^ { celloutsig_1_3z[6:0], celloutsig_1_0z, celloutsig_1_9z[6], celloutsig_1_13z[12:7], _00_[2:0] };
  assign celloutsig_1_11z = celloutsig_1_5z[2:0] ~^ celloutsig_1_13z[12:10];
  assign celloutsig_1_12z = { celloutsig_1_5z[1:0], celloutsig_1_2z } ~^ { celloutsig_1_0z[2:1], celloutsig_1_11z };
  assign celloutsig_1_15z = { celloutsig_1_4z[1:0], celloutsig_1_12z, celloutsig_1_2z } ~^ { celloutsig_1_3z[13:11], celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_13z[16:7], celloutsig_1_5z[6:5], celloutsig_1_13z[4:2], celloutsig_1_15z } ~^ { celloutsig_1_13z[23:7], celloutsig_1_5z[6], celloutsig_1_5z };
  assign celloutsig_0_5z = celloutsig_0_3z[36:25] ~^ celloutsig_0_0z[11:0];
  assign celloutsig_1_19z = celloutsig_1_7z[15:10] ~^ celloutsig_1_1z[11:6];
  assign celloutsig_0_6z = { celloutsig_0_3z[33:26], celloutsig_0_1z } ~^ { celloutsig_0_5z[10:1], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[37:1] ~^ celloutsig_0_3z[36:0];
  assign celloutsig_0_8z = in_data[57:55] ~^ celloutsig_0_6z[3:1];
  assign celloutsig_0_9z = celloutsig_0_7z[14:3] ~^ celloutsig_0_3z[19:8];
  assign celloutsig_0_11z = { celloutsig_0_1z[4], celloutsig_0_2z } ~^ celloutsig_0_9z[6:0];
  assign celloutsig_0_1z = celloutsig_0_0z[9:2] ~^ in_data[45:38];
  assign celloutsig_0_13z = celloutsig_0_11z[4:0] ~^ celloutsig_0_1z[7:3];
  assign celloutsig_0_2z = in_data[38:33] ~^ celloutsig_0_0z[8:3];
  assign celloutsig_0_31z = celloutsig_0_6z[12:1] ~^ celloutsig_0_6z[13:2];
  assign { celloutsig_1_1z[8], celloutsig_1_1z[5], celloutsig_1_1z[7], celloutsig_1_1z[4], celloutsig_1_1z[6], celloutsig_1_1z[3], celloutsig_1_1z[12:9] } = { celloutsig_1_0z[2], celloutsig_1_0z[2:1], celloutsig_1_0z[1:0], celloutsig_1_0z[0], in_data[170:167] } ~^ { in_data[128], in_data[125], in_data[127], in_data[124], in_data[126], in_data[123], in_data[132:129] };
  assign { celloutsig_1_13z[4:0], celloutsig_1_13z[22:13], celloutsig_1_13z[25:23], celloutsig_1_13z[28:26] } = { celloutsig_1_12z, celloutsig_1_9z[6], celloutsig_1_13z[12:7], _00_[2:0], celloutsig_1_0z, celloutsig_1_1z[8:6] } ~^ { celloutsig_1_5z[4:0], celloutsig_1_7z[12:4], celloutsig_1_9z[6], celloutsig_1_7z[15:13], celloutsig_1_7z[18:16] };
  assign _00_[9:3] = { celloutsig_1_9z[6], celloutsig_1_13z[12:7] };
  assign celloutsig_1_13z[6:5] = celloutsig_1_5z[6:5];
  assign celloutsig_1_1z[2:0] = 3'h7;
  assign celloutsig_1_9z[5:0] = celloutsig_1_13z[12:7];
  assign { out_data[152:128], out_data[101:96], out_data[43:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z };
endmodule
