<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_97_p2" SOURCE="" VARIABLE="add_ln53" MODULE="setup_aie_Pipeline_VITIS_LOOP_53_1" LOOP="VITIS_LOOP_53_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_107_p2" SOURCE="/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53" VARIABLE="icmp_ln53" MODULE="setup_aie_Pipeline_VITIS_LOOP_53_1" LOOP="VITIS_LOOP_53_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_fu_135_p2" SOURCE="/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45" VARIABLE="sub_ln45" MODULE="setup_aie" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln45_1_fu_180_p2" SOURCE="/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45" VARIABLE="sub_ln45_1" MODULE="setup_aie" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="size_loop_fu_189_p3" SOURCE="/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:45" VARIABLE="size_loop" MODULE="setup_aie" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_171_p2" SOURCE="/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53" VARIABLE="icmp_ln53" MODULE="setup_aie" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_fu_227_p3" SOURCE="/home/users/giuseppe.sorrentino/VOTED/FPGA/setup_aie.cpp:53" VARIABLE="empty" MODULE="setup_aie" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="setup_aie" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="setup_aie" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
