m255
K3
13
cModel Technology
Z0 dC:\Users\aluno\Desktop\circuitos\tristate\tristate\simulation\modelsim
Etestbench_tristate
Z1 w1523632786
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
Z3 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z4 DPx3 std 6 textio 0 22 G^o2zK;Vh4eVdKTVo98653
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\aluno\Desktop\circuitos\tristate\tristate\simulation\modelsim
Z7 8C:/Users/aluno/Desktop/circuitos/tristate/tristate/testbench/testbench_tristate.vhd
Z8 FC:/Users/aluno/Desktop/circuitos/tristate/tristate/testbench/testbench_tristate.vhd
l0
L7
V1^TR:V9bLPM^?:Y0[KlO]1
!s100 j4;REYPK7TE`C`E4;ON]X0
Z9 OV;C;10.0c;49
31
Z10 !s108 1523649131.280000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/aluno/Desktop/circuitos/tristate/tristate/testbench/testbench_tristate.vhd|
Z12 !s107 C:/Users/aluno/Desktop/circuitos/tristate/tristate/testbench/testbench_tristate.vhd|
Z13 o-93 -work work -O0
Z14 tExplicit 1
Asim
R2
R3
R4
R5
DEx4 work 18 testbench_tristate 0 22 1^TR:V9bLPM^?:Y0[KlO]1
l26
L11
Vg]Fn1gZ0bMJEJz`[646072
!s100 ?KS7EIiNVd43YM9Bb2`D32
R9
31
R10
R11
R12
R13
R14
Etristate
Z15 w1523641010
R4
R5
R6
Z16 8C:/Users/aluno/Desktop/circuitos/tristate/tristate/tristate.vhd
Z17 FC:/Users/aluno/Desktop/circuitos/tristate/tristate/tristate.vhd
l0
L3
Vabl4>31=5S@eHE>T63c?k1
R9
31
Z18 !s108 1523649131.217000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/aluno/Desktop/circuitos/tristate/tristate/tristate.vhd|
Z20 !s107 C:/Users/aluno/Desktop/circuitos/tristate/tristate/tristate.vhd|
R13
R14
!s100 =FFC6QDL^dJV4UPo>UojM3
Asynth
R4
R5
DEx4 work 8 tristate 0 22 abl4>31=5S@eHE>T63c?k1
l11
L9
V5<eQH?Yie6Xk:Mn6lLaZ`2
R9
31
R18
R19
R20
R13
R14
!s100 hb0P<<376zkl;o9DIP]8d1
