ETRI 0.5um CMOS MPW Example: 6502 CPU

Visit following blog page for more information,

https://fun-teaching-goodkook.blogspot.com/2024/01/etri-05um-cmos-std-cell-dk-cpu-6502.html

* Note: Blog page is written in Korean. You may read via machine translation.

All open-source EDA tools used,

* Arlet's 6502 RTL: Arlet Verilog-6502, https://github.com/Arlet/verilog-6502
* Yosys, https://github.com/YosysHQ/yosys
* Verilator, https://github.com/verilator/verilator
* SystemC, https://github.com/accellera-official/systemc
* QFlow, https://github.com/RTimothyEdwards/qflow
* GrayWolf, https://github.com/rubund/graywolf
* QRouter, https://github.com/RTimothyEdwards/qrouter
* Magic, https://github.com/RTimothyEdwards/magic
* Netgen, https://github.com/RTimothyEdwards/netgen
* CC65 assembler/compiler 2.13.3, https://github.com/cc65/cc65

Additionally, QuestaSim Intel FPGA Starter edition for netlist post-simulation.

Layout: </br>
![CPU6502_Layout](https://github.com/GoodKook/ETRI-0.5um-CMOS-MPW-DK-Example--6502-CPU/assets/162967523/4a969c71-ed33-4e52-9924-476165eebf3f)
