{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644000642875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644000642921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 04 10:50:42 2022 " "Processing started: Fri Feb 04 10:50:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644000642921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000642921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000642921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1644000645236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644000645237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.sv 2 2 " "Found 2 design units, including 2 entities, in source file test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663487 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_testbench " "Found entity 2: test_testbench" {  } { { "test.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/test.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file oneregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneRegister " "Found entity 1: oneRegister" {  } { { "oneRegister.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/oneRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux32_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663551 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux32_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux16_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663560 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux16_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663581 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663581 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663581 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663597 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8_3.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder8_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder8_3 " "Found entity 1: Decoder8_3" {  } { { "Decoder8_3.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Decoder8_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663632 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder8_3_testbench " "Found entity 2: Decoder8_3_testbench" {  } { { "Decoder8_3.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Decoder8_3.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder32_5.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder32_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder32_5 " "Found entity 1: Decoder32_5" {  } { { "Decoder32_5.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Decoder32_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663650 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder32_5_testbench " "Found entity 2: Decoder32_5_testbench" {  } { { "Decoder32_5.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Decoder32_5.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663665 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux2_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663698 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663698 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1_32 " "Found entity 3: mux2_1_32" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux2_1.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663698 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2_1_64 " "Found entity 4: mux2_1_64" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux2_1.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663698 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2_1_5 " "Found entity 5: mux2_1_5" {  } { { "mux2_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux2_1.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux4_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663713 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux4_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux8_1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663728 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux8_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_Adder " "Found entity 1: full_Adder" {  } { { "full_Adder.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/full_Adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtracter.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_subtracter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtracter " "Found entity 1: adder_subtracter" {  } { { "adder_subtracter.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/adder_subtracter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663761 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_subtracter_testbench " "Found entity 2: adder_subtracter_testbench" {  } { { "adder_subtracter.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/adder_subtracter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a alu.sv(21) " "Verilog HDL Declaration information at alu.sv(21): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644000663780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b alu.sv(21) " "Verilog HDL Declaration information at alu.sv(21): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644000663782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9_64.sv 4 4 " "Found 4 design units, including 4 entities, in source file se9_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE9_64 " "Found entity 1: SE9_64" {  } { { "SE9_64.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SE9_64.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663812 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE19_32 " "Found entity 2: SE19_32" {  } { { "SE9_64.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SE9_64.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663812 ""} { "Info" "ISGN_ENTITY_NAME" "3 SE26_32 " "Found entity 3: SE26_32" {  } { { "SE9_64.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SE9_64.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663812 ""} { "Info" "ISGN_ENTITY_NAME" "4 ZE12_64 " "Found entity 4: ZE12_64" {  } { { "SE9_64.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SE9_64.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32 " "Found entity 1: Adder32" {  } { { "Adder32.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Adder32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flag_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_reg " "Found entity 1: flag_reg" {  } { { "flag_reg.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/flag_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condCheck " "Found entity 1: condCheck" {  } { { "condCheck.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/condCheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000663854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000663854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000664014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000664014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sscpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sscpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SSCPU " "Found entity 1: SSCPU" {  } { { "SSCPU.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000664026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000664026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter32.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter32 " "Found entity 1: shifter32" {  } { { "shifter32.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/shifter32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644000664186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000664186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSCPU " "Elaborating entity \"SSCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644000664898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:Pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:Pc\"" {  } { { "SSCPU.sv" "Pc" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000665349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 pc_reg:Pc\|mux2_1:each1bRegister\[0\].mx " "Elaborating entity \"mux2_1\" for hierarchy \"pc_reg:Pc\|mux2_1:each1bRegister\[0\].mx\"" {  } { { "pc_reg.sv" "each1bRegister\[0\].mx" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/pc_reg.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000666048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF pc_reg:Pc\|D_FF:each1bRegister\[0\].regis " "Elaborating entity \"D_FF\" for hierarchy \"pc_reg:Pc\|D_FF:each1bRegister\[0\].regis\"" {  } { { "pc_reg.sv" "each1bRegister\[0\].regis" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/pc_reg.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000666609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:IM " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:IM\"" {  } { { "SSCPU.sv" "IM" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000667088 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1644000667434 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 instructmem.sv(42) " "Verilog HDL warning at instructmem.sv(42): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1644000667434 "|SSCPU|instructmem:IM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000667434 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instructmem.sv(38) " "Net \"mem.data_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1644000667434 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instructmem.sv(38) " "Net \"mem.waddr_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1644000667434 "|SSCPU|instructmem:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instructmem.sv(38) " "Net \"mem.we_a\" at instructmem.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "instructmem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/instructmem.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1644000667434 "|SSCPU|instructmem:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Adder32:p4 " "Elaborating entity \"Adder32\" for hierarchy \"Adder32:p4\"" {  } { { "SSCPU.sv" "p4" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000667436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_Adder Adder32:p4\|full_Adder:ADDER\[0\].position " "Elaborating entity \"full_Adder\" for hierarchy \"Adder32:p4\|full_Adder:ADDER\[0\].position\"" {  } { { "Adder32.sv" "ADDER\[0\].position" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Adder32.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000667783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE19_32 SE19_32:se1 " "Elaborating entity \"SE19_32\" for hierarchy \"SE19_32:se1\"" {  } { { "SSCPU.sv" "se1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000668156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE26_32 SE26_32:se2 " "Elaborating entity \"SE26_32\" for hierarchy \"SE26_32:se2\"" {  } { { "SSCPU.sv" "se2" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000668538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_32 mux2_1_32:uncond " "Elaborating entity \"mux2_1_32\" for hierarchy \"mux2_1_32:uncond\"" {  } { { "SSCPU.sv" "uncond" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000668957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter32 shifter32:sh32 " "Elaborating entity \"shifter32\" for hierarchy \"shifter32:sh32\"" {  } { { "SSCPU.sv" "sh32" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000669933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctr " "Elaborating entity \"controller\" for hierarchy \"controller:ctr\"" {  } { { "SSCPU.sv" "ctr" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000670437 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.sv(29) " "Verilog HDL Case Statement warning at controller.sv(29): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/controller.sv" 29 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1644000670862 "|SSCPU|controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.sv(33) " "Verilog HDL Case Statement warning at controller.sv(33): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/controller.sv" 33 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1644000670862 "|SSCPU|controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.sv(34) " "Verilog HDL Case Statement warning at controller.sv(34): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/controller.sv" 34 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1644000670862 "|SSCPU|controller:ctr"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "controller.sv(35) " "Verilog HDL Case Statement warning at controller.sv(35): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "controller.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/controller.sv" 35 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1644000670862 "|SSCPU|controller:ctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_5 mux2_1_5:BcondMux " "Elaborating entity \"mux2_1_5\" for hierarchy \"mux2_1_5:BcondMux\"" {  } { { "SSCPU.sv" "BcondMux" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000670866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condCheck condCheck:cCh " "Elaborating entity \"condCheck\" for hierarchy \"condCheck:cCh\"" {  } { { "SSCPU.sv" "cCh" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000671269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:RF " "Elaborating entity \"regfile\" for hierarchy \"regfile:RF\"" {  } { { "SSCPU.sv" "RF" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000677523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder32_5 regfile:RF\|Decoder32_5:deco " "Elaborating entity \"Decoder32_5\" for hierarchy \"regfile:RF\|Decoder32_5:deco\"" {  } { { "regfile.sv" "deco" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/regfile.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000677906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder8_3 regfile:RF\|Decoder32_5:deco\|Decoder8_3:de31_24 " "Elaborating entity \"Decoder8_3\" for hierarchy \"regfile:RF\|Decoder32_5:deco\|Decoder8_3:de31_24\"" {  } { { "Decoder32_5.sv" "de31_24" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/Decoder32_5.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000678484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneRegister regfile:RF\|oneRegister:each64bRegister\[0\].Reg64 " "Elaborating entity \"oneRegister\" for hierarchy \"regfile:RF\|oneRegister:each64bRegister\[0\].Reg64\"" {  } { { "regfile.sv" "each64bRegister\[0\].Reg64" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/regfile.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000679075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 regfile:RF\|mux32_1:MUX\[0\].mux1 " "Elaborating entity \"mux32_1\" for hierarchy \"regfile:RF\|mux32_1:MUX\[0\].mux1\"" {  } { { "regfile.sv" "MUX\[0\].mux1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/regfile.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000681034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1 " "Elaborating entity \"mux16_1\" for hierarchy \"regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1\"" {  } { { "mux32_1.sv" "mux1" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux32_1.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000682263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1\|mux4_1:mux0 " "Elaborating entity \"mux4_1\" for hierarchy \"regfile:RF\|mux32_1:MUX\[0\].mux1\|mux16_1:mux1\|mux4_1:mux0\"" {  } { { "mux16_1.sv" "mux0" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/mux16_1.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000683421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9_64 SE9_64:se3 " "Elaborating entity \"SE9_64\" for hierarchy \"SE9_64:se3\"" {  } { { "SSCPU.sv" "se3" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000686020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZE12_64 ZE12_64:ze4 " "Elaborating entity \"ZE12_64\" for hierarchy \"ZE12_64:ze4\"" {  } { { "SSCPU.sv" "ze4" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000686419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_64 mux2_1_64:immC " "Elaborating entity \"mux2_1_64\" for hierarchy \"mux2_1_64:immC\"" {  } { { "SSCPU.sv" "immC" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000686808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:sh64 " "Elaborating entity \"shifter\" for hierarchy \"shifter:sh64\"" {  } { { "SSCPU.sv" "sh64" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000687396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a " "Elaborating entity \"alu\" for hierarchy \"alu:a\"" {  } { { "SSCPU.sv" "a" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000687773 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[7\] 0 alu.sv(26) " "Net \"in\[7\]\" at alu.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1644000688141 "|SSCPU|alu:a"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in\[1\] 0 alu.sv(26) " "Net \"in\[1\]\" at alu.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "alu.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1644000688141 "|SSCPU|alu:a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtracter alu:a\|adder_subtracter:cal " "Elaborating entity \"adder_subtracter\" for hierarchy \"alu:a\|adder_subtracter:cal\"" {  } { { "alu.sv" "cal" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000688142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 alu:a\|mux8_1:muxs\[0\].m " "Elaborating entity \"mux8_1\" for hierarchy \"alu:a\|mux8_1:muxs\[0\].m\"" {  } { { "alu.sv" "muxs\[0\].m" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/alu.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000688485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_reg flag_reg:fr " "Elaborating entity \"flag_reg\" for hierarchy \"flag_reg:fr\"" {  } { { "SSCPU.sv" "fr" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000689225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:mem " "Elaborating entity \"datamem\" for hierarchy \"datamem:mem\"" {  } { { "SSCPU.sv" "mem" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000689586 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datamem.sv(23) " "Verilog HDL warning at datamem.sv(23): ignoring unsupported system task" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1644000689617 "|SSCPU|datamem:mem"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1644000689623 "|SSCPU|datamem:mem"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "71 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000689683 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000689683 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i datamem.sv(55) " "Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644000689821 "|SSCPU|datamem:mem"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datamem.sv(55) " "SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "datamem.sv" "" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/datamem.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1644000689821 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datamem:mem " "Can't elaborate user hierarchy \"datamem:mem\"" {  } { { "SSCPU.sv" "mem" { Text "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/SSCPU.sv" 83 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644000689830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Jiang/OneDrive/University of Washington/course/year3/EE469/lab/Lab3_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000690190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644000691634 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 04 10:51:31 2022 " "Processing ended: Fri Feb 04 10:51:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644000691634 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644000691634 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644000691634 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644000691634 ""}
