<stg><name>sobel_rgb_axis</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
codeRepl2:0  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_axis_V_data_V), !map !74

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
codeRepl2:1  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_axis_V_keep_V), !map !80

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
codeRepl2:2  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_axis_V_strb_V), !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_axis_V_user_V), !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_axis_V_last_V), !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_axis_V_id_V), !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_axis_V_dest_V), !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
codeRepl2:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_axis_V_data_V), !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
codeRepl2:8  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_axis_V_keep_V), !map !108

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
codeRepl2:9  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_axis_V_strb_V), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_axis_V_user_V), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_axis_V_last_V), !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_axis_V_id_V), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl2:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_axis_V_dest_V), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl2:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %width), !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl2:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %height), !map !138

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl2:16  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @sobel_rgb_axis_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:17  %height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %height)

]]></Node>
<StgValue><ssdm name="height_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl2:18  %width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width)

]]></Node>
<StgValue><ssdm name="width_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl2:19  call void (...)* @_ssdm_op_SpecInterface(i24* %in_axis_V_data_V, i3* %in_axis_V_keep_V, i3* %in_axis_V_strb_V, i1* %in_axis_V_user_V, i1* %in_axis_V_last_V, i1* %in_axis_V_id_V, i1* %in_axis_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl2:20  call void (...)* @_ssdm_op_SpecInterface(i24* %out_axis_V_data_V, i3* %out_axis_V_keep_V, i3* %out_axis_V_strb_V, i1* %out_axis_V_user_V, i1* %out_axis_V_last_V, i1* %out_axis_V_id_V, i1* %out_axis_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
codeRepl2:21  br label %0

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %x_0 = phi i31 [ 0, %codeRepl2 ], [ %x, %1 ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln39 = zext i31 %x_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln39 = icmp slt i32 %zext_ln39, %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %x = add i31 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln39, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="31">
<![CDATA[
:1  %zext_ln41 = zext i31 %x_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %line0_V_addr = getelementptr [1024 x i8]* @line0_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="line0_V_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:3  store i8 0, i8* %line0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %line1_V_addr = getelementptr [1024 x i8]* @line1_V, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="line1_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
:5  store i8 0, i8* %line1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %add_ln102 = add nsw i32 %width_read, -1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %zext_ln102 = zext i32 %height_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %zext_ln102_1 = zext i32 %width_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:3  %mul_ln102 = mul i64 %zext_ln102_1, %zext_ln102

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i64 [ 0, %.preheader.preheader ], [ %add_ln46, %col_loop ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:1  %y_0 = phi i31 [ 0, %.preheader.preheader ], [ %select_ln46_7, %col_loop ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %w2_1_V = phi i8 [ 0, %.preheader.preheader ], [ %gray_V, %col_loop ]

]]></Node>
<StgValue><ssdm name="w2_1_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3  %w2_V_1_0 = phi i8 [ 0, %.preheader.preheader ], [ %select_ln46, %col_loop ]

]]></Node>
<StgValue><ssdm name="w2_V_1_0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4  %w1_1_V = phi i8 [ 0, %.preheader.preheader ], [ %top1_V, %col_loop ]

]]></Node>
<StgValue><ssdm name="w1_1_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5  %w1_V_1_0 = phi i8 [ 0, %.preheader.preheader ], [ %select_ln46_2, %col_loop ]

]]></Node>
<StgValue><ssdm name="w1_V_1_0"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:6  %w0_1_V = phi i8 [ 0, %.preheader.preheader ], [ %top2_V, %col_loop ]

]]></Node>
<StgValue><ssdm name="w0_1_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:7  %w0_V_1_0 = phi i8 [ 0, %.preheader.preheader ], [ %select_ln46_3, %col_loop ]

]]></Node>
<StgValue><ssdm name="w0_V_1_0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:8  %x1_0 = phi i31 [ 0, %.preheader.preheader ], [ %x_1, %col_loop ]

]]></Node>
<StgValue><ssdm name="x1_0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="31">
<![CDATA[
:9  %zext_ln53 = zext i31 %x1_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %icmp_ln53 = icmp slt i32 %zext_ln53, %width_read

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %icmp_ln46 = icmp eq i64 %indvar_flatten, %mul_ln102

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %add_ln46 = add i64 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %icmp_ln46, label %3, label %col_loop

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
col_loop:6  %select_ln46_5 = select i1 %icmp_ln53, i31 %x1_0, i31 0

]]></Node>
<StgValue><ssdm name="select_ln46_5"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
col_loop:7  %add_ln46_1 = add i31 1, %y_0

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:8  %tmp = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %add_ln46_1, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
col_loop:9  %icmp_ln82 = icmp ne i30 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:10  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %y_0, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
col_loop:11  %icmp_ln82_1 = icmp ne i30 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln82_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
col_loop:12  %select_ln46_6 = select i1 %icmp_ln53, i1 %icmp_ln82_1, i1 %icmp_ln82

]]></Node>
<StgValue><ssdm name="select_ln46_6"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="31">
<![CDATA[
col_loop:13  %zext_ln46 = zext i31 %select_ln46_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
col_loop:14  %select_ln46_7 = select i1 %icmp_ln53, i31 %y_0, i31 %add_ln46_1

]]></Node>
<StgValue><ssdm name="select_ln46_7"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="34" op_0_bw="34" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
col_loop:18  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %in_axis_V_data_V, i3* %in_axis_V_keep_V, i3* %in_axis_V_strb_V, i1* %in_axis_V_user_V, i1* %in_axis_V_last_V, i1* %in_axis_V_id_V, i1* %in_axis_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="34">
<![CDATA[
col_loop:19  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="34">
<![CDATA[
col_loop:20  %tmp_keep_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="34">
<![CDATA[
col_loop:21  %tmp_strb_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="34">
<![CDATA[
col_loop:22  %tmp_id_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="34">
<![CDATA[
col_loop:23  %tmp_dest_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:24  %r_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:25  %g_V = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="24">
<![CDATA[
col_loop:26  %b_V = trunc i24 %tmp_data_V_1 to i8

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="8">
<![CDATA[
col_loop:27  %zext_ln215 = zext i8 %r_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
col_loop:28  %ret_V = mul i16 77, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="8">
<![CDATA[
col_loop:29  %zext_ln215_1 = zext i8 %g_V to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
col_loop:30  %mul_ln215 = mul i16 150, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
col_loop:31  %ret_V_1 = add i16 %mul_ln215, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="31">
<![CDATA[
col_loop:37  %zext_ln63 = zext i31 %select_ln46_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop:38  %line1_V_addr_1 = getelementptr [1024 x i8]* @line1_V, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="line1_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
col_loop:40  %line0_V_addr_1 = getelementptr [1024 x i8]* @line0_V, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="line0_V_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:44  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %select_ln46_5, i32 1, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
col_loop:45  %icmp_ln82_2 = icmp ne i30 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln82_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
col_loop:46  %and_ln82 = and i1 %select_ln46_6, %icmp_ln82_2

]]></Node>
<StgValue><ssdm name="and_ln82"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
col_loop:98  %or_ln101 = or i31 %select_ln46_5, %select_ln46_7

]]></Node>
<StgValue><ssdm name="or_ln101"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
col_loop:99  %dout_user_V = icmp eq i31 %or_ln101, 0

]]></Node>
<StgValue><ssdm name="dout_user_V"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
col_loop:100  %dout_last_V = icmp eq i32 %zext_ln46, %add_ln102

]]></Node>
<StgValue><ssdm name="dout_last_V"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
col_loop:103  %x_1 = add i31 1, %select_ln46_5

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="8">
<![CDATA[
col_loop:32  %zext_ln215_2 = zext i8 %b_V to i14

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
col_loop:33  %ret_V_2 = mul i14 29, %zext_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="14">
<![CDATA[
col_loop:34  %zext_ln215_3 = zext i14 %ret_V_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
col_loop:35  %ret_V_3 = add i16 %ret_V_1, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:36  %gray_V = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %ret_V_3, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="gray_V"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="10">
<![CDATA[
col_loop:41  %top1_V = load i8* %line0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="top1_V"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
col_loop:43  store i8 %gray_V, i8* %line0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:3  %select_ln46_2 = select i1 %icmp_ln53, i8 %w1_1_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln46_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="10">
<![CDATA[
col_loop:39  %top2_V = load i8* %line1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="top2_V"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="10">
<![CDATA[
col_loop:41  %top1_V = load i8* %line0_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="top1_V"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
col_loop:42  store i8 %top1_V, i8* %line1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:51  %select_ln46_8 = select i1 %icmp_ln53, i8 %w1_V_1_0, i8 0

]]></Node>
<StgValue><ssdm name="select_ln46_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:1  %select_ln46 = select i1 %icmp_ln53, i8 %w2_1_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln46"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:2  %select_ln46_1 = select i1 %icmp_ln53, i8 %w2_V_1_0, i8 0

]]></Node>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:4  %select_ln46_3 = select i1 %icmp_ln53, i8 %w0_1_V, i8 0

]]></Node>
<StgValue><ssdm name="select_ln46_3"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:5  %select_ln46_4 = select i1 %icmp_ln53, i8 %w0_V_1_0, i8 0

]]></Node>
<StgValue><ssdm name="select_ln46_4"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="10">
<![CDATA[
col_loop:39  %top2_V = load i8* %line1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="top2_V"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="8">
<![CDATA[
col_loop:50  %zext_ln85_1 = zext i8 %top2_V to i10

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
col_loop:54  %shl_ln85_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %top1_V, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln85_1"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="9">
<![CDATA[
col_loop:55  %zext_ln85_3 = zext i9 %shl_ln85_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col_loop:59  %add_ln84 = add i10 %zext_ln85_3, %zext_ln85_1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="8">
<![CDATA[
col_loop:47  %zext_ln84 = zext i8 %select_ln46_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="8">
<![CDATA[
col_loop:48  %zext_ln84_1 = zext i8 %select_ln46_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln84_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="8">
<![CDATA[
col_loop:49  %zext_ln85 = zext i8 %top2_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
col_loop:52  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln46_8, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="9">
<![CDATA[
col_loop:53  %zext_ln85_2 = zext i9 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="8">
<![CDATA[
col_loop:56  %zext_ln86 = zext i8 %select_ln46_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="8">
<![CDATA[
col_loop:57  %zext_ln84_2 = zext i8 %gray_V to i10

]]></Node>
<StgValue><ssdm name="zext_ln84_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="8">
<![CDATA[
col_loop:58  %zext_ln84_3 = zext i8 %gray_V to i11

]]></Node>
<StgValue><ssdm name="zext_ln84_3"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="10">
<![CDATA[
col_loop:60  %zext_ln84_4 = zext i10 %add_ln84 to i11

]]></Node>
<StgValue><ssdm name="zext_ln84_4"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:61  %sub_ln85 = sub i11 %zext_ln84_4, %zext_ln84_1

]]></Node>
<StgValue><ssdm name="sub_ln85"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:62  %sub_ln85_1 = sub i11 %sub_ln85, %zext_ln85_2

]]></Node>
<StgValue><ssdm name="sub_ln85_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:63  %sub_ln86 = sub i11 %sub_ln85_1, %zext_ln86

]]></Node>
<StgValue><ssdm name="sub_ln86"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:64  %gx = add i11 %sub_ln86, %zext_ln84_3

]]></Node>
<StgValue><ssdm name="gx"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
col_loop:65  %shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln46_3, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="9">
<![CDATA[
col_loop:66  %zext_ln88 = zext i9 %shl_ln1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
col_loop:67  %shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %select_ln46, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="9">
<![CDATA[
col_loop:68  %zext_ln89 = zext i9 %shl_ln2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
col_loop:69  %add_ln88 = add i9 %zext_ln84, %zext_ln85

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="9">
<![CDATA[
col_loop:70  %zext_ln88_1 = zext i9 %add_ln88 to i10

]]></Node>
<StgValue><ssdm name="zext_ln88_1"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col_loop:71  %add_ln88_1 = add i10 %zext_ln88_1, %zext_ln88

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="10">
<![CDATA[
col_loop:72  %zext_ln88_2 = zext i10 %add_ln88_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln88_2"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:73  %sub_ln89 = sub i11 %zext_ln86, %zext_ln88_2

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col_loop:74  %add_ln89 = add i10 %zext_ln89, %zext_ln84_2

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="10">
<![CDATA[
col_loop:75  %zext_ln89_1 = zext i10 %add_ln89 to i11

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:76  %gy = add i11 %zext_ln89_1, %sub_ln89

]]></Node>
<StgValue><ssdm name="gy"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="143" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
col_loop:77  %select_ln82 = select i1 %and_ln82, i11 %gx, i11 0

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="11">
<![CDATA[
col_loop:78  %trunc_ln82 = trunc i11 %select_ln82 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
col_loop:79  %select_ln82_1 = select i1 %and_ln82, i11 %gy, i11 0

]]></Node>
<StgValue><ssdm name="select_ln82_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="11">
<![CDATA[
col_loop:80  %trunc_ln82_1 = trunc i11 %select_ln82_1 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
col_loop:81  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %select_ln82, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col_loop:82  %sub_ln91 = sub i10 0, %trunc_ln82

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
col_loop:83  %select_ln91 = select i1 %tmp_4, i10 %sub_ln91, i10 %trunc_ln82

]]></Node>
<StgValue><ssdm name="select_ln91"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="10">
<![CDATA[
col_loop:84  %zext_ln91 = zext i10 %select_ln91 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
col_loop:85  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %select_ln82_1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
col_loop:86  %sub_ln91_1 = sub i10 0, %trunc_ln82_1

]]></Node>
<StgValue><ssdm name="sub_ln91_1"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
col_loop:87  %select_ln91_1 = select i1 %tmp_5, i10 %sub_ln91_1, i10 %trunc_ln82_1

]]></Node>
<StgValue><ssdm name="select_ln91_1"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="10">
<![CDATA[
col_loop:88  %zext_ln91_1 = zext i10 %select_ln91_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="10">
<![CDATA[
col_loop:89  %trunc_ln91 = trunc i10 %select_ln91 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="10">
<![CDATA[
col_loop:90  %trunc_ln91_1 = trunc i10 %select_ln91_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln91_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
col_loop:91  %mag = add i11 %zext_ln91_1, %zext_ln91

]]></Node>
<StgValue><ssdm name="mag"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="3" op_0_bw="3" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
col_loop:92  %tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %mag, i32 8, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
col_loop:93  %icmp_ln92 = icmp ne i3 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
col_loop:94  %add_ln301 = add i8 %trunc_ln91, %trunc_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln301"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:95  %edge_V = select i1 %icmp_ln92, i8 -1, i8 %add_ln301

]]></Node>
<StgValue><ssdm name="edge_V"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
col_loop:96  %edge_V_1 = select i1 %and_ln82, i8 %edge_V, i8 0

]]></Node>
<StgValue><ssdm name="edge_V_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
col_loop:97  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %edge_V_1, i8 %edge_V_1, i8 %edge_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
col_loop:101  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_axis_V_data_V, i3* %out_axis_V_keep_V, i3* %out_axis_V_strb_V, i1* %out_axis_V_user_V, i1* %out_axis_V_last_V, i1* %out_axis_V_id_V, i1* %out_axis_V_dest_V, i24 %p_Result_s, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %dout_user_V, i1 %dout_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col_loop:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @row_loop_col_loop_st)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
col_loop:15  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
col_loop:16  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
col_loop:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="24" op_9_bw="3" op_10_bw="3" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
col_loop:101  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_axis_V_data_V, i3* %out_axis_V_keep_V, i3* %out_axis_V_strb_V, i1* %out_axis_V_user_V, i1* %out_axis_V_last_V, i1* %out_axis_V_id_V, i1* %out_axis_V_dest_V, i24 %p_Result_s, i3 %tmp_keep_V, i3 %tmp_strb_V, i1 %dout_user_V, i1 %dout_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln106"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
col_loop:102  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
col_loop:104  br label %2

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
