#add_file options
add_file -verilog "C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/hdl/lzy_comb.v"
add_file -verilog "C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/component/work/lzy_SD2/lzy_SD2.v"

set_option -vlog_std v2001

#device options
set_option -technology ProASIC3
set_option -part A3P060
set_option -package VQFP100
set_option -speed_grade -1
set_option -write_verilog 0
set_option -retiming 0
#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
project -result_file "C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/synthesis/lzy_SD2.edn"
impl -active "synthesis"
