// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hls_gamma_correction,hls_ip_2017_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=6.670000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.658125,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=1097,HLS_SYN_LUT=2358}" *)

module hls_gamma_correction (
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        ap_clk,
        ap_rst_n,
        stream_in_TDATA,
        stream_in_TKEEP,
        stream_in_TSTRB,
        stream_in_TUSER,
        stream_in_TLAST,
        stream_in_TID,
        stream_in_TDEST,
        stream_out_TDATA,
        stream_out_TKEEP,
        stream_out_TSTRB,
        stream_out_TUSER,
        stream_out_TLAST,
        stream_out_TID,
        stream_out_TDEST,
        stream_in_TVALID,
        stream_in_TREADY,
        stream_out_TVALID,
        stream_out_TREADY
);

parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
input   ap_clk;
input   ap_rst_n;
input  [23:0] stream_in_TDATA;
input  [2:0] stream_in_TKEEP;
input  [2:0] stream_in_TSTRB;
input  [0:0] stream_in_TUSER;
input  [0:0] stream_in_TLAST;
input  [0:0] stream_in_TID;
input  [0:0] stream_in_TDEST;
output  [23:0] stream_out_TDATA;
output  [2:0] stream_out_TKEEP;
output  [2:0] stream_out_TSTRB;
output  [0:0] stream_out_TUSER;
output  [0:0] stream_out_TLAST;
output  [0:0] stream_out_TID;
output  [0:0] stream_out_TDEST;
input   stream_in_TVALID;
output   stream_in_TREADY;
output   stream_out_TVALID;
input   stream_out_TREADY;

reg    ap_rst_n_inv;
wire   [7:0] gamma;
wire   [15:0] height;
wire   [15:0] width;
wire    Block_Mat_exit570_pr_U0_ap_start;
wire    Block_Mat_exit570_pr_U0_start_full_n;
wire    Block_Mat_exit570_pr_U0_ap_done;
wire    Block_Mat_exit570_pr_U0_ap_continue;
wire    Block_Mat_exit570_pr_U0_ap_idle;
wire    Block_Mat_exit570_pr_U0_ap_ready;
wire    Block_Mat_exit570_pr_U0_start_out;
wire    Block_Mat_exit570_pr_U0_start_write;
wire   [15:0] Block_Mat_exit570_pr_U0_img3_rows_V_out_din;
wire    Block_Mat_exit570_pr_U0_img3_rows_V_out_write;
wire   [15:0] Block_Mat_exit570_pr_U0_img3_cols_V_out_din;
wire    Block_Mat_exit570_pr_U0_img3_cols_V_out_write;
wire   [11:0] Block_Mat_exit570_pr_U0_p_cols_assign_cast_out_out_din;
wire    Block_Mat_exit570_pr_U0_p_cols_assign_cast_out_out_write;
wire   [11:0] Block_Mat_exit570_pr_U0_p_rows_assign_cast_out_out_din;
wire    Block_Mat_exit570_pr_U0_p_rows_assign_cast_out_out_write;
wire   [7:0] Block_Mat_exit570_pr_U0_gamma_out_din;
wire    Block_Mat_exit570_pr_U0_gamma_out_write;
wire   [15:0] Block_Mat_exit570_pr_U0_ap_return_0;
wire   [15:0] Block_Mat_exit570_pr_U0_ap_return_1;
wire    ap_channel_done_img0_cols_V_channel;
wire    img0_cols_V_channel_full_n;
reg    ap_sync_reg_channel_write_img0_cols_V_channel;
wire    ap_sync_channel_write_img0_cols_V_channel;
wire    ap_channel_done_img0_rows_V_channel;
wire    img0_rows_V_channel_full_n;
reg    ap_sync_reg_channel_write_img0_rows_V_channel;
wire    ap_sync_channel_write_img0_rows_V_channel;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_stream_in_TREADY;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire    Loop_loop_height_pro_U0_ap_start;
wire    Loop_loop_height_pro_U0_ap_done;
wire    Loop_loop_height_pro_U0_ap_continue;
wire    Loop_loop_height_pro_U0_ap_idle;
wire    Loop_loop_height_pro_U0_ap_ready;
wire    Loop_loop_height_pro_U0_p_rows_assign_cast_loc_read;
wire    Loop_loop_height_pro_U0_p_cols_assign_cast_loc_read;
wire   [7:0] Loop_loop_height_pro_U0_img3_data_stream_0_V_din;
wire    Loop_loop_height_pro_U0_img3_data_stream_0_V_write;
wire   [7:0] Loop_loop_height_pro_U0_img3_data_stream_1_V_din;
wire    Loop_loop_height_pro_U0_img3_data_stream_1_V_write;
wire   [7:0] Loop_loop_height_pro_U0_img3_data_stream_2_V_din;
wire    Loop_loop_height_pro_U0_img3_data_stream_2_V_write;
wire    Loop_loop_height_pro_U0_gamma_read;
wire    Loop_loop_height_pro_U0_img0_data_stream_0_V_read;
wire    Loop_loop_height_pro_U0_img0_data_stream_1_V_read;
wire    Loop_loop_height_pro_U0_img0_data_stream_2_V_read;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_rows_V_read;
wire    Mat2AXIvideo_U0_img_cols_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_0_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_1_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_2_V_read;
wire   [23:0] Mat2AXIvideo_U0_stream_out_TDATA;
wire    Mat2AXIvideo_U0_stream_out_TVALID;
wire   [2:0] Mat2AXIvideo_U0_stream_out_TKEEP;
wire   [2:0] Mat2AXIvideo_U0_stream_out_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_stream_out_TUSER;
wire   [0:0] Mat2AXIvideo_U0_stream_out_TLAST;
wire   [0:0] Mat2AXIvideo_U0_stream_out_TID;
wire   [0:0] Mat2AXIvideo_U0_stream_out_TDEST;
wire    ap_sync_continue;
wire    img3_rows_V_c_full_n;
wire   [15:0] img3_rows_V_c_dout;
wire    img3_rows_V_c_empty_n;
wire    img3_cols_V_c_full_n;
wire   [15:0] img3_cols_V_c_dout;
wire    img3_cols_V_c_empty_n;
wire    p_cols_assign_cast_lo_full_n;
wire   [11:0] p_cols_assign_cast_lo_dout;
wire    p_cols_assign_cast_lo_empty_n;
wire    p_rows_assign_cast_lo_full_n;
wire   [11:0] p_rows_assign_cast_lo_dout;
wire    p_rows_assign_cast_lo_empty_n;
wire    gamma_c_full_n;
wire   [7:0] gamma_c_dout;
wire    gamma_c_empty_n;
wire   [15:0] img0_rows_V_channel_dout;
wire    img0_rows_V_channel_empty_n;
wire   [15:0] img0_cols_V_channel_dout;
wire    img0_cols_V_channel_empty_n;
wire    img0_data_stream_0_s_full_n;
wire   [7:0] img0_data_stream_0_s_dout;
wire    img0_data_stream_0_s_empty_n;
wire    img0_data_stream_1_s_full_n;
wire   [7:0] img0_data_stream_1_s_dout;
wire    img0_data_stream_1_s_empty_n;
wire    img0_data_stream_2_s_full_n;
wire   [7:0] img0_data_stream_2_s_dout;
wire    img0_data_stream_2_s_empty_n;
wire    img3_data_stream_0_s_full_n;
wire   [7:0] img3_data_stream_0_s_dout;
wire    img3_data_stream_0_s_empty_n;
wire    img3_data_stream_1_s_full_n;
wire   [7:0] img3_data_stream_1_s_dout;
wire    img3_data_stream_1_s_empty_n;
wire    img3_data_stream_2_s_full_n;
wire   [7:0] img3_data_stream_2_s_dout;
wire    img3_data_stream_2_s_empty_n;
wire   [0:0] start_for_Loop_loop_height_pro_U0_din;
wire    start_for_Loop_loop_height_pro_U0_full_n;
wire   [0:0] start_for_Loop_loop_height_pro_U0_dout;
wire    start_for_Loop_loop_height_pro_U0_empty_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire    AXIvideo2Mat_U0_start_full_n;
wire    AXIvideo2Mat_U0_start_write;
wire    Loop_loop_height_pro_U0_start_full_n;
wire    Loop_loop_height_pro_U0_start_write;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_img0_cols_V_channel = 1'b0;
#0 ap_sync_reg_channel_write_img0_rows_V_channel = 1'b0;
end

hls_gamma_correction_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
hls_gamma_correction_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .gamma(gamma),
    .height(height),
    .width(width)
);

Block_Mat_exit570_pr Block_Mat_exit570_pr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_Mat_exit570_pr_U0_ap_start),
    .start_full_n(Block_Mat_exit570_pr_U0_start_full_n),
    .ap_done(Block_Mat_exit570_pr_U0_ap_done),
    .ap_continue(Block_Mat_exit570_pr_U0_ap_continue),
    .ap_idle(Block_Mat_exit570_pr_U0_ap_idle),
    .ap_ready(Block_Mat_exit570_pr_U0_ap_ready),
    .start_out(Block_Mat_exit570_pr_U0_start_out),
    .start_write(Block_Mat_exit570_pr_U0_start_write),
    .height(height),
    .width(width),
    .gamma(gamma),
    .img3_rows_V_out_din(Block_Mat_exit570_pr_U0_img3_rows_V_out_din),
    .img3_rows_V_out_full_n(img3_rows_V_c_full_n),
    .img3_rows_V_out_write(Block_Mat_exit570_pr_U0_img3_rows_V_out_write),
    .img3_cols_V_out_din(Block_Mat_exit570_pr_U0_img3_cols_V_out_din),
    .img3_cols_V_out_full_n(img3_cols_V_c_full_n),
    .img3_cols_V_out_write(Block_Mat_exit570_pr_U0_img3_cols_V_out_write),
    .p_cols_assign_cast_out_out_din(Block_Mat_exit570_pr_U0_p_cols_assign_cast_out_out_din),
    .p_cols_assign_cast_out_out_full_n(p_cols_assign_cast_lo_full_n),
    .p_cols_assign_cast_out_out_write(Block_Mat_exit570_pr_U0_p_cols_assign_cast_out_out_write),
    .p_rows_assign_cast_out_out_din(Block_Mat_exit570_pr_U0_p_rows_assign_cast_out_out_din),
    .p_rows_assign_cast_out_out_full_n(p_rows_assign_cast_lo_full_n),
    .p_rows_assign_cast_out_out_write(Block_Mat_exit570_pr_U0_p_rows_assign_cast_out_out_write),
    .gamma_out_din(Block_Mat_exit570_pr_U0_gamma_out_din),
    .gamma_out_full_n(gamma_c_full_n),
    .gamma_out_write(Block_Mat_exit570_pr_U0_gamma_out_write),
    .ap_return_0(Block_Mat_exit570_pr_U0_ap_return_0),
    .ap_return_1(Block_Mat_exit570_pr_U0_ap_return_1)
);

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .stream_in_TDATA(stream_in_TDATA),
    .stream_in_TVALID(stream_in_TVALID),
    .stream_in_TREADY(AXIvideo2Mat_U0_stream_in_TREADY),
    .stream_in_TKEEP(stream_in_TKEEP),
    .stream_in_TSTRB(stream_in_TSTRB),
    .stream_in_TUSER(stream_in_TUSER),
    .stream_in_TLAST(stream_in_TLAST),
    .stream_in_TID(stream_in_TID),
    .stream_in_TDEST(stream_in_TDEST),
    .img_rows_V_read(img0_rows_V_channel_dout),
    .img_cols_V_read(img0_cols_V_channel_dout),
    .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(img0_data_stream_0_s_full_n),
    .img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(img0_data_stream_1_s_full_n),
    .img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(img0_data_stream_2_s_full_n),
    .img_data_stream_2_V_write(AXIvideo2Mat_U0_img_data_stream_2_V_write)
);

Loop_loop_height_pro Loop_loop_height_pro_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_loop_height_pro_U0_ap_start),
    .ap_done(Loop_loop_height_pro_U0_ap_done),
    .ap_continue(Loop_loop_height_pro_U0_ap_continue),
    .ap_idle(Loop_loop_height_pro_U0_ap_idle),
    .ap_ready(Loop_loop_height_pro_U0_ap_ready),
    .p_rows_assign_cast_loc_dout(p_rows_assign_cast_lo_dout),
    .p_rows_assign_cast_loc_empty_n(p_rows_assign_cast_lo_empty_n),
    .p_rows_assign_cast_loc_read(Loop_loop_height_pro_U0_p_rows_assign_cast_loc_read),
    .p_cols_assign_cast_loc_dout(p_cols_assign_cast_lo_dout),
    .p_cols_assign_cast_loc_empty_n(p_cols_assign_cast_lo_empty_n),
    .p_cols_assign_cast_loc_read(Loop_loop_height_pro_U0_p_cols_assign_cast_loc_read),
    .img3_data_stream_0_V_din(Loop_loop_height_pro_U0_img3_data_stream_0_V_din),
    .img3_data_stream_0_V_full_n(img3_data_stream_0_s_full_n),
    .img3_data_stream_0_V_write(Loop_loop_height_pro_U0_img3_data_stream_0_V_write),
    .img3_data_stream_1_V_din(Loop_loop_height_pro_U0_img3_data_stream_1_V_din),
    .img3_data_stream_1_V_full_n(img3_data_stream_1_s_full_n),
    .img3_data_stream_1_V_write(Loop_loop_height_pro_U0_img3_data_stream_1_V_write),
    .img3_data_stream_2_V_din(Loop_loop_height_pro_U0_img3_data_stream_2_V_din),
    .img3_data_stream_2_V_full_n(img3_data_stream_2_s_full_n),
    .img3_data_stream_2_V_write(Loop_loop_height_pro_U0_img3_data_stream_2_V_write),
    .gamma_dout(gamma_c_dout),
    .gamma_empty_n(gamma_c_empty_n),
    .gamma_read(Loop_loop_height_pro_U0_gamma_read),
    .img0_data_stream_0_V_dout(img0_data_stream_0_s_dout),
    .img0_data_stream_0_V_empty_n(img0_data_stream_0_s_empty_n),
    .img0_data_stream_0_V_read(Loop_loop_height_pro_U0_img0_data_stream_0_V_read),
    .img0_data_stream_1_V_dout(img0_data_stream_1_s_dout),
    .img0_data_stream_1_V_empty_n(img0_data_stream_1_s_empty_n),
    .img0_data_stream_1_V_read(Loop_loop_height_pro_U0_img0_data_stream_1_V_read),
    .img0_data_stream_2_V_dout(img0_data_stream_2_s_dout),
    .img0_data_stream_2_V_empty_n(img0_data_stream_2_s_empty_n),
    .img0_data_stream_2_V_read(Loop_loop_height_pro_U0_img0_data_stream_2_V_read)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_rows_V_dout(img3_rows_V_c_dout),
    .img_rows_V_empty_n(img3_rows_V_c_empty_n),
    .img_rows_V_read(Mat2AXIvideo_U0_img_rows_V_read),
    .img_cols_V_dout(img3_cols_V_c_dout),
    .img_cols_V_empty_n(img3_cols_V_c_empty_n),
    .img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
    .img_data_stream_0_V_dout(img3_data_stream_0_s_dout),
    .img_data_stream_0_V_empty_n(img3_data_stream_0_s_empty_n),
    .img_data_stream_0_V_read(Mat2AXIvideo_U0_img_data_stream_0_V_read),
    .img_data_stream_1_V_dout(img3_data_stream_1_s_dout),
    .img_data_stream_1_V_empty_n(img3_data_stream_1_s_empty_n),
    .img_data_stream_1_V_read(Mat2AXIvideo_U0_img_data_stream_1_V_read),
    .img_data_stream_2_V_dout(img3_data_stream_2_s_dout),
    .img_data_stream_2_V_empty_n(img3_data_stream_2_s_empty_n),
    .img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
    .stream_out_TDATA(Mat2AXIvideo_U0_stream_out_TDATA),
    .stream_out_TVALID(Mat2AXIvideo_U0_stream_out_TVALID),
    .stream_out_TREADY(stream_out_TREADY),
    .stream_out_TKEEP(Mat2AXIvideo_U0_stream_out_TKEEP),
    .stream_out_TSTRB(Mat2AXIvideo_U0_stream_out_TSTRB),
    .stream_out_TUSER(Mat2AXIvideo_U0_stream_out_TUSER),
    .stream_out_TLAST(Mat2AXIvideo_U0_stream_out_TLAST),
    .stream_out_TID(Mat2AXIvideo_U0_stream_out_TID),
    .stream_out_TDEST(Mat2AXIvideo_U0_stream_out_TDEST)
);

fifo_w16_d3_A img3_rows_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_img3_rows_V_out_din),
    .if_full_n(img3_rows_V_c_full_n),
    .if_write(Block_Mat_exit570_pr_U0_img3_rows_V_out_write),
    .if_dout(img3_rows_V_c_dout),
    .if_empty_n(img3_rows_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_rows_V_read)
);

fifo_w16_d3_A img3_cols_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_img3_cols_V_out_din),
    .if_full_n(img3_cols_V_c_full_n),
    .if_write(Block_Mat_exit570_pr_U0_img3_cols_V_out_write),
    .if_dout(img3_cols_V_c_dout),
    .if_empty_n(img3_cols_V_c_empty_n),
    .if_read(Mat2AXIvideo_U0_img_cols_V_read)
);

fifo_w12_d2_A p_cols_assign_cast_lo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_p_cols_assign_cast_out_out_din),
    .if_full_n(p_cols_assign_cast_lo_full_n),
    .if_write(Block_Mat_exit570_pr_U0_p_cols_assign_cast_out_out_write),
    .if_dout(p_cols_assign_cast_lo_dout),
    .if_empty_n(p_cols_assign_cast_lo_empty_n),
    .if_read(Loop_loop_height_pro_U0_p_cols_assign_cast_loc_read)
);

fifo_w12_d2_A p_rows_assign_cast_lo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_p_rows_assign_cast_out_out_din),
    .if_full_n(p_rows_assign_cast_lo_full_n),
    .if_write(Block_Mat_exit570_pr_U0_p_rows_assign_cast_out_out_write),
    .if_dout(p_rows_assign_cast_lo_dout),
    .if_empty_n(p_rows_assign_cast_lo_empty_n),
    .if_read(Loop_loop_height_pro_U0_p_rows_assign_cast_loc_read)
);

fifo_w8_d2_A gamma_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_gamma_out_din),
    .if_full_n(gamma_c_full_n),
    .if_write(Block_Mat_exit570_pr_U0_gamma_out_write),
    .if_dout(gamma_c_dout),
    .if_empty_n(gamma_c_empty_n),
    .if_read(Loop_loop_height_pro_U0_gamma_read)
);

fifo_w16_d2_A img0_rows_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_ap_return_0),
    .if_full_n(img0_rows_V_channel_full_n),
    .if_write(ap_channel_done_img0_rows_V_channel),
    .if_dout(img0_rows_V_channel_dout),
    .if_empty_n(img0_rows_V_channel_empty_n),
    .if_read(AXIvideo2Mat_U0_ap_ready)
);

fifo_w16_d2_A img0_cols_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_Mat_exit570_pr_U0_ap_return_1),
    .if_full_n(img0_cols_V_channel_full_n),
    .if_write(ap_channel_done_img0_cols_V_channel),
    .if_dout(img0_cols_V_channel_dout),
    .if_empty_n(img0_cols_V_channel_empty_n),
    .if_read(AXIvideo2Mat_U0_ap_ready)
);

fifo_w8_d1_A img0_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(img0_data_stream_0_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(img0_data_stream_0_s_dout),
    .if_empty_n(img0_data_stream_0_s_empty_n),
    .if_read(Loop_loop_height_pro_U0_img0_data_stream_0_V_read)
);

fifo_w8_d1_A img0_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(img0_data_stream_1_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(img0_data_stream_1_s_dout),
    .if_empty_n(img0_data_stream_1_s_empty_n),
    .if_read(Loop_loop_height_pro_U0_img0_data_stream_1_V_read)
);

fifo_w8_d1_A img0_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(img0_data_stream_2_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(img0_data_stream_2_s_dout),
    .if_empty_n(img0_data_stream_2_s_empty_n),
    .if_read(Loop_loop_height_pro_U0_img0_data_stream_2_V_read)
);

fifo_w8_d1_A img3_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_pro_U0_img3_data_stream_0_V_din),
    .if_full_n(img3_data_stream_0_s_full_n),
    .if_write(Loop_loop_height_pro_U0_img3_data_stream_0_V_write),
    .if_dout(img3_data_stream_0_s_dout),
    .if_empty_n(img3_data_stream_0_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_0_V_read)
);

fifo_w8_d1_A img3_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_pro_U0_img3_data_stream_1_V_din),
    .if_full_n(img3_data_stream_1_s_full_n),
    .if_write(Loop_loop_height_pro_U0_img3_data_stream_1_V_write),
    .if_dout(img3_data_stream_1_s_dout),
    .if_empty_n(img3_data_stream_1_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_1_V_read)
);

fifo_w8_d1_A img3_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_loop_height_pro_U0_img3_data_stream_2_V_din),
    .if_full_n(img3_data_stream_2_s_full_n),
    .if_write(Loop_loop_height_pro_U0_img3_data_stream_2_V_write),
    .if_dout(img3_data_stream_2_s_dout),
    .if_empty_n(img3_data_stream_2_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_2_V_read)
);

start_for_Loop_lojbC start_for_Loop_lojbC_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_loop_height_pro_U0_din),
    .if_full_n(start_for_Loop_loop_height_pro_U0_full_n),
    .if_write(Block_Mat_exit570_pr_U0_start_write),
    .if_dout(start_for_Loop_loop_height_pro_U0_dout),
    .if_empty_n(start_for_Loop_loop_height_pro_U0_empty_n),
    .if_read(Loop_loop_height_pro_U0_ap_ready)
);

start_for_Mat2AXIkbM start_for_Mat2AXIkbM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Block_Mat_exit570_pr_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_img0_cols_V_channel <= 1'b0;
    end else begin
        if (((Block_Mat_exit570_pr_U0_ap_done & Block_Mat_exit570_pr_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_img0_cols_V_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_img0_cols_V_channel <= ap_sync_channel_write_img0_cols_V_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_img0_rows_V_channel <= 1'b0;
    end else begin
        if (((Block_Mat_exit570_pr_U0_ap_done & Block_Mat_exit570_pr_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_img0_rows_V_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_img0_rows_V_channel <= ap_sync_channel_write_img0_rows_V_channel;
        end
    end
end

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = (img0_rows_V_channel_empty_n & img0_cols_V_channel_empty_n);

assign AXIvideo2Mat_U0_start_full_n = 1'b1;

assign AXIvideo2Mat_U0_start_write = 1'b0;

assign Block_Mat_exit570_pr_U0_ap_continue = (ap_sync_channel_write_img0_rows_V_channel & ap_sync_channel_write_img0_cols_V_channel);

assign Block_Mat_exit570_pr_U0_ap_start = 1'b1;

assign Block_Mat_exit570_pr_U0_start_full_n = (start_for_Mat2AXIvideo_U0_full_n & start_for_Loop_loop_height_pro_U0_full_n);

assign Loop_loop_height_pro_U0_ap_continue = 1'b1;

assign Loop_loop_height_pro_U0_ap_start = start_for_Loop_loop_height_pro_U0_empty_n;

assign Loop_loop_height_pro_U0_start_full_n = 1'b1;

assign Loop_loop_height_pro_U0_start_write = 1'b0;

assign Mat2AXIvideo_U0_ap_continue = 1'b1;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign ap_channel_done_img0_cols_V_channel = ((ap_sync_reg_channel_write_img0_cols_V_channel ^ 1'b1) & Block_Mat_exit570_pr_U0_ap_done);

assign ap_channel_done_img0_rows_V_channel = ((ap_sync_reg_channel_write_img0_rows_V_channel ^ 1'b1) & Block_Mat_exit570_pr_U0_ap_done);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_channel_write_img0_cols_V_channel = ((img0_cols_V_channel_full_n & ap_channel_done_img0_cols_V_channel) | ap_sync_reg_channel_write_img0_cols_V_channel);

assign ap_sync_channel_write_img0_rows_V_channel = ((img0_rows_V_channel_full_n & ap_channel_done_img0_rows_V_channel) | ap_sync_reg_channel_write_img0_rows_V_channel);

assign ap_sync_continue = 1'b0;

assign start_for_Loop_loop_height_pro_U0_din = 1'b1;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

assign stream_in_TREADY = AXIvideo2Mat_U0_stream_in_TREADY;

assign stream_out_TDATA = Mat2AXIvideo_U0_stream_out_TDATA;

assign stream_out_TDEST = Mat2AXIvideo_U0_stream_out_TDEST;

assign stream_out_TID = Mat2AXIvideo_U0_stream_out_TID;

assign stream_out_TKEEP = Mat2AXIvideo_U0_stream_out_TKEEP;

assign stream_out_TLAST = Mat2AXIvideo_U0_stream_out_TLAST;

assign stream_out_TSTRB = Mat2AXIvideo_U0_stream_out_TSTRB;

assign stream_out_TUSER = Mat2AXIvideo_U0_stream_out_TUSER;

assign stream_out_TVALID = Mat2AXIvideo_U0_stream_out_TVALID;

endmodule //hls_gamma_correction
