{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714924448526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714924448527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  5 12:54:08 2024 " "Processing started: Sun May  5 12:54:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714924448527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924448527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off programador -c programador " "Command: quartus_map --read_settings_files=on --write_settings_files=off programador -c programador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924448527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714924449070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714924449070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/programador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714924463956 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/programador.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714924463956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924463956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714924463959 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714924463959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924463959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador " "Elaborating entity \"controlador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714924464006 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.done controlador.vhd(50) " "Can't infer register for \"state.done\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.done controlador.vhd(202) " "Inferred latch for \"state.done\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.stop_2 controlador.vhd(50) " "Can't infer register for \"state.stop_2\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.stop_2 controlador.vhd(202) " "Inferred latch for \"state.stop_2\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dw_00_2 controlador.vhd(50) " "Can't infer register for \"state.dw_00_2\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dw_00_2 controlador.vhd(202) " "Inferred latch for \"state.dw_00_2\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_00_2 controlador.vhd(50) " "Can't infer register for \"state.dp_00_2\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464011 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_00_2 controlador.vhd(202) " "Inferred latch for \"state.dp_00_2\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dw_81 controlador.vhd(50) " "Can't infer register for \"state.dw_81\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dw_81 controlador.vhd(202) " "Inferred latch for \"state.dw_81\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_81 controlador.vhd(50) " "Can't infer register for \"state.dp_81\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_81 controlador.vhd(202) " "Inferred latch for \"state.dp_81\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dw_1E controlador.vhd(50) " "Can't infer register for \"state.dw_1E\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dw_1E controlador.vhd(202) " "Inferred latch for \"state.dw_1E\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_1E controlador.vhd(50) " "Can't infer register for \"state.dp_1E\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_1E controlador.vhd(202) " "Inferred latch for \"state.dp_1E\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_BA_2 controlador.vhd(50) " "Can't infer register for \"state.dp_BA_2\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_BA_2 controlador.vhd(202) " "Inferred latch for \"state.dp_BA_2\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.stop_1 controlador.vhd(50) " "Can't infer register for \"state.stop_1\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.stop_1 controlador.vhd(202) " "Inferred latch for \"state.stop_1\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dw_02 controlador.vhd(50) " "Can't infer register for \"state.dw_02\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dw_02 controlador.vhd(202) " "Inferred latch for \"state.dw_02\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464012 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_02 controlador.vhd(50) " "Can't infer register for \"state.dp_02\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_02 controlador.vhd(202) " "Inferred latch for \"state.dp_02\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dw_00 controlador.vhd(50) " "Can't infer register for \"state.dw_00\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dw_00 controlador.vhd(202) " "Inferred latch for \"state.dw_00\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_00 controlador.vhd(50) " "Can't infer register for \"state.dp_00\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_00 controlador.vhd(202) " "Inferred latch for \"state.dp_00\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dw_07 controlador.vhd(50) " "Can't infer register for \"state.dw_07\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dw_07 controlador.vhd(202) " "Inferred latch for \"state.dw_07\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_07 controlador.vhd(50) " "Can't infer register for \"state.dp_07\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_07 controlador.vhd(202) " "Inferred latch for \"state.dp_07\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.dp_BA controlador.vhd(50) " "Can't infer register for \"state.dp_BA\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.dp_BA controlador.vhd(202) " "Inferred latch for \"state.dp_BA\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "state.idle controlador.vhd(50) " "Can't infer register for \"state.idle\" at controlador.vhd(50) because it does not hold its value outside the clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 50 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.idle controlador.vhd(202) " "Inferred latch for \"state.idle\" at controlador.vhd(202)" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 202 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464013 "|controlador"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "controlador.vhd(52) " "HDL error at controlador.vhd(52): couldn't implement registers for assignments on this clock edge" {  } { { "controlador.vhd" "" { Text "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/controlador.vhd" 52 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1714924464014 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714924464018 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714924464172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  5 12:54:24 2024 " "Processing ended: Sun May  5 12:54:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714924464172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714924464172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714924464172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714924464172 ""}
