
---------- Begin Simulation Statistics ----------
final_tick                               339890572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712712                       # Number of bytes of host memory used
host_op_rate                                   398596                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   462.07                       # Real time elapsed on the host
host_tick_rate                              735581632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184179363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.339891                       # Number of seconds simulated
sim_ticks                                339890572000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.958224                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561378                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565792                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562300                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             148                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              132                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570339                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2668                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184179363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.797811                       # CPI: cycles per instruction
system.cpu.discardedOps                          3940                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086303                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169231                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       461183454                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147106                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        679781144                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640740     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082333      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84341627     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184179363                       # Class of committed instruction
system.cpu.tickCycles                       218597690                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2599236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5231536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1252                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2645151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5290862                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            342                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                554                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2599009                       # Transaction distribution
system.membus.trans_dist::CleanEvict              219                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631754                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           554                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7863844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7863844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669608576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669608576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632308                       # Request fanout histogram
system.membus.respLayer1.occupancy        24390203000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         26024165500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5237792                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          123                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6806                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2637696                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2637696                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           427                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7588                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7935596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7936573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        70400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    676360576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              676430976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2599570                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332673152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5245281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000304                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5243687     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1594      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5245281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7923243000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6613213992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1067999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13351                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13394                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data               13351                       # number of overall hits
system.l2.overall_hits::total                   13394                       # number of overall hits
system.l2.demand_misses::.cpu.inst                384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631933                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632317                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               384                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631933                       # number of overall misses
system.l2.overall_misses::total               2632317                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33877500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 240922459500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     240956337000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33877500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 240922459500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    240956337000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2645284                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2645711                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2645284                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2645711                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.994953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.994937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.994953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.994937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 88222.656250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91538.219058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91537.735387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 88222.656250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91538.219058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91537.735387                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2599009                       # number of writebacks
system.l2.writebacks::total                   2599009                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632308                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632308                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29962000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 214602509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 214632471500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29962000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 214602509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 214632471500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.896956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.994950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.994934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.896956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.994950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.994934                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78229.765013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81538.231333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81537.749952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78229.765013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81538.231333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81537.749952                       # average overall mshr miss latency
system.l2.replacements                        2599570                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2638783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2638783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2638783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2638783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          115                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5942                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631754                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 240904969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  240904969500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2637696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2637696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997747                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91537.799316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91537.799316                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 214587429500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 214587429500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81537.799316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81537.799316                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33877500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33877500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 88222.656250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88222.656250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29962000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29962000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.896956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.896956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78229.765013                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78229.765013                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17490000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7588                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.023590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023590                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97709.497207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97709.497207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15080000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.022536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.022536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88187.134503                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88187.134503                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32318.468276                       # Cycle average of tags in use
system.l2.tags.total_refs                     5289601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632338                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.009469                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.349230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.103240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32312.015806                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986281                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24965                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44949218                       # Number of tag accesses
system.l2.tags.data_accesses                 44949218                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          49024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336886400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336935424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332673152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332673152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2599009                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2599009                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            144235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         991161355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             991305590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       144235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           144235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      978765460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            978765460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      978765460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           144235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        991161355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1970071050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5198018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000426129500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       324856                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       324856                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10249479                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4886195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632308                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2599009                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198018                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            324912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            324980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            325098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            325021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102348334500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26323080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            201059884500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19440.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38190.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4858370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4827248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198018                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 269029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 324870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 324863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 324862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 324933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 324942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 324866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 324860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 324860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 324859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 324856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  55843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       776995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    861.790668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   753.928320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.817431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3244      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        79002     10.17%     10.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20566      2.65%     13.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17430      2.24%     15.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13399      1.72%     17.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14178      1.82%     19.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46814      6.03%     25.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40804      5.25%     30.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       541558     69.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       776995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       324856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.205993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.888525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       324854    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        324856                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       324856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.052186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324736     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               89      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        324856                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336935424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332671936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336935424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332673152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       991.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       978.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    991.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    978.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  339890548000                       # Total gap between requests
system.mem_ctrls.avgGap                      64972.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336886400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332671936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 144234.656794187264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 991161355.308201909065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 978761882.221316814423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5198018                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26526500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 201033358000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8213810662500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34629.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38191.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1580181.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2772319200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1473522600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789566880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13563773280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26830265280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82048760580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61424286720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206902494540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        608.732667                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 156842112000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11349520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 171698940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2775439380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1475173425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799791360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13569781500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26830265280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      82024567500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61444659840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206919678285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.783224                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 156887103000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11349520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 171653949000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31784534                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31784534                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31784534                       # number of overall hits
system.cpu.icache.overall_hits::total        31784534                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          427                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            427                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          427                       # number of overall misses
system.cpu.icache.overall_misses::total           427                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35441500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35441500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35441500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35441500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31784961                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31784961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31784961                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31784961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83001.170960                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83001.170960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83001.170960                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83001.170960                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.icache.writebacks::total               123                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35014500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35014500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82001.170960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82001.170960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82001.170960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82001.170960                       # average overall mshr miss latency
system.cpu.icache.replacements                    123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31784534                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31784534                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          427                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           427                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35441500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35441500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31784961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31784961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83001.170960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83001.170960                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82001.170960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82001.170960                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.198204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31784961                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74437.847775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.198204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.496481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.496481                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31785388                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31785388                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81108864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81108864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81108896                       # number of overall hits
system.cpu.dcache.overall_hits::total        81108896                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5275793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5275793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5275806                       # number of overall misses
system.cpu.dcache.overall_misses::total       5275806                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 498999198500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 498999198500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 498999198500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 498999198500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86384657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86384657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86384702                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86384702                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061073                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94582.785659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94582.785659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94582.552600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94582.552600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2638783                       # number of writebacks
system.cpu.dcache.writebacks::total           2638783                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630518                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630518                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630518                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2645275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2645275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2645283                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2645283                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 245050542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 245050542000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 245051261000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 245051261000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030622                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030622                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030622                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030622                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92637.076296                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92637.076296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92637.067943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92637.067943                       # average overall mshr miss latency
system.cpu.dcache.replacements                2645028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2035775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2035775                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    124577000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    124577000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043377                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003720                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16387.398053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16387.398053                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7579                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    115724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115724500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15269.098826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15269.098826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79073089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79073089                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5268191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5268191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 498874621500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 498874621500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84341280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84341280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94695.621609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94695.621609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630495                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630495                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2637696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2637696                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 244934817500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 244934817500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92859.380876                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92859.380876                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           45                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           45                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.288889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.288889                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       719000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       719000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.177778                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.177778                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        89875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        89875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.953387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83754279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2645284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.661734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.953387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89030086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89030086                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 339890572000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
