Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
Compiling verilog include file "opcodesLOL.v"
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD = "00000000"
	ADDCU = "00000100"
	ADDCUI = "00000101"
	ADDI = "00000010"
	ADDU = "00000001"
	ADDUI = "00000011"
	ALSH = "00010011"
	AND = "00001011"
	ARSH = "00010100"
	CMP = "00001000"
	CMPI = "00001001"
	LSH = "00001111"
	LSHI = "00010000"
	NOP = "00010101"
	NOT = "00001110"
	OR = "00001100"
	RSH = "00010001"
	RSHI = "00010010"
	SUB = "00000110"
	SUBI = "00000111"
	TEST = "00001010"
	XOR = "00001101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
	ADD = 8'b00000000
	ADDCU = 8'b00000100
	ADDCUI = 8'b00000101
	ADDI = 8'b00000010
	ADDU = 8'b00000001
	ADDUI = 8'b00000011
	ALSH = 8'b00010011
	AND = 8'b00001011
	ARSH = 8'b00010100
	CMP = 8'b00001000
	CMPI = 8'b00001001
	LSH = 8'b00001111
	LSHI = 8'b00010000
	NOP = 8'b00010101
	NOT = 8'b00001110
	OR = 8'b00001100
	RSH = 8'b00010001
	RSHI = 8'b00010010
	SUB = 8'b00000110
	SUBI = 8'b00000111
	TEST = 8'b00001010
	XOR = 8'b00001101
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 16-bit adder carry out for signal <AUX_3$addsub0000> created at line 85.
    Found 16-bit xor2 for signal <C$xor0000> created at line 205.
    Found 1-bit adder for signal <Flag$addsub0000> created at line 130.
    Found 16-bit comparator less for signal <Low$cmp_lt0000> created at line 51.
    Found 16-bit comparator less for signal <Low$cmp_lt0001> created at line 63.
    Found 16-bit comparator less for signal <Low$cmp_lt0002> created at line 217.
    Found 17-bit comparator less for signal <Negative$cmp_lt0000> created at line 52.
    Found 17-bit comparator less for signal <Negative$cmp_lt0001> created at line 134.
    Found 17-bit comparator less for signal <Negative$cmp_lt0002> created at line 218.
    Found 17-bit subtractor for signal <Negative$sub0000> created at line 134.
    Found 16-bit shifter arithmetic right for signal <old_C_10$shift0000>.
    Found 16-bit shifter logical left for signal <old_C_8$shift0000>.
    Found 16-bit shifter logical right for signal <old_C_9$shift0000>.
    Found 16-bit comparator equal for signal <Zero$cmp_eq0004> created at line 157.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Comparators                                          : 7
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 3
 17-bit comparator less                                : 3
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 1
 16-bit adder                                          : 1
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Comparators                                          : 7
 16-bit comparator equal                               : 1
 16-bit comparator less                                : 3
 17-bit comparator less                                : 3
# Logic shifters                                       : 3
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: _old_C_10<15>.

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 62

Cell Usage :
# BELS                             : 751
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 16
#      LUT2                        : 115
#      LUT3                        : 75
#      LUT4                        : 321
#      MUXCY                       : 118
#      MUXF5                       : 37
#      VCC                         : 1
#      XORCY                       : 66
# IO Buffers                       : 62
#      IBUF                        : 41
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      295  out of   4656     6%  
 Number of 4 input LUTs:                528  out of   9312     5%  
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    232    26%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 15.080ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12670 / 21
-------------------------------------------------------------------------
Delay:               15.080ns (Levels of Logic = 11)
  Source:            B<0> (PAD)
  Destination:       Zero (PAD)

  Data Path: B<0> to Zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.106   1.233  B_0_IBUF (B_0_IBUF)
     LUT3:I0->O            5   0.612   0.607  Sh44_SW0 (N166)
     LUT3:I1->O            5   0.612   0.541  Sh44 (Sh44)
     LUT4:I3->O            3   0.612   0.520  Sh48160 (N21)
     LUT4:I1->O            2   0.612   0.449  Sh521 (Sh52)
     LUT4:I1->O            1   0.612   0.360  Zero989 (Zero989)
     LUT4:I3->O            1   0.612   0.360  Zero1015_SW0 (N281)
     LUT4:I3->O            1   0.612   0.509  Zero1015 (Zero1015)
     LUT4:I0->O            1   0.612   0.360  Zero1268 (Zero1268)
     LUT4:I3->O            1   0.612   0.357  Zero1291 (Zero_OBUF)
     OBUF:I->O                 3.169          Zero_OBUF (Zero)
    ----------------------------------------
    Total                     15.080ns (9.783ns logic, 5.297ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.44 secs
 
--> 

Total memory usage is 150964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

