
---------- Begin Simulation Statistics ----------
final_tick                               170818043000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659372                       # Number of bytes of host memory used
host_op_rate                                   141938                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   705.91                       # Real time elapsed on the host
host_tick_rate                              241981163                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170818                       # Number of seconds simulated
sim_ticks                                170818043000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.708180                       # CPI: cycles per instruction
system.cpu.discardedOps                        189646                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37650449                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585418                       # IPC: instructions per cycle
system.cpu.numCycles                        170818043                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133167594                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3650                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975661                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3665                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485877                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735521                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103878                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101880                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905033                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51033277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51033277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51033699                       # number of overall hits
system.cpu.dcache.overall_hits::total        51033699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1038495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1038495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1046490                       # number of overall misses
system.cpu.dcache.overall_misses::total       1046490                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  51786611000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51786611000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  51786611000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51786611000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071772                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071772                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52080189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52080189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020094                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49866.981545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49866.981545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49486.006555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49486.006555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90422                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.981410                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       878122                       # number of writebacks
system.cpu.dcache.writebacks::total            878122                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58885                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58885                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58885                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987601                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48002441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48002441000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  48808755999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  48808755999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49001.583283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49001.583283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49421.533594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49421.533594                       # average overall mshr miss latency
system.cpu.dcache.replacements                 987089                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40523968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40523968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24394806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24394806000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41122690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41122690                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40744.796416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40744.796416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3228                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23057956000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23057956000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38720.719268                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38720.719268                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10509309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10509309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       439773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       439773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27391805000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27391805000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040165                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62286.236308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62286.236308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        55657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        55657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       384116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       384116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24944485000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24944485000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035082                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64939.979069                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64939.979069                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    806314999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    806314999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949388                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949388                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100902.890627                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100902.890627                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.457771                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021376                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987601                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.674487                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.457771                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991128                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53067866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53067866                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686361                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475488                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025081                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278654                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278654                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278654                       # number of overall hits
system.cpu.icache.overall_hits::total        10278654                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71579000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71579000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71579000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71579000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279392                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279392                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96990.514905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96990.514905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96990.514905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96990.514905                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70103000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70103000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94990.514905                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94990.514905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94990.514905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94990.514905                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278654                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278654                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71579000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71579000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96990.514905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96990.514905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94990.514905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94990.514905                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           410.742402                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279392                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.715447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   410.742402                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.401116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.401116                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280130                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280130                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 170818043000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               700778                       # number of demand (read+write) hits
system.l2.demand_hits::total                   700848                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              700778                       # number of overall hits
system.l2.overall_hits::total                  700848                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286823                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287491                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            286823                       # number of overall misses
system.l2.overall_misses::total                287491                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30584247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30650624000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66377000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30584247000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30650624000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.290424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290883                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.290424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290883                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99366.766467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106631.082584                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106614.203575                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99366.766467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106631.082584                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106614.203575                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199885                       # number of writebacks
system.l2.writebacks::total                    199885                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287485                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287485                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53017000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24847447000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24900464000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53017000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24847447000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24900464000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.290418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290877                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.290418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290877                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79366.766467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86631.709418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86614.828600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79366.766467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86631.709418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86614.828600                       # average overall mshr miss latency
system.l2.replacements                         282140                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       878122                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           878122                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       878122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       878122                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            207378                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                207378                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19225089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19225089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.460359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108670.964496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108670.964496                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15686869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15686869000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.460359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88670.964496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88670.964496                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66377000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66377000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99366.766467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99366.766467                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53017000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53017000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79366.766467                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79366.766467                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        493400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            493400                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11359158000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11359158000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.182181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.182181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103347.750928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103347.750928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9160578000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9160578000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.182171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.182171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83349.207505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83349.207505                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8087.487347                       # Cycle average of tags in use
system.l2.tags.total_refs                     1974057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.799309                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      68.191234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.251460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8003.044653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.976934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987242                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4239038                       # Number of tag accesses
system.l2.tags.data_accesses                  4239038                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005735006500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11711                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11711                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              804244                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199885                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287485                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199885                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    934                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199885                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  232360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.467765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.062591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.449148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11650     99.48%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           27      0.23%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           31      0.26%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11711                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.064213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.030683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.072429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5713     48.78%     48.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              188      1.61%     50.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5167     44.12%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              633      5.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11711                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   59776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18399040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12792640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    107.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  170803567000                       # Total gap between requests
system.mem_ctrls.avgGap                     350459.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18296512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12789696                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 250278.010736840020                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 107111120.574071913958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74873214.652154743671                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286817                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199885                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18724000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10092145000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4039194970500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28029.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35186.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20207594.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18356288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18399040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12792640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12792640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286817                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287485                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199885                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       250278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    107461060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        107711338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       250278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       250278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74890449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74890449                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74890449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       250278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    107461060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       182601788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286551                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199839                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18975                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11801                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11723                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        12007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12587                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4738037750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432755000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10110869000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16534.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35284.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145541                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101921                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238928                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.285944                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.132943                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.887555                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       184238     77.11%     77.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29341     12.28%     89.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6002      2.51%     91.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1635      0.68%     92.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9272      3.88%     96.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          969      0.41%     96.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          599      0.25%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          533      0.22%     97.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6339      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238928                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18339264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12789696                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              107.361399                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.873215                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       837136440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       444948570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015079520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514937340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13483972320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  42409996710                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29880447360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   88586518260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.601646                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77242891500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5703880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  87871271500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       868809480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       461783190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1030894620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     528222240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13483972320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41951632920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30266437920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   88591752690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.632289                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78251493000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5703880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  86862670000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199885                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78880                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176911                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853735                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853735                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31191680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31191680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287485                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287485    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287485                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1365790000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1565010250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1078007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384289                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603312                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2962291                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2964000                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119406272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119468416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282140                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12792640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1270479                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003927                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.062730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1265505     99.61%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4959      0.39%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1270479                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 170818043000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3732371000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2214000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2962808994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
