/* qwen36_tier.h -- optional VRAM expert tier (CUDA or Vulkan) for the qwen36 engine.
 *
 * Applies colibri's placement concept ("route -> place -> overlap -> learn")
 * one level up from the GLM disk tier: experts live in RAM, the *hot* ones
 * are promoted into DEVICE_LOCAL VRAM across one or more GPUs and computed
 * there via the existing CUDA or Vulkan backend (backend_cuda.cu / backend_vulkan.c expert-group API).
 *
 *  - Every expert has one home device (eid % n_gpus), no duplicates.
 *  - Routing heat decides who earns VRAM (LFRU semantics from tier.h, with
 *    hysteresis); a warmstart pre-fills the budget before the first token,
 *    ordered by a persisted heat table (HEAT_FILE) when available.
 *  - Uploads run on a background thread through staging copies; decode never
 *    blocks on placement. A VRAM miss falls back to the CPU int8 path and
 *    overlaps with the in-flight GPU groups.
 *
 * Backends: CUDA (`make qwen36 CUDA=1`, COLI_CUDA=1 [COLI_GPUS=0,1]
 * [CUDA_EXPERT_GB=<G>|auto]) or Vulkan (`make qwen36 VK=1`, COLI_VULKAN=1
 * [VK_EXPERT_GB=<G>|auto]); both take [HEAT_FILE=<path>] [QT_NO_WARMSTART=1].
 * CUDA wins when both are compiled in. The Vulkan tier is single-device and
 * fills ONCE at warmstart (no runtime LFRU swaps: the Vulkan weight arena
 * never reclaims a freed slice, so a swap would leak one expert of VRAM).
 * Without either define the inline stubs below keep the engine CPU-only
 * with zero overhead. */
#ifndef QWEN36_TIER_H
#define QWEN36_TIER_H
#include <stdint.h>

#if defined(COLI_CUDA) || defined(COLI_VULKAN)

/* Init after model load. Returns 1 when the tier is active.
 * cap_experts_per_layer must equal n_experts (full RAM residency): the tier
 * stores raw pointers into the expert slots, which must never be evicted. */
/* expert_is_int4: 1 = pesi int4 impacchettati (fmt=4), 0 = int8 (fmt=1). Il
 * chiamante lo determina dalla TAGLIA SU DISCO, non da meta.ebits, che su
 * qualche container mente (cfr. il rilevamento in qwen36.c). */
/* R4 role split: park the dense-i8 lm_head on its own CUDA device
 * (COLI_LMHEAD_GPU=<dev>). One GEMV per token, at token end — outside the
 * per-layer latency chain — so a slower second card can host it without
 * pacing the expert stream. qt_init places no experts on that device. */
int  qt_lmhead_init(const int8_t *q, const float *sc, int I, int O);
int  qt_lmhead_init4(const uint8_t *q4, const float *sg, int I, int O);
int  qt_lmhead_matmul_batch(float *y, const float *x, int S, int I, int O);
int  qt_lmhead_matmul(float *y, const float *x, int I, int O);

/* ---- placement table (R4) ------------------------------------------------
 * Every movable piece of the forward pass can be pinned to the CPU or to a
 * specific CUDA device, so configurations can be A/B'd instead of argued
 * about. One variable, not one per component:
 *
 *   COLI_PLACE="experts=0,lmhead=0,dnproj=1,dnout=1,attnproj=cpu"
 *
 * Target is `cpu` or a CUDA ordinal. A component may also be split across
 * cards by layer count, joined with '+' so it cannot be confused with the
 * component separator:
 *
 *   COLI_PLACE="dnproj=0:15+1:15"   first 15 DeltaNet layers on dev 0, rest on 1
 *
 * Unnamed components keep their default (CPU; experts keep following
 * COLI_GPUS). Splitting matters because the DeltaNet projections hang
 * serially in the layer chain anyway -- a slower card delays only its own
 * layers, never the whole stream, which is what sank asymmetric EXPERT
 * placement. `layer` is the model layer index; pass 0 for whole-model
 * components like lmhead. */
#define QT_PLACE_CPU (-1)
int  qt_place_of(const char *component, int layer);
/* Automatic placement (COLI_PLACE unset or "auto"; "off" disables). The
 * engine offers each trunk component with its byte size BEFORE qt_init --
 * "lmhead" once (layer 0), "dnproj" per DeltaNet layer -- and qt_init decides
 * by bytes saved per token per byte of VRAM, pricing displaced experts by
 * heat. The decision is what qt_place_of() then returns, and the placed
 * bytes come out of that device's expert budget. Sizes only; the tensors
 * follow through qt_lmhead_init / qt_dnproj_init as before. */
void qt_trunk_offer(const char *component, int layer, size_t bytes);
/* The automatic placement is a prediction; the engine measures it at startup
 * (one GEMV both ways, qwen36.c trunk_probe_gpu_wins) and withdraws the whole
 * trunk when the GPU loses, giving the bytes back to the expert budget. Only
 * the automatic placement can be withdrawn; a COLI_PLACE list stands. */
int  qt_place_is_auto(void);
void qt_trunk_withdraw(const char *why);

/* DeltaNet input projections, qkv ++ z fused into one resident tensor per
 * layer: one GEMV instead of two, and the engine's qkv/z buffers are laid out
 * contiguously so the result needs no split copy. */
int  qt_dnproj_init(int layer, const int8_t *q, const float *sc,
                    int I, int O, int device);
int  qt_dnproj_matmul(int layer, float *y, const float *x, int I, int O);
int  qt_dnproj_ready(int layer);
int  qt_dnproj_matmul_batch(int layer, float *y, const float *x, int S, int I, int O);
/* Generic resident dense matrix (int8 per-row, one GEMV per call), addressed
 * by a handle: the Qwen3.8 trunk uses this for every matrix it places. Offer
 * the size with qt_trunk_offer(name, layer, bytes) before qt_init, ask
 * qt_place_of(name, layer) after it, then hand the quantized bytes here.
 * Returns the handle (>= 0) or -1 (stays on the CPU). */
int  qt_dense_init(const int8_t *q, const float *sc, int I, int O, int device);
int  qt_dense_init4(const uint8_t *q4, const float *sg, int I, int O, int device);
int  qt_dnproj_init4(int layer, const uint8_t *q4, const float *sg, int I, int O, int device);
int  qt_dense_matmul(int handle, float *y, const float *x, int I, int O);
/* Row-major x[S,I] -> y[S,O], using the same resident int8 tensor. */
int  qt_dense_matmul_batch(int handle, float *y, const float *x, int S, int I, int O);
int  qt_dense_count(void);

/* fp8 streaming mode (Qwen3.8): experts arrive as e4m3 bytes with 128x128
 * block scales and do NOT all fit in RAM. cap may be smaller than n_experts;
 * the tier copies what it uploads inside the qt_note call and keeps no
 * pointer into the engine's slot. e4m3_lut is quant.h's E4M3_LUT, published
 * to the backend so fmt=8 uploads are accepted. */
/* Init returns 0 without changing an active tier. Shut down before reinit;
 * callers must serialize init/shutdown with new work. */
int  qt_init_fp8(int n_layers, int n_experts, int hidden, int inter,
                 int cap_experts_per_layer, int topk, const float *e4m3_lut);
int  qt_init(int n_layers, int n_experts, int hidden, int inter,
             int cap_experts_per_layer, int topk, int expert_gs,
             int expert_is_int4);
int  qt_ready(void);
const char *qt_backend_name(void);   /* "CUDA" | "Vulkan" (valid after qt_init) */
int  qt_is_resident(int layer, int eid);
void qt_shutdown(void);

/* Call once per routed expert per token (pointers to the RAM slot: packed
 * int4 or, on an int8 container, the live int8 weights -- tier fmt=1 is
 * accepted since #1334; see also #1391 for the decode-path offer). Updates
 * heat and may enqueue a background upload. */
void qt_note(int layer, int eid,
             const uint8_t *g4, const uint8_t *u4, const uint8_t *d4,
             const float *gs, const float *us, const float *ds);

/* Launch the GPU groups for the resident subset of the K selected experts
 * (async, all devices in parallel). Returns a bitmask of the k handled by
 * the GPU. Compute the misses on the CPU, then call qt_take(). */
uint32_t qt_issue(int layer, const int *eids, int K, const float *x);

/* Collect all GPU results and accumulate val[k]*y_k into out[hidden].
 * Returns 0 on collection failure, leaving out unchanged. The caller must
 * stop inference: experts selected by qt_issue were not computed on CPU. */
int qt_take(uint32_t mask, const float *val, int K, float *out);

/* Prefill batch: all resident (token, expert) pairs of one layer, grouped by
 * expert (see qwen36_tier.c). qt_batch_ok() says whether it is available;
 * qt_issue_batch() returns 0 with nothing computed when it is not. */
int qt_batch_ok(void);
int qt_batch_gpu_reduce(void);
/* Reduced variant: res[S,D] is the weighted resident sum, in k order starting
 * at zero. Add it after CPU misses/shared expert (different association from
 * qt_issue_batch). done[S,K] still identifies exactly the resident pairs. */
int qt_issue_batch_reduce(int layer, const int *eids, int S, int K, const float *x,
                          const float *weights, float *res, uint8_t *done);
void qt_note_n(int layer, int eid, const uint8_t *g4, const uint8_t *u4, const uint8_t *d4,
               const float *gs, const float *us, const float *ds, uint32_t n);
/* Fewest rows a trunk matmul takes to the GPU (fewer: the caller's CPU path). */
int qt_trunk_min_s(void);
int qt_attn_block(int hq, int hk, int hv, int ho, const float *x, const float *qn, const float *kn,
                  float *Kc, float *Vc, int ldt, int S, int D, int H, int KV, int hd, int qdim,
                  int rotary, int pos_base, float eps, float theta, float scale, float *out);
int qt_issue_batch_reduce_sh(int layer,const int *eids,int S,int K,const float *x,
                             const float *weights,int hg,int hu,int hd,const float *sgate,
                             float *res,uint8_t *done);
int qt_dn_block(int layer, int hout, const float *x, const float *ba, const float *wb, const float *wa, const float *convw,
                const float *par, const float *normw, float *ring, float *state,
                int S, int H, int conv_dim, int convk, int vh, int vk, int kdim, int vdim,
                float eps, float qscale, float *y);
float *qt_dn_stage(int which, size_t bytes);
float *qt_host_arena(int slot, size_t bytes);
int qt_block_post(float *x, float *n, const float *w, float eps, int hr, float *logits, int E);
int qt_block_post_done(void);
int qt_dn_ba_ready(void);
void qt_arena_cpu_wrote(const void *p);
void qt_expert_post(float *x, float *n, const float *w, float eps);
int qt_expert_post_done(void);
int qt_dn_recur(float *outv, float *state, const float *qn, const float *kn, const float *v,
                const float *beta, const float *gexp, int S, int vh, int vk, int kdim, int vdim);
int qt_attn_prefill(float *ctx, const float *q, const float *K, const float *V, int ldt,
                    int S, int H, int KV, int hd, int pos_base, float scale);
int qt_issue_batch(int layer, const int *eids, int S, int K, const float *x, float *res, uint8_t *done);

/* Warmstart: plan the full fill set (heat order, budget reserved), then any
 * number of loader threads may call qt_note_planned per planned expert. */
int  qt_plan_fill(int *layers, int *eids, int max);
void qt_note_planned(int layer, int eid,
             const uint8_t *g4, const uint8_t *u4, const uint8_t *d4,
             const float *gs, const float *us, const float *ds);
int  qt_fill_next(int *layer, int *eid);
void qt_note_block(int layer, int eid,
             const uint8_t *g4, const uint8_t *u4, const uint8_t *d4,
             const float *gs, const float *us, const float *ds);
void qt_fill_wait(void);   /* blocks until every enqueued upload is resident (not merely dequeued) */

/* One telemetry block on stderr: residency, hits/misses, uploads per device. */
void qt_stats(void);

#else /* no GPU backend: inline stubs, engine stays CPU-only */

static inline int  qt_init(int a,int b,int c,int d,int e,int f,int g,int h){(void)h;(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;return 0;}
static inline int  qt_init_fp8(int a,int b,int c,int d,int e,int f,const float*g){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;return 0;}
static inline int  qt_lmhead_init(const int8_t*a,const float*b,int c,int d){(void)a;(void)b;(void)c;(void)d;return 0;}
static inline int  qt_lmhead_init4(const uint8_t*a,const float*b,int c,int d){(void)a;(void)b;(void)c;(void)d;return 0;}
static inline int  qt_lmhead_matmul_batch(float*a,const float*b,int c,int d,int e){(void)a;(void)b;(void)c;(void)d;(void)e;return 0;}
static inline int  qt_lmhead_matmul(float*a,const float*b,int c,int d){(void)a;(void)b;(void)c;(void)d;return 0;}
#define QT_PLACE_CPU (-1)
static inline int  qt_place_of(const char*a,int b){(void)a;(void)b;return QT_PLACE_CPU;}
static inline void qt_trunk_offer(const char*a,int b,size_t c){(void)a;(void)b;(void)c;}
static inline int  qt_place_is_auto(void){return 0;}
static inline void qt_trunk_withdraw(const char*a){(void)a;}
static inline int  qt_dnproj_init(int a,const int8_t*b,const float*c,int d,int e,int f){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;return 0;}
static inline int  qt_dnproj_matmul(int a,float*b,const float*c,int d,int e){(void)a;(void)b;(void)c;(void)d;(void)e;return 0;}
static inline int  qt_dnproj_ready(int a){(void)a;return 0;}
static inline int  qt_dnproj_matmul_batch(int a,float*b,const float*c,int d,int e,int f){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;return 0;}
static inline int  qt_dense_init(const int8_t*a,const float*b,int c,int d,int e){(void)a;(void)b;(void)c;(void)d;(void)e;return -1;}
static inline int  qt_dense_init4(const uint8_t*a,const float*b,int c,int d,int e){(void)a;(void)b;(void)c;(void)d;(void)e;return -1;}
static inline int  qt_dnproj_init4(int a,const uint8_t*b,const float*c,int d,int e,int f){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;return 0;}
static inline int  qt_dense_matmul(int a,float*b,const float*c,int d,int e){(void)a;(void)b;(void)c;(void)d;(void)e;return 0;}
static inline int  qt_dense_matmul_batch(int a,float*b,const float*c,int d,int e,int f){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;return 0;}
static inline int  qt_dense_count(void){return 0;}
static inline int  qt_ready(void){return 0;}
static inline const char *qt_backend_name(void){return "none";}
static inline int  qt_is_resident(int a,int b){(void)a;(void)b;return 0;}
static inline void qt_shutdown(void){}
static inline void qt_note(int a,int b,const uint8_t*c,const uint8_t*d,const uint8_t*e,const float*f,const float*g,const float*h){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;}
static inline uint32_t qt_issue(int a,const int*b,int c,const float*d){(void)a;(void)b;(void)c;(void)d;return 0;}
static inline int qt_take(uint32_t a,const float*b,int c,float*d){(void)b;(void)c;(void)d;return a==0;}
static inline int qt_batch_ok(void){return 0;}
static inline int qt_batch_gpu_reduce(void){return 0;}
static inline int qt_issue_batch_reduce(int a,const int*b,int c,int d,const float*e,const float*f,float*g,uint8_t*h){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;return 0;}
static inline void qt_note_n(int a,int b,const uint8_t*c,const uint8_t*d,const uint8_t*e,const float*f,const float*g,const float*h,uint32_t n){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;(void)n;}
static inline int qt_trunk_min_s(void){return 1;}
static inline int qt_attn_block(int a,int b,int c,int d,const float*e,const float*f,const float*g,float*h,float*i,int j,int k,int l,int m,int n,int o,int q,int r,int t,float u,float v,float w,float*y){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;(void)i;(void)j;(void)k;(void)l;(void)m;(void)n;(void)o;(void)q;(void)r;(void)t;(void)u;(void)v;(void)w;(void)y;return 0;}
static inline int qt_issue_batch_reduce_sh(int a,const int*b,int c,int d,const float*e,const float*f,int g,int h,int i,const float*j,float*k,uint8_t*l){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;(void)i;(void)j;(void)k;(void)l;return 0;}
static inline int qt_dn_block(int a,int b,const float*c,const float*d,const float*wb_,const float*wa_,const float*e,const float*f,const float*g,float*h,float*i,int j,int k,int l,int m,int n,int o,int q,int r,float t,float u,float*v){(void)a;(void)b;(void)c;(void)d;(void)wb_;(void)wa_;(void)e;(void)f;(void)g;(void)h;(void)i;(void)j;(void)k;(void)l;(void)m;(void)n;(void)o;(void)q;(void)r;(void)t;(void)u;(void)v;return 0;}
static inline float *qt_dn_stage(int a,size_t b){(void)a;(void)b;return 0;}
static inline float *qt_host_arena(int a,size_t b){(void)a;(void)b;return 0;}
static inline int qt_block_post(float *a,float *b,const float *c,float d,int e,float *f,int g){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;return 0;}
static inline int qt_block_post_done(void){return 0;}
static inline int qt_dn_ba_ready(void){return 0;}
static inline void qt_arena_cpu_wrote(const void *p){(void)p;}
static inline void qt_expert_post(float *a,float *b,const float *c,float d){(void)a;(void)b;(void)c;(void)d;}
static inline int qt_expert_post_done(void){return 0;}
static inline int qt_dn_recur(float*a,float*b,const float*c,const float*d,const float*e,const float*f,const float*g,int h,int i,int j,int k,int l){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;(void)i;(void)j;(void)k;(void)l;return 0;}
static inline int qt_attn_prefill(float*a,const float*b,const float*c,const float*d,int e,int f,int g,int h,int i,int j,float k){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;(void)i;(void)j;(void)k;return 0;}
static inline int qt_issue_batch(int a,const int*b,int c,int d,const float*e,float*f,uint8_t*g){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;return 0;}
static inline int  qt_plan_fill(int*a,int*b,int c){(void)a;(void)b;(void)c;return 0;}
static inline void qt_note_planned(int a,int b,const uint8_t*c,const uint8_t*d,const uint8_t*e,const float*f,const float*g,const float*h){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;}
static inline int  qt_fill_next(int*a,int*b){(void)a;(void)b;return 0;}
static inline void qt_note_block(int a,int b,const uint8_t*c,const uint8_t*d,const uint8_t*e,const float*f,const float*g,const float*h){(void)a;(void)b;(void)c;(void)d;(void)e;(void)f;(void)g;(void)h;}
static inline void qt_fill_wait(void){}
static inline void qt_stats(void){}

#endif /* COLI_CUDA || COLI_VULKAN */
#endif /* QWEN36_TIER_H */
