// Seed: 1195141941
module module_0 ();
  reg  id_1;
  wire id_2;
  wire id_3;
  always id_1 <= 1'b0;
  reg id_4;
  always id_4 <= 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3,
    input tri0 id_4,
    output wire id_5,
    input tri1 id_6
    , id_14,
    output uwire id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wand id_12
);
  module_0 modCall_1 ();
endmodule
