Axxia Error Detection & Correction [EDAC]
The EDAC accesses ARM v7/v8 L2MERRSR_EL1 register data.

Required properties:
- compatible	: should contain "intel,cortex-a53-l2-cache" for AXM67xx
		: should contain "intel,cortex-a57-l2-cache" for AXM56xx
		: should contain "axxia,cortex-a15-l2-cache" for AXM55xx
- syscon	: should referernce syscon node for both 55xx/56xx/67xx

Example:
	edac_l2: edac_l2 {
	        compatible = "intel,cortex-a57-l2-cache";
	        syscon = <&syscon>;
	        status = "disabled";
	};
