--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/jeas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml proje1.twx proje1.ncd -o proje1.twr proje1.pcf -ucf pins.ucf

Design file:              proje1.ncd
Physical constraint file: proje1.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
aberta      |    1.970(R)|   -0.170(R)|clk_BUFGP         |   0.000|
fechada     |    3.167(R)|   -0.783(R)|clk_BUFGP         |   0.000|
remoto      |    2.798(R)|    0.583(R)|clk_BUFGP         |   0.000|
rst         |    0.603(R)|    0.817(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
P1<0>       |    9.259(R)|clk_BUFGP         |   0.000|
P1<1>       |    7.996(R)|clk_BUFGP         |   0.000|
P1<2>       |    8.835(R)|clk_BUFGP         |   0.000|
P1<3>       |    9.214(R)|clk_BUFGP         |   0.000|
P1<4>       |    9.059(R)|clk_BUFGP         |   0.000|
P1<5>       |    9.065(R)|clk_BUFGP         |   0.000|
P1<6>       |    8.492(R)|clk_BUFGP         |   0.000|
anodo<0>    |    7.004(R)|clk_BUFGP         |   0.000|
anodo<1>    |    7.252(R)|clk_BUFGP         |   0.000|
direcao     |    7.835(R)|clk_BUFGP         |   0.000|
ligar       |    7.871(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.420|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
aberta         |aberta_led     |    6.473|
fechada        |fechada_led    |    7.932|
---------------+---------------+---------+


Analysis completed Thu Oct  5 12:14:44 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



