
Interrupt.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000041c  2**0
                  ALLOC, LOAD, DATA
  2 .comment      0000002f  00000000  00000000  0000041c  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 0000000e  00000000  00000000  0000044b  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000000b8  00000000  00000000  00000459  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000010b7  00000000  00000000  00000511  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000711  00000000  00000000  000015c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000515  00000000  00000000  00001cd9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000164  00000000  00000000  000021f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000226  00000000  00000000  00002354  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003ea  00000000  00000000  0000257a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000088  00000000  00000000  00002964  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  0000037a  0000037a  0000040e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000029ec  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.DIO_voidSetPinDirection 000000ec  000000ae  000000ae  00000142  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.DIO_voidSetPinValue 000000ec  0000019a  0000019a  0000022e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.EXTI0_SetCallBack 0000000a  00000360  00000360  000003f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.GIE_voidInterruptEnable 00000008  0000036a  0000036a  000003fe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.EXTI0_voidInit 0000001a  00000330  00000330  000003c4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.EXTI0_voidEnableInterrupt 00000008  00000372  00000372  00000406  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.__vector_1 0000004e  00000286  00000286  0000031a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .bss.EXTI0_CallBack 00000002  00800060  00800060  0000041c  2**0
                  ALLOC
 22 .text.EXTI0_fun 00000028  00000308  00000308  0000039c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.main    00000034  000002d4  000002d4  00000368  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.__dummy_fini 00000002  00000382  00000382  00000416  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.__dummy_funcs_on_exit 00000002  00000384  00000384  00000418  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.__dummy_simulator_exit 00000002  00000386  00000386  0000041a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.exit    00000016  0000034a  0000034a  000003de  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text._Exit   00000004  0000037e  0000037e  00000412  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2d 00 	jmp	0x5a	; 0x5a <__ctors_end>
   4:	0c 94 43 01 	jmp	0x286	; 0x286 <__vector_1>
   8:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
   c:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  10:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  14:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  18:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  1c:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  20:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  24:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  28:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  2c:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  30:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  34:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  38:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  3c:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  40:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  44:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  48:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  4c:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>
  50:	0c 94 bd 01 	jmp	0x37a	; 0x37a <__bad_interrupt>

00000054 <.dinit>:
  54:	00 60       	ori	r16, 0x00	; 0
  56:	00 62       	ori	r16, 0x20	; 32
  58:	80 00       	.word	0x0080	; ????

0000005a <__ctors_end>:
  5a:	11 24       	eor	r1, r1
  5c:	1f be       	out	0x3f, r1	; 63
  5e:	cf e5       	ldi	r28, 0x5F	; 95
  60:	d8 e0       	ldi	r29, 0x08	; 8
  62:	de bf       	out	0x3e, r29	; 62
  64:	cd bf       	out	0x3d, r28	; 61

00000066 <__do_copy_data>:
  66:	e4 e5       	ldi	r30, 0x54	; 84
  68:	f0 e0       	ldi	r31, 0x00	; 0
  6a:	40 e0       	ldi	r20, 0x00	; 0
  6c:	17 c0       	rjmp	.+46     	; 0x9c <__do_clear_bss+0x8>
  6e:	b5 91       	lpm	r27, Z+
  70:	a5 91       	lpm	r26, Z+
  72:	35 91       	lpm	r19, Z+
  74:	25 91       	lpm	r18, Z+
  76:	05 91       	lpm	r16, Z+
  78:	07 fd       	sbrc	r16, 7
  7a:	0c c0       	rjmp	.+24     	; 0x94 <__do_clear_bss>
  7c:	95 91       	lpm	r25, Z+
  7e:	85 91       	lpm	r24, Z+
  80:	ef 01       	movw	r28, r30
  82:	f9 2f       	mov	r31, r25
  84:	e8 2f       	mov	r30, r24
  86:	05 90       	lpm	r0, Z+
  88:	0d 92       	st	X+, r0
  8a:	a2 17       	cp	r26, r18
  8c:	b3 07       	cpc	r27, r19
  8e:	d9 f7       	brne	.-10     	; 0x86 <__do_copy_data+0x20>
  90:	fe 01       	movw	r30, r28
  92:	04 c0       	rjmp	.+8      	; 0x9c <__do_clear_bss+0x8>

00000094 <__do_clear_bss>:
  94:	1d 92       	st	X+, r1
  96:	a2 17       	cp	r26, r18
  98:	b3 07       	cpc	r27, r19
  9a:	e1 f7       	brne	.-8      	; 0x94 <__do_clear_bss>
  9c:	e9 35       	cpi	r30, 0x59	; 89
  9e:	f4 07       	cpc	r31, r20
  a0:	31 f7       	brne	.-52     	; 0x6e <__do_copy_data+0x8>
  a2:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <main>
  a6:	0c 94 a5 01 	jmp	0x34a	; 0x34a <exit>

000000aa <_exit>:
  aa:	f8 94       	cli

000000ac <__stop_program>:
  ac:	ff cf       	rjmp	.-2      	; 0xac <__stop_program>

Disassembly of section .text:

0000037a <__bad_interrupt>:
 37a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

Disassembly of section .text.DIO_voidSetPinDirection:

000000ae <DIO_voidSetPinDirection>:


void DIO_voidSetPinDirection (u8 PORTID, u8 PINID, u8 Direction)
{
	/*		Range Check			*/
	if((PORTID < 4) && (PINID < 8))
  ae:	84 30       	cpi	r24, 0x04	; 4
  b0:	08 f0       	brcs	.+2      	; 0xb4 <DIO_voidSetPinDirection+0x6>
  b2:	72 c0       	rjmp	.+228    	; 0x198 <DIO_voidSetPinDirection+0xea>
  b4:	68 30       	cpi	r22, 0x08	; 8
  b6:	08 f0       	brcs	.+2      	; 0xba <DIO_voidSetPinDirection+0xc>
  b8:	6f c0       	rjmp	.+222    	; 0x198 <DIO_voidSetPinDirection+0xea>
	{
		if (Direction == OUTPUT)
  ba:	41 30       	cpi	r20, 0x01	; 1
  bc:	a1 f5       	brne	.+104    	; 0x126 <DIO_voidSetPinDirection+0x78>
		{
			switch (PORTID)
  be:	81 30       	cpi	r24, 0x01	; 1
  c0:	89 f0       	breq	.+34     	; 0xe4 <DIO_voidSetPinDirection+0x36>
  c2:	28 f0       	brcs	.+10     	; 0xce <DIO_voidSetPinDirection+0x20>
  c4:	82 30       	cpi	r24, 0x02	; 2
  c6:	c9 f0       	breq	.+50     	; 0xfa <DIO_voidSetPinDirection+0x4c>
  c8:	83 30       	cpi	r24, 0x03	; 3
  ca:	11 f1       	breq	.+68     	; 0x110 <DIO_voidSetPinDirection+0x62>
  cc:	08 95       	ret
			{	
			//SET 	= 	means set bit to 1 
			case PORTA	: 	SET_BIT(DDRA_REG, PINID);		break; 
  ce:	2a b3       	in	r18, 0x1a	; 26
  d0:	81 e0       	ldi	r24, 0x01	; 1
  d2:	90 e0       	ldi	r25, 0x00	; 0
  d4:	02 c0       	rjmp	.+4      	; 0xda <DIO_voidSetPinDirection+0x2c>
  d6:	88 0f       	add	r24, r24
  d8:	99 1f       	adc	r25, r25
  da:	6a 95       	dec	r22
  dc:	e2 f7       	brpl	.-8      	; 0xd6 <DIO_voidSetPinDirection+0x28>
  de:	82 2b       	or	r24, r18
  e0:	8a bb       	out	0x1a, r24	; 26
  e2:	08 95       	ret
			case PORTB	: 	SET_BIT(DDRB_REG, PINID);		break; 
  e4:	27 b3       	in	r18, 0x17	; 23
  e6:	81 e0       	ldi	r24, 0x01	; 1
  e8:	90 e0       	ldi	r25, 0x00	; 0
  ea:	02 c0       	rjmp	.+4      	; 0xf0 <DIO_voidSetPinDirection+0x42>
  ec:	88 0f       	add	r24, r24
  ee:	99 1f       	adc	r25, r25
  f0:	6a 95       	dec	r22
  f2:	e2 f7       	brpl	.-8      	; 0xec <DIO_voidSetPinDirection+0x3e>
  f4:	82 2b       	or	r24, r18
  f6:	87 bb       	out	0x17, r24	; 23
  f8:	08 95       	ret
			case PORTC	: 	SET_BIT(DDRC_REG, PINID);		break; 
  fa:	24 b3       	in	r18, 0x14	; 20
  fc:	81 e0       	ldi	r24, 0x01	; 1
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	02 c0       	rjmp	.+4      	; 0x106 <DIO_voidSetPinDirection+0x58>
 102:	88 0f       	add	r24, r24
 104:	99 1f       	adc	r25, r25
 106:	6a 95       	dec	r22
 108:	e2 f7       	brpl	.-8      	; 0x102 <DIO_voidSetPinDirection+0x54>
 10a:	82 2b       	or	r24, r18
 10c:	84 bb       	out	0x14, r24	; 20
 10e:	08 95       	ret
			case PORTD	: 	SET_BIT(DDRD_REG, PINID);		break; 
 110:	21 b3       	in	r18, 0x11	; 17
 112:	81 e0       	ldi	r24, 0x01	; 1
 114:	90 e0       	ldi	r25, 0x00	; 0
 116:	02 c0       	rjmp	.+4      	; 0x11c <DIO_voidSetPinDirection+0x6e>
 118:	88 0f       	add	r24, r24
 11a:	99 1f       	adc	r25, r25
 11c:	6a 95       	dec	r22
 11e:	e2 f7       	brpl	.-8      	; 0x118 <DIO_voidSetPinDirection+0x6a>
 120:	82 2b       	or	r24, r18
 122:	81 bb       	out	0x11, r24	; 17
 124:	08 95       	ret
			}
		}
			
	
		else if (Direction == INPUT) 
 126:	41 11       	cpse	r20, r1
 128:	37 c0       	rjmp	.+110    	; 0x198 <DIO_voidSetPinDirection+0xea>
		{
			switch (PORTID)
 12a:	81 30       	cpi	r24, 0x01	; 1
 12c:	91 f0       	breq	.+36     	; 0x152 <DIO_voidSetPinDirection+0xa4>
 12e:	28 f0       	brcs	.+10     	; 0x13a <DIO_voidSetPinDirection+0x8c>
 130:	82 30       	cpi	r24, 0x02	; 2
 132:	d9 f0       	breq	.+54     	; 0x16a <DIO_voidSetPinDirection+0xbc>
 134:	83 30       	cpi	r24, 0x03	; 3
 136:	29 f1       	breq	.+74     	; 0x182 <DIO_voidSetPinDirection+0xd4>
 138:	08 95       	ret
			{	
			//CLEAR 	= 	means set bit to 0 
			case PORTA	: 	CLR_BIT(DDRA_REG, PINID);		break; 
 13a:	2a b3       	in	r18, 0x1a	; 26
 13c:	81 e0       	ldi	r24, 0x01	; 1
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	02 c0       	rjmp	.+4      	; 0x146 <DIO_voidSetPinDirection+0x98>
 142:	88 0f       	add	r24, r24
 144:	99 1f       	adc	r25, r25
 146:	6a 95       	dec	r22
 148:	e2 f7       	brpl	.-8      	; 0x142 <DIO_voidSetPinDirection+0x94>
 14a:	80 95       	com	r24
 14c:	82 23       	and	r24, r18
 14e:	8a bb       	out	0x1a, r24	; 26
 150:	08 95       	ret
			case PORTB	: 	CLR_BIT(DDRB_REG, PINID);		break; 
 152:	27 b3       	in	r18, 0x17	; 23
 154:	81 e0       	ldi	r24, 0x01	; 1
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	02 c0       	rjmp	.+4      	; 0x15e <DIO_voidSetPinDirection+0xb0>
 15a:	88 0f       	add	r24, r24
 15c:	99 1f       	adc	r25, r25
 15e:	6a 95       	dec	r22
 160:	e2 f7       	brpl	.-8      	; 0x15a <DIO_voidSetPinDirection+0xac>
 162:	80 95       	com	r24
 164:	82 23       	and	r24, r18
 166:	87 bb       	out	0x17, r24	; 23
 168:	08 95       	ret
			case PORTC	: 	CLR_BIT(DDRC_REG, PINID);		break; 
 16a:	24 b3       	in	r18, 0x14	; 20
 16c:	81 e0       	ldi	r24, 0x01	; 1
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	02 c0       	rjmp	.+4      	; 0x176 <DIO_voidSetPinDirection+0xc8>
 172:	88 0f       	add	r24, r24
 174:	99 1f       	adc	r25, r25
 176:	6a 95       	dec	r22
 178:	e2 f7       	brpl	.-8      	; 0x172 <DIO_voidSetPinDirection+0xc4>
 17a:	80 95       	com	r24
 17c:	82 23       	and	r24, r18
 17e:	84 bb       	out	0x14, r24	; 20
 180:	08 95       	ret
			case PORTD	: 	CLR_BIT(DDRD_REG, PINID);		break; 
 182:	21 b3       	in	r18, 0x11	; 17
 184:	81 e0       	ldi	r24, 0x01	; 1
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	02 c0       	rjmp	.+4      	; 0x18e <DIO_voidSetPinDirection+0xe0>
 18a:	88 0f       	add	r24, r24
 18c:	99 1f       	adc	r25, r25
 18e:	6a 95       	dec	r22
 190:	e2 f7       	brpl	.-8      	; 0x18a <DIO_voidSetPinDirection+0xdc>
 192:	80 95       	com	r24
 194:	82 23       	and	r24, r18
 196:	81 bb       	out	0x11, r24	; 17
 198:	08 95       	ret

Disassembly of section .text.DIO_voidSetPinValue:

0000019a <DIO_voidSetPinValue>:


void DIO_voidSetPinValue (u8 PORTID, u8 PINID, u8 Value)
{
	/*		Range Check			*/
	if((PORTID < 4) && (PINID < 8))
 19a:	84 30       	cpi	r24, 0x04	; 4
 19c:	08 f0       	brcs	.+2      	; 0x1a0 <DIO_voidSetPinValue+0x6>
 19e:	72 c0       	rjmp	.+228    	; 0x284 <DIO_voidSetPinValue+0xea>
 1a0:	68 30       	cpi	r22, 0x08	; 8
 1a2:	08 f0       	brcs	.+2      	; 0x1a6 <DIO_voidSetPinValue+0xc>
 1a4:	6f c0       	rjmp	.+222    	; 0x284 <DIO_voidSetPinValue+0xea>
	{
		if (Value == HIGH)
 1a6:	41 30       	cpi	r20, 0x01	; 1
 1a8:	a1 f5       	brne	.+104    	; 0x212 <DIO_voidSetPinValue+0x78>
		{
			switch (PORTID)
 1aa:	81 30       	cpi	r24, 0x01	; 1
 1ac:	89 f0       	breq	.+34     	; 0x1d0 <DIO_voidSetPinValue+0x36>
 1ae:	28 f0       	brcs	.+10     	; 0x1ba <DIO_voidSetPinValue+0x20>
 1b0:	82 30       	cpi	r24, 0x02	; 2
 1b2:	c9 f0       	breq	.+50     	; 0x1e6 <DIO_voidSetPinValue+0x4c>
 1b4:	83 30       	cpi	r24, 0x03	; 3
 1b6:	11 f1       	breq	.+68     	; 0x1fc <DIO_voidSetPinValue+0x62>
 1b8:	08 95       	ret
			{	
			//PORT REGISTER is responsible for output
			case PORTA	: 	SET_BIT(PORTA_REG, PINID);		break; 
 1ba:	2b b3       	in	r18, 0x1b	; 27
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	90 e0       	ldi	r25, 0x00	; 0
 1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <DIO_voidSetPinValue+0x2c>
 1c2:	88 0f       	add	r24, r24
 1c4:	99 1f       	adc	r25, r25
 1c6:	6a 95       	dec	r22
 1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <DIO_voidSetPinValue+0x28>
 1ca:	82 2b       	or	r24, r18
 1cc:	8b bb       	out	0x1b, r24	; 27
 1ce:	08 95       	ret
			case PORTB	: 	SET_BIT(PORTB_REG, PINID);		break; 
 1d0:	28 b3       	in	r18, 0x18	; 24
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	02 c0       	rjmp	.+4      	; 0x1dc <DIO_voidSetPinValue+0x42>
 1d8:	88 0f       	add	r24, r24
 1da:	99 1f       	adc	r25, r25
 1dc:	6a 95       	dec	r22
 1de:	e2 f7       	brpl	.-8      	; 0x1d8 <DIO_voidSetPinValue+0x3e>
 1e0:	82 2b       	or	r24, r18
 1e2:	88 bb       	out	0x18, r24	; 24
 1e4:	08 95       	ret
			case PORTC	: 	SET_BIT(PORTC_REG, PINID);		break; 
 1e6:	25 b3       	in	r18, 0x15	; 21
 1e8:	81 e0       	ldi	r24, 0x01	; 1
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	02 c0       	rjmp	.+4      	; 0x1f2 <DIO_voidSetPinValue+0x58>
 1ee:	88 0f       	add	r24, r24
 1f0:	99 1f       	adc	r25, r25
 1f2:	6a 95       	dec	r22
 1f4:	e2 f7       	brpl	.-8      	; 0x1ee <DIO_voidSetPinValue+0x54>
 1f6:	82 2b       	or	r24, r18
 1f8:	85 bb       	out	0x15, r24	; 21
 1fa:	08 95       	ret
			case PORTD	: 	SET_BIT(PORTD_REG, PINID);		break; 
 1fc:	22 b3       	in	r18, 0x12	; 18
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <DIO_voidSetPinValue+0x6e>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	6a 95       	dec	r22
 20a:	e2 f7       	brpl	.-8      	; 0x204 <DIO_voidSetPinValue+0x6a>
 20c:	82 2b       	or	r24, r18
 20e:	82 bb       	out	0x12, r24	; 18
 210:	08 95       	ret
			}
		}
			
		else if (Value == LOW) 
 212:	41 11       	cpse	r20, r1
 214:	37 c0       	rjmp	.+110    	; 0x284 <DIO_voidSetPinValue+0xea>
		{
			switch (PORTID)
 216:	81 30       	cpi	r24, 0x01	; 1
 218:	91 f0       	breq	.+36     	; 0x23e <DIO_voidSetPinValue+0xa4>
 21a:	28 f0       	brcs	.+10     	; 0x226 <DIO_voidSetPinValue+0x8c>
 21c:	82 30       	cpi	r24, 0x02	; 2
 21e:	d9 f0       	breq	.+54     	; 0x256 <DIO_voidSetPinValue+0xbc>
 220:	83 30       	cpi	r24, 0x03	; 3
 222:	29 f1       	breq	.+74     	; 0x26e <DIO_voidSetPinValue+0xd4>
 224:	08 95       	ret
			{	
			case PORTA	: 	CLR_BIT(PORTA_REG, PINID);		break; 
 226:	2b b3       	in	r18, 0x1b	; 27
 228:	81 e0       	ldi	r24, 0x01	; 1
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	02 c0       	rjmp	.+4      	; 0x232 <DIO_voidSetPinValue+0x98>
 22e:	88 0f       	add	r24, r24
 230:	99 1f       	adc	r25, r25
 232:	6a 95       	dec	r22
 234:	e2 f7       	brpl	.-8      	; 0x22e <DIO_voidSetPinValue+0x94>
 236:	80 95       	com	r24
 238:	82 23       	and	r24, r18
 23a:	8b bb       	out	0x1b, r24	; 27
 23c:	08 95       	ret
			case PORTB	: 	CLR_BIT(PORTB_REG, PINID);		break; 
 23e:	28 b3       	in	r18, 0x18	; 24
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	02 c0       	rjmp	.+4      	; 0x24a <DIO_voidSetPinValue+0xb0>
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25
 24a:	6a 95       	dec	r22
 24c:	e2 f7       	brpl	.-8      	; 0x246 <DIO_voidSetPinValue+0xac>
 24e:	80 95       	com	r24
 250:	82 23       	and	r24, r18
 252:	88 bb       	out	0x18, r24	; 24
 254:	08 95       	ret
			case PORTC	: 	CLR_BIT(PORTC_REG, PINID);		break; 
 256:	25 b3       	in	r18, 0x15	; 21
 258:	81 e0       	ldi	r24, 0x01	; 1
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	02 c0       	rjmp	.+4      	; 0x262 <DIO_voidSetPinValue+0xc8>
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	6a 95       	dec	r22
 264:	e2 f7       	brpl	.-8      	; 0x25e <DIO_voidSetPinValue+0xc4>
 266:	80 95       	com	r24
 268:	82 23       	and	r24, r18
 26a:	85 bb       	out	0x15, r24	; 21
 26c:	08 95       	ret
			case PORTD	: 	CLR_BIT(PORTD_REG, PINID);		break; 
 26e:	22 b3       	in	r18, 0x12	; 18
 270:	81 e0       	ldi	r24, 0x01	; 1
 272:	90 e0       	ldi	r25, 0x00	; 0
 274:	02 c0       	rjmp	.+4      	; 0x27a <DIO_voidSetPinValue+0xe0>
 276:	88 0f       	add	r24, r24
 278:	99 1f       	adc	r25, r25
 27a:	6a 95       	dec	r22
 27c:	e2 f7       	brpl	.-8      	; 0x276 <DIO_voidSetPinValue+0xdc>
 27e:	80 95       	com	r24
 280:	82 23       	and	r24, r18
 282:	82 bb       	out	0x12, r24	; 18
 284:	08 95       	ret

Disassembly of section .text.EXTI0_SetCallBack:

00000360 <EXTI0_SetCallBack>:
{
	/*		function to communicate between 2 .c files 				*/
	/*		takes address of function from the main.c w tgebha hena	*/
	/*		hayeb2a gowaha el address bta3 el EXTI0_fun 			*/
	
	EXTI0_CallBack = pf; 
 360:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <_edata+0x1>
 364:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
 368:	08 95       	ret

Disassembly of section .text.GIE_voidInterruptEnable:

0000036a <GIE_voidInterruptEnable>:
}
void GIE_voidInterruptEnable(void)
{
	SET_BIT(SREG,7);
 36a:	8f b7       	in	r24, 0x3f	; 63
 36c:	80 68       	ori	r24, 0x80	; 128
 36e:	8f bf       	out	0x3f, r24	; 63
 370:	08 95       	ret

Disassembly of section .text.EXTI0_voidInit:

00000330 <EXTI0_voidInit>:
}
void EXTI0_voidInit(void)
{
	/*		EXTI0 => Falling or Rising or both or Low Level		*/
	#if 	SENSE_MODE == EXTI_FALLING
			CLR_BIT(MCUCR,0);
 330:	85 b7       	in	r24, 0x35	; 53
 332:	8e 7f       	andi	r24, 0xFE	; 254
 334:	85 bf       	out	0x35, r24	; 53
			SET_BIT(MCUCR,1);
 336:	85 b7       	in	r24, 0x35	; 53
 338:	82 60       	ori	r24, 0x02	; 2
 33a:	85 bf       	out	0x35, r24	; 53
	#else 
			#error	"Wrong choice of Sense Mode!"
	#endif 
	
	/*	Disable all interrupts	*/
	CLR_BIT(GICR,6);
 33c:	8b b7       	in	r24, 0x3b	; 59
 33e:	8f 7b       	andi	r24, 0xBF	; 191
 340:	8b bf       	out	0x3b, r24	; 59
	/*	Clear all Flags			*/
	SET_BIT(GIFR,6);
 342:	8a b7       	in	r24, 0x3a	; 58
 344:	80 64       	ori	r24, 0x40	; 64
 346:	8a bf       	out	0x3a, r24	; 58
 348:	08 95       	ret

Disassembly of section .text.EXTI0_voidEnableInterrupt:

00000372 <EXTI0_voidEnableInterrupt>:
	
}
void EXTI0_voidEnableInterrupt(void)
{
	SET_BIT(GICR,6);
 372:	8b b7       	in	r24, 0x3b	; 59
 374:	80 64       	ori	r24, 0x40	; 64
 376:	8b bf       	out	0x3b, r24	; 59
 378:	08 95       	ret

Disassembly of section .text.__vector_1:

00000286 <__vector_1>:
{
	SET_BIT(SREG,7);
}
void GIE_voidInterruptDisable(void)
{
	CLR_BIT(SREG,7);
 286:	1f 92       	push	r1
 288:	0f 92       	push	r0
 28a:	0f b6       	in	r0, 0x3f	; 63
 28c:	0f 92       	push	r0
 28e:	11 24       	eor	r1, r1
 290:	2f 93       	push	r18
 292:	3f 93       	push	r19
 294:	4f 93       	push	r20
 296:	5f 93       	push	r21
 298:	6f 93       	push	r22
 29a:	7f 93       	push	r23
 29c:	8f 93       	push	r24
 29e:	9f 93       	push	r25
 2a0:	af 93       	push	r26
 2a2:	bf 93       	push	r27
 2a4:	ef 93       	push	r30
 2a6:	ff 93       	push	r31
 2a8:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <_edata>
 2ac:	f0 91 61 00 	lds	r31, 0x0061	; 0x800061 <_edata+0x1>
 2b0:	09 95       	icall
 2b2:	ff 91       	pop	r31
 2b4:	ef 91       	pop	r30
 2b6:	bf 91       	pop	r27
 2b8:	af 91       	pop	r26
 2ba:	9f 91       	pop	r25
 2bc:	8f 91       	pop	r24
 2be:	7f 91       	pop	r23
 2c0:	6f 91       	pop	r22
 2c2:	5f 91       	pop	r21
 2c4:	4f 91       	pop	r20
 2c6:	3f 91       	pop	r19
 2c8:	2f 91       	pop	r18
 2ca:	0f 90       	pop	r0
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	0f 90       	pop	r0
 2d0:	1f 90       	pop	r1
 2d2:	18 95       	reti

Disassembly of section .text.EXTI0_fun:

00000308 <EXTI0_fun>:
#include <util/delay.h>


void EXTI0_fun	(void)
{
	DIO_voidSetPinValue(PORTC, PIN2, HIGH);
 308:	41 e0       	ldi	r20, 0x01	; 1
 30a:	62 e0       	ldi	r22, 0x02	; 2
 30c:	82 e0       	ldi	r24, 0x02	; 2
 30e:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 312:	2f e3       	ldi	r18, 0x3F	; 63
 314:	8d e0       	ldi	r24, 0x0D	; 13
 316:	93 e0       	ldi	r25, 0x03	; 3
 318:	21 50       	subi	r18, 0x01	; 1
 31a:	80 40       	sbci	r24, 0x00	; 0
 31c:	90 40       	sbci	r25, 0x00	; 0
 31e:	e1 f7       	brne	.-8      	; 0x318 <EXTI0_fun+0x10>
 320:	00 c0       	rjmp	.+0      	; 0x322 <EXTI0_fun+0x1a>
 322:	00 00       	nop
	_delay_ms(1000);
	DIO_voidSetPinValue(PORTC, PIN2, LOW);
 324:	40 e0       	ldi	r20, 0x00	; 0
 326:	62 e0       	ldi	r22, 0x02	; 2
 328:	82 e0       	ldi	r24, 0x02	; 2
 32a:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
 32e:	08 95       	ret

Disassembly of section .text.main:

000002d4 <main>:
int main(void)
{
		
	/* 	Initialization part					*/
	/*	D2 is Input and Pull-Up Pin			*/
	DIO_voidSetPinDirection(PORTD, PIN2, INPUT);
 2d4:	40 e0       	ldi	r20, 0x00	; 0
 2d6:	62 e0       	ldi	r22, 0x02	; 2
 2d8:	83 e0       	ldi	r24, 0x03	; 3
 2da:	0e 94 57 00 	call	0xae	; 0xae <_etext>
	DIO_voidSetPinValue(PORTD, PIN2, HIGH);
 2de:	41 e0       	ldi	r20, 0x01	; 1
 2e0:	62 e0       	ldi	r22, 0x02	; 2
 2e2:	83 e0       	ldi	r24, 0x03	; 3
 2e4:	0e 94 cd 00 	call	0x19a	; 0x19a <DIO_voidSetPinValue>
	
	/*	Call Back	*/
	EXTI0_SetCallBack(EXTI0_fun);
 2e8:	84 e8       	ldi	r24, 0x84	; 132
 2ea:	91 e0       	ldi	r25, 0x01	; 1
 2ec:	0e 94 b0 01 	call	0x360	; 0x360 <EXTI0_SetCallBack>
	
	/*	EXTI0 Init							*/
	EXTI0_voidInit();	
 2f0:	0e 94 98 01 	call	0x330	; 0x330 <EXTI0_voidInit>
	/*	Enable EXTI0						*/
	EXTI0_voidEnableInterrupt(); 	
 2f4:	0e 94 b9 01 	call	0x372	; 0x372 <EXTI0_voidEnableInterrupt>
	/*	GIE Enable							*/
	GIE_voidInterruptEnable(); 	
 2f8:	0e 94 b5 01 	call	0x36a	; 0x36a <GIE_voidInterruptEnable>
		
	
	
	/*	SET LED Pin Direction				*/
	DIO_voidSetPinDirection(PORTC, PIN2, OUTPUT);
 2fc:	41 e0       	ldi	r20, 0x01	; 1
 2fe:	62 e0       	ldi	r22, 0x02	; 2
 300:	82 e0       	ldi	r24, 0x02	; 2
 302:	0e 94 57 00 	call	0xae	; 0xae <_etext>
 306:	ff cf       	rjmp	.-2      	; 0x306 <main+0x32>

Disassembly of section .text.__dummy_fini:

00000382 <_fini>:
 382:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000384 <__funcs_on_exit>:
 384:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000386 <__simulator_exit>:
 386:	08 95       	ret

Disassembly of section .text.exit:

0000034a <exit>:
 34a:	ec 01       	movw	r28, r24
 34c:	0e 94 c2 01 	call	0x384	; 0x384 <__funcs_on_exit>
 350:	0e 94 c1 01 	call	0x382	; 0x382 <_fini>
 354:	ce 01       	movw	r24, r28
 356:	0e 94 c3 01 	call	0x386	; 0x386 <__simulator_exit>
 35a:	ce 01       	movw	r24, r28
 35c:	0e 94 bf 01 	call	0x37e	; 0x37e <_Exit>

Disassembly of section .text._Exit:

0000037e <_Exit>:
 37e:	0e 94 55 00 	call	0xaa	; 0xaa <_exit>
