<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>DispatchStage.h source code [llvm/llvm/include/llvm/MCA/Stages/DispatchStage.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::mca::DispatchStage "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MCA/Stages/DispatchStage.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>MCA</a>/<a href='./'>Stages</a>/<a href='DispatchStage.h.html'>DispatchStage.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===----------------------- DispatchStage.h --------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file models the dispatch component of an instruction pipeline.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// The DispatchStage is responsible for updating instruction dependencies</i></td></tr>
<tr><th id="13">13</th><td><i>/// and communicating to the simulated instruction scheduler that an instruction</i></td></tr>
<tr><th id="14">14</th><td><i>/// is ready to be scheduled for execution.</i></td></tr>
<tr><th id="15">15</th><td><i>///</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifndef</span> <span class="macro" data-ref="_M/LLVM_MCA_DISPATCH_STAGE_H">LLVM_MCA_DISPATCH_STAGE_H</span></u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/LLVM_MCA_DISPATCH_STAGE_H" data-ref="_M/LLVM_MCA_DISPATCH_STAGE_H">LLVM_MCA_DISPATCH_STAGE_H</dfn></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../HardwareUnits/RegisterFile.h.html">"llvm/MCA/HardwareUnits/RegisterFile.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../HardwareUnits/RetireControlUnit.h.html">"llvm/MCA/HardwareUnits/RetireControlUnit.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../Instruction.h.html">"llvm/MCA/Instruction.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="Stage.h.html">"llvm/MCA/Stages/Stage.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">mca</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>// Implements the hardware dispatch logic.</i></td></tr>
<tr><th id="32">32</th><td><i>//</i></td></tr>
<tr><th id="33">33</th><td><i>// This class is responsible for the dispatch stage, in which instructions are</i></td></tr>
<tr><th id="34">34</th><td><i>// dispatched in groups to the Scheduler.  An instruction can be dispatched if</i></td></tr>
<tr><th id="35">35</th><td><i>// the following conditions are met:</i></td></tr>
<tr><th id="36">36</th><td><i>//  1) There are enough entries in the reorder buffer (see class</i></td></tr>
<tr><th id="37">37</th><td><i>//     RetireControlUnit) to write the opcodes associated with the instruction.</i></td></tr>
<tr><th id="38">38</th><td><i>//  2) There are enough physical registers to rename output register operands.</i></td></tr>
<tr><th id="39">39</th><td><i>//  3) There are enough entries available in the used buffered resource(s).</i></td></tr>
<tr><th id="40">40</th><td><i>//</i></td></tr>
<tr><th id="41">41</th><td><i>// The number of micro opcodes that can be dispatched in one cycle is limited by</i></td></tr>
<tr><th id="42">42</th><td><i>// the value of field 'DispatchWidth'. A "dynamic dispatch stall" occurs when</i></td></tr>
<tr><th id="43">43</th><td><i>// processor resources are not available. Dispatch stall events are counted</i></td></tr>
<tr><th id="44">44</th><td><i>// during the entire execution of the code, and displayed by the performance</i></td></tr>
<tr><th id="45">45</th><td><i>// report when flag '-dispatch-stats' is specified.</i></td></tr>
<tr><th id="46">46</th><td><i>//</i></td></tr>
<tr><th id="47">47</th><td><i>// If the number of micro opcodes exceedes DispatchWidth, then the instruction</i></td></tr>
<tr><th id="48">48</th><td><i>// is dispatched in multiple cycles.</i></td></tr>
<tr><th id="49">49</th><td><b>class</b> <dfn class="type def" id="llvm::mca::DispatchStage" title='llvm::mca::DispatchStage' data-ref="llvm::mca::DispatchStage" data-ref-filename="llvm..mca..DispatchStage">DispatchStage</dfn> final : <b>public</b> <a class="type" href="Stage.h.html#llvm::mca::Stage" title='llvm::mca::Stage' data-ref="llvm::mca::Stage" data-ref-filename="llvm..mca..Stage">Stage</a> {</td></tr>
<tr><th id="50">50</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::DispatchStage::DispatchWidth" title='llvm::mca::DispatchStage::DispatchWidth' data-ref="llvm::mca::DispatchStage::DispatchWidth" data-ref-filename="llvm..mca..DispatchStage..DispatchWidth">DispatchWidth</dfn>;</td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::DispatchStage::AvailableEntries" title='llvm::mca::DispatchStage::AvailableEntries' data-ref="llvm::mca::DispatchStage::AvailableEntries" data-ref-filename="llvm..mca..DispatchStage..AvailableEntries">AvailableEntries</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::DispatchStage::CarryOver" title='llvm::mca::DispatchStage::CarryOver' data-ref="llvm::mca::DispatchStage::CarryOver" data-ref-filename="llvm..mca..DispatchStage..CarryOver">CarryOver</dfn>;</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> <dfn class="decl field" id="llvm::mca::DispatchStage::CarriedOver" title='llvm::mca::DispatchStage::CarriedOver' data-ref="llvm::mca::DispatchStage::CarriedOver" data-ref-filename="llvm..mca..DispatchStage..CarriedOver">CarriedOver</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <em>const</em> <a class="type" href="../../MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="decl field" id="llvm::mca::DispatchStage::STI" title='llvm::mca::DispatchStage::STI' data-ref="llvm::mca::DispatchStage::STI" data-ref-filename="llvm..mca..DispatchStage..STI">STI</dfn>;</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../HardwareUnits/RetireControlUnit.h.html#llvm::mca::RetireControlUnit" title='llvm::mca::RetireControlUnit' data-ref="llvm::mca::RetireControlUnit" data-ref-filename="llvm..mca..RetireControlUnit">RetireControlUnit</a> &amp;<dfn class="decl field" id="llvm::mca::DispatchStage::RCU" title='llvm::mca::DispatchStage::RCU' data-ref="llvm::mca::DispatchStage::RCU" data-ref-filename="llvm..mca..DispatchStage..RCU">RCU</dfn>;</td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../HardwareUnits/RegisterFile.h.html#llvm::mca::RegisterFile" title='llvm::mca::RegisterFile' data-ref="llvm::mca::RegisterFile" data-ref-filename="llvm..mca..RegisterFile">RegisterFile</a> &amp;<dfn class="decl field" id="llvm::mca::DispatchStage::PRF" title='llvm::mca::DispatchStage::PRF' data-ref="llvm::mca::DispatchStage::PRF" data-ref-filename="llvm..mca..DispatchStage..PRF">PRF</dfn>;</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE" title='llvm::mca::DispatchStage::checkRCU' data-ref="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage8checkRCUERKNS0_7InstRefE">checkRCU</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col5 decl" id="275IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="275IR" data-ref-filename="275IR">IR</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE" title='llvm::mca::DispatchStage::checkPRF' data-ref="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage8checkPRFERKNS0_7InstRefE">checkPRF</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col6 decl" id="276IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="276IR" data-ref-filename="276IR">IR</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE" title='llvm::mca::DispatchStage::canDispatch' data-ref="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage11canDispatchERKNS0_7InstRefE">canDispatch</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col7 decl" id="277IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="277IR" data-ref-filename="277IR">IR</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="decl fn" id="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE" title='llvm::mca::DispatchStage::dispatch' data-ref="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE" data-ref-filename="_ZN4llvm3mca13DispatchStage8dispatchENS0_7InstRefE">dispatch</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> <dfn class="local col8 decl" id="278IR" title='IR' data-type='llvm::mca::InstRef' data-ref="278IR" data-ref-filename="278IR">IR</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" title='llvm::mca::DispatchStage::notifyInstructionDispatched' data-ref="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj" data-ref-filename="_ZNK4llvm3mca13DispatchStage27notifyInstructionDispatchedERKNS0_7InstRefENS_8ArrayRefIjEEj">notifyInstructionDispatched</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col9 decl" id="279IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="279IR" data-ref-filename="279IR">IR</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                   <a class="type" href="../../ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="280UsedPhysRegs" title='UsedPhysRegs' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="280UsedPhysRegs" data-ref-filename="280UsedPhysRegs">UsedPhysRegs</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                   <em>unsigned</em> <dfn class="local col1 decl" id="281uOps" title='uOps' data-type='unsigned int' data-ref="281uOps" data-ref-filename="281uOps">uOps</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>public</b>:</td></tr>
<tr><th id="68">68</th><td>  <dfn class="decl fn" id="_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE" title='llvm::mca::DispatchStage::DispatchStage' data-ref="_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE" data-ref-filename="_ZN4llvm3mca13DispatchStageC1ERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoEjRNS0_17RetireControlUnitERNS0_12RegisterFileE">DispatchStage</dfn>(<em>const</em> <a class="type" href="../../MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" data-ref-filename="llvm..MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="282Subtarget" title='Subtarget' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="282Subtarget" data-ref-filename="282Subtarget">Subtarget</dfn>, <em>const</em> <a class="type" href="../../MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" data-ref-filename="llvm..MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col3 decl" id="283MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="283MRI" data-ref-filename="283MRI">MRI</dfn>,</td></tr>
<tr><th id="69">69</th><td>                <em>unsigned</em> <dfn class="local col4 decl" id="284MaxDispatchWidth" title='MaxDispatchWidth' data-type='unsigned int' data-ref="284MaxDispatchWidth" data-ref-filename="284MaxDispatchWidth">MaxDispatchWidth</dfn>, <a class="type" href="../HardwareUnits/RetireControlUnit.h.html#llvm::mca::RetireControlUnit" title='llvm::mca::RetireControlUnit' data-ref="llvm::mca::RetireControlUnit" data-ref-filename="llvm..mca..RetireControlUnit">RetireControlUnit</a> &amp;<dfn class="local col5 decl" id="285R" title='R' data-type='llvm::mca::RetireControlUnit &amp;' data-ref="285R" data-ref-filename="285R">R</dfn>,</td></tr>
<tr><th id="70">70</th><td>                <a class="type" href="../HardwareUnits/RegisterFile.h.html#llvm::mca::RegisterFile" title='llvm::mca::RegisterFile' data-ref="llvm::mca::RegisterFile" data-ref-filename="llvm..mca..RegisterFile">RegisterFile</a> &amp;<dfn class="local col6 decl" id="286F" title='F' data-type='llvm::mca::RegisterFile &amp;' data-ref="286F" data-ref-filename="286F">F</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE" title='llvm::mca::DispatchStage::isAvailable' data-ref="_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca13DispatchStage11isAvailableERKNS0_7InstRefE">isAvailable</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col7 decl" id="287IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="287IR" data-ref-filename="287IR">IR</dfn>) <em>const</em> override;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i>// The dispatch logic internally doesn't buffer instructions. So there is</i></td></tr>
<tr><th id="75">75</th><td><i>  // never work to do at the beginning of every cycle.</i></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm3mca13DispatchStage17hasWorkToCompleteEv" title='llvm::mca::DispatchStage::hasWorkToComplete' data-ref="_ZNK4llvm3mca13DispatchStage17hasWorkToCompleteEv" data-ref-filename="_ZNK4llvm3mca13DispatchStage17hasWorkToCompleteEv">hasWorkToComplete</dfn>() <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="virtual decl fn" id="_ZN4llvm3mca13DispatchStage10cycleStartEv" title='llvm::mca::DispatchStage::cycleStart' data-ref="_ZN4llvm3mca13DispatchStage10cycleStartEv" data-ref-filename="_ZN4llvm3mca13DispatchStage10cycleStartEv">cycleStart</dfn>() override;</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="virtual decl fn" id="_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE" title='llvm::mca::DispatchStage::execute' data-ref="_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca13DispatchStage7executeERNS0_7InstRefE">execute</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col8 decl" id="288IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="288IR" data-ref-filename="288IR">IR</dfn>) override;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#<span data-ppcond="80">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="81">81</th><td>  <em>void</em> dump() <em>const</em>;</td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="80">endif</span></u></td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td>} <i>// namespace mca</i></td></tr>
<tr><th id="85">85</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="18">endif</span> // LLVM_MCA_DISPATCH_STAGE_H</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/MCA/Context.cpp.html'>llvm/llvm/lib/MCA/Context.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>