{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699344691132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699344691132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:11:30 2023 " "Processing started: Tue Nov 07 09:11:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699344691132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344691132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP5 -c PROJET " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344691132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699344691542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699344691542 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344698494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:41 Progress: Loading MODULE_analog/hello_adc.qsys " "2023.11.07.09:11:41 Progress: Loading MODULE_analog/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344701349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:41 Progress: Reading input file " "2023.11.07.09:11:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344701827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:41 Progress: Adding adc_control_core \[altera_modular_adc 21.1\] " "2023.11.07.09:11:41 Progress: Adding adc_control_core \[altera_modular_adc 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344701891 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_control_core: Used altera_modular_adc 20.1 (instead of 21.1) " "Adc_control_core: Used altera_modular_adc 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344702404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:42 Progress: Parameterizing module adc_control_core " "2023.11.07.09:11:42 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344702404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:42 Progress: Adding altpll \[altpll 21.1\] " "2023.11.07.09:11:42 Progress: Adding altpll \[altpll 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344702412 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll: Used altpll 20.1 (instead of 21.1) " "Altpll: Used altpll 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Parameterizing module altpll " "2023.11.07.09:11:43 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Adding clk_50 \[clock_source 21.1\] " "2023.11.07.09:11:43 Progress: Adding clk_50 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703291 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 20.1 (instead of 21.1) " "Clk_50: Used clock_source 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Parameterizing module clk_50 " "2023.11.07.09:11:43 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Adding clock_bridge \[altera_clock_bridge 21.1\] " "2023.11.07.09:11:43 Progress: Adding clock_bridge \[altera_clock_bridge 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703371 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge: Used altera_clock_bridge 20.1 (instead of 21.1) " "Clock_bridge: Used altera_clock_bridge 20.1 (instead of 21.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Parameterizing module clock_bridge " "2023.11.07.09:11:43 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Building connections " "2023.11.07.09:11:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Parameterizing connections " "2023.11.07.09:11:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:43 Progress: Validating " "2023.11.07.09:11:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344703443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.07.09:11:44 Progress: Done reading input file " "2023.11.07.09:11:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344704211 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344704723 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344704723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344705360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344706739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344707759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344707799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344707848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344707856 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344708665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_breadboard/principal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_breadboard/principal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "MODULE_breadboard/principal.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/principal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344708714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344708714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_breadboard/finbouton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_breadboard/finbouton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finbouton-BEHAVIOR " "Found design unit 1: finbouton-BEHAVIOR" {  } { { "MODULE_breadboard/finbouton.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709372 ""} { "Info" "ISGN_ENTITY_NAME" "1 finbouton " "Found entity 1: finbouton" {  } { { "MODULE_breadboard/finbouton.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/finbouton.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_breadboard/compteur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_breadboard/compteur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "MODULE_breadboard/compteur.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/compteur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Found entity 1: FINAL" {  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_hex/hex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_hex/hex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX " "Found entity 1: HEX" {  } { { "MODULE_hex/HEX.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fs1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fs1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FS1 " "Found entity 1: FS1" {  } { { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/ultrason.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_ultrason/ultrason.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ultrason " "Found entity 1: ultrason" {  } { { "MODULE_ultrason/ultrason.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/trigger_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/trigger_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_generator-Behavioral " "Found design unit 1: trigger_generator-Behavioral" {  } { { "MODULE_ultrason/trigger_generator.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709428 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_generator " "Found entity 1: trigger_generator" {  } { { "MODULE_ultrason/trigger_generator.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/trigger_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/measurement_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/measurement_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measurement_cal-Behavioral " "Found design unit 1: measurement_cal-Behavioral" {  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709436 ""} { "Info" "ISGN_ENTITY_NAME" "1 measurement_cal " "Found entity 1: measurement_cal" {  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/mdist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/mdist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mdist-bdf_type " "Found design unit 1: mdist-bdf_type" {  } { { "MODULE_ultrason/mdist.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709444 ""} { "Info" "ISGN_ENTITY_NAME" "1 mdist " "Found entity 1: mdist" {  } { { "MODULE_ultrason/mdist.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/mdist.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/machine_liftcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/machine_liftcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 machine_LIFTCONTROL-Behavioral " "Found design unit 1: machine_LIFTCONTROL-Behavioral" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709453 ""} { "Info" "ISGN_ENTITY_NAME" "1 machine_LIFTCONTROL " "Found entity 1: machine_LIFTCONTROL" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Found design unit 1: counter-Behavioral" {  } { { "MODULE_ultrason/counter.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709460 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "MODULE_ultrason/counter.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ultrason/binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ultrason/binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-Behavioral " "Found design unit 1: binary_to_bcd-Behavioral" {  } { { "MODULE_ultrason/binary_to_bcd.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709469 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "MODULE_ultrason/binary_to_bcd.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/binary_to_bcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/porte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/porte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porte-BEHAVIOR " "Found design unit 1: porte-BEHAVIOR" {  } { { "MODULE_porte/porte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709477 ""} { "Info" "ISGN_ENTITY_NAME" "1 porte " "Found entity 1: porte" {  } { { "MODULE_porte/porte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/porte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/isarrived2sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/isarrived2sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IsArrived2sec-BEHAVIOR " "Found design unit 1: IsArrived2sec-BEHAVIOR" {  } { { "MODULE_porte/IsArrived2sec.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709484 ""} { "Info" "ISGN_ENTITY_NAME" "1 IsArrived2sec " "Found entity 1: IsArrived2sec" {  } { { "MODULE_porte/IsArrived2sec.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/IsArrived2sec.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/cycleportefermee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/cycleportefermee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclePorteFermee-BEHAVIOR " "Found design unit 1: cyclePorteFermee-BEHAVIOR" {  } { { "MODULE_porte/cyclePorteFermee.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709492 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclePorteFermee " "Found entity 1: cyclePorteFermee" {  } { { "MODULE_porte/cyclePorteFermee.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorteFermee.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/cycleporte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_porte/cycleporte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclePorte-BEHAVIOR " "Found design unit 1: cyclePorte-BEHAVIOR" {  } { { "MODULE_porte/cyclePorte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709492 ""} { "Info" "ISGN_ENTITY_NAME" "1 cyclePorte " "Found entity 1: cyclePorte" {  } { { "MODULE_porte/cyclePorte.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/cyclePorte.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_porte/animation_porte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_porte/animation_porte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 animation_porte " "Found entity 1: animation_porte" {  } { { "MODULE_porte/animation_porte.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ascenceurmdp/msmdpsmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ascenceurmdp/msmdpsmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSMdpsmf-BEHAVIOR " "Found design unit 1: MSMdpsmf-BEHAVIOR" {  } { { "MODULE_ascenceurmdp/MSMdpsmf.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709509 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSMdpsmf " "Found entity 1: MSMdpsmf" {  } { { "MODULE_ascenceurmdp/MSMdpsmf.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/MSMdpsmf.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_ascenceurmdp/fs2mdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_ascenceurmdp/fs2mdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FS2MDP-BEHAVIOR " "Found design unit 1: FS2MDP-BEHAVIOR" {  } { { "MODULE_ascenceurmdp/FS2MDP.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709509 ""} { "Info" "ISGN_ENTITY_NAME" "1 FS2MDP " "Found entity 1: FS2MDP" {  } { { "MODULE_ascenceurmdp/FS2MDP.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ascenceurmdp/FS2MDP.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_redescente/module_retour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_redescente/module_retour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 module_retour-BEHAVIOR " "Found design unit 1: module_retour-BEHAVIOR" {  } { { "MODULE_redescente/module_retour.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709516 ""} { "Info" "ISGN_ENTITY_NAME" "1 module_retour " "Found entity 1: module_retour" {  } { { "MODULE_redescente/module_retour.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_redescente/module_retour.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_hex/buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_hex/buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer-BEHAVIOR " "Found design unit 1: Buzzer-BEHAVIOR" {  } { { "MODULE_hex/Buzzer.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709528 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "MODULE_hex/Buzzer.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/Buzzer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_hex/afficheurhex0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_hex/afficheurhex0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AfficheurHEX0-BEHAVIOR " "Found design unit 1: AfficheurHEX0-BEHAVIOR" {  } { { "MODULE_hex/AfficheurHEX0.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709533 ""} { "Info" "ISGN_ENTITY_NAME" "1 AfficheurHEX0 " "Found entity 1: AfficheurHEX0" {  } { { "MODULE_hex/AfficheurHEX0.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/AfficheurHEX0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_a2/a2led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_a2/a2led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A2LED-BEHAVIOR " "Found design unit 1: A2LED-BEHAVIOR" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709541 ""} { "Info" "ISGN_ENTITY_NAME" "1 A2LED " "Found entity 1: A2LED" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_urgence/urgence.bdf 1 1 " "Found 1 design units, including 1 entities, in source file module_urgence/urgence.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 urgence " "Found entity 1: urgence" {  } { { "MODULE_urgence/urgence.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/urgence.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_urgence/etat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_urgence/etat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etat-BEHAVIOR " "Found design unit 1: etat-BEHAVIOR" {  } { { "MODULE_urgence/etat.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709557 ""} { "Info" "ISGN_ENTITY_NAME" "1 etat " "Found entity 1: etat" {  } { { "MODULE_urgence/etat.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clkbuzzshort.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clkbuzzshort.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKBUZZSHORT-Behavioral " "Found design unit 1: CLKBUZZSHORT-Behavioral" {  } { { "MODULE_clocks/CLKBUZZSHORT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709557 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKBUZZSHORT " "Found entity 1: CLKBUZZSHORT" {  } { { "MODULE_clocks/CLKBUZZSHORT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK10-Behavioral " "Found design unit 1: CLK10-Behavioral" {  } { { "MODULE_clocks/CLK10.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709565 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK10 " "Found entity 1: CLK10" {  } { { "MODULE_clocks/CLK10.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK5-Behavioral " "Found design unit 1: CLK5-Behavioral" {  } { { "MODULE_clocks/CLK5.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709565 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK5 " "Found entity 1: CLK5" {  } { { "MODULE_clocks/CLK5.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK2-Behavioral " "Found design unit 1: CLK2-Behavioral" {  } { { "MODULE_clocks/CLK2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709573 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK2 " "Found entity 1: CLK2" {  } { { "MODULE_clocks/CLK2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clkanim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clkanim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKANIM-Behavioral " "Found design unit 1: CLKANIM-Behavioral" {  } { { "MODULE_clocks/CLKANIM.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709581 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKANIM " "Found entity 1: CLKANIM" {  } { { "MODULE_clocks/CLKANIM.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk1s2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk1s2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK1S2-Behavioral " "Found design unit 1: CLK1S2-Behavioral" {  } { { "MODULE_clocks/CLK1S2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1S2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709581 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK1S2 " "Found entity 1: CLK1S2" {  } { { "MODULE_clocks/CLK1S2.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1S2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK1-Behavioral " "Found design unit 1: CLK1-Behavioral" {  } { { "MODULE_clocks/CLK1.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709589 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK1 " "Found entity 1: CLK1" {  } { { "MODULE_clocks/CLK1.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_clocks/clk_pot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_clocks/clk_pot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_POT-Behavioral " "Found design unit 1: CLK_POT-Behavioral" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709597 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_POT " "Found entity 1: CLK_POT" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_analog/adc_to_4msb_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_analog/adc_to_4msb_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_to_4MSB_bits-A " "Found design unit 1: ADC_to_4MSB_bits-A" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_to_4MSB_bits " "Found entity 1: ADC_to_4MSB_bits" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_analog/adc_sample_to_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file module_analog/adc_sample_to_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_out-A " "Found design unit 1: adc_sample_to_out-A" {  } { { "MODULE_analog/adc_sample_to_out.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709613 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_out " "Found entity 1: adc_sample_to_out" {  } { { "MODULE_analog/adc_sample_to_out.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/adc_sample_to_out.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709621 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1699344709637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hello_adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709693 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709693 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709693 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344709693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344709693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL " "Elaborating entity \"FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699344710151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS2MDP FS2MDP:inst47 " "Elaborating entity \"FS2MDP\" for hierarchy \"FS2MDP:inst47\"" {  } { { "FINAL.bdf" "inst47" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 208 904 1080 448 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK1 CLK1:inst4 " "Elaborating entity \"CLK1\" for hierarchy \"CLK1:inst4\"" {  } { { "FINAL.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 232 240 392 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FS1 FS1:inst32 " "Elaborating entity \"FS1\" for hierarchy \"FS1:inst32\"" {  } { { "FINAL.bdf" "inst32" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710215 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CLK1 inst10 " "Block or symbol \"CLK1\" of instance \"inst10\" overlaps another block or symbol" {  } { { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 368 200 352 448 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1699344710223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2LED FS1:inst32\|A2LED:inst " "Elaborating entity \"A2LED\" for hierarchy \"FS1:inst32\|A2LED:inst\"" {  } { { "FS1.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 32 200 344 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK5 FS1:inst32\|CLK5:inst11 " "Elaborating entity \"CLK5\" for hierarchy \"FS1:inst32\|CLK5:inst11\"" {  } { { "FS1.bdf" "inst11" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 248 24 176 328 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_POT FS1:inst32\|CLK_POT:inst8 " "Elaborating entity \"CLK_POT\" for hierarchy \"FS1:inst32\|CLK_POT:inst8\"" {  } { { "FS1.bdf" "inst8" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 440 312 552 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_to_4MSB_bits FS1:inst32\|ADC_to_4MSB_bits:inst1 " "Elaborating entity \"ADC_to_4MSB_bits\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\"" {  } { { "FS1.bdf" "inst1" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel ADC_to_4MSB_bits.vhd(58) " "Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(58): object \"cur_channel\" assigned a value but never read" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699344710279 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ones ADC_to_4MSB_bits.vhd(68) " "Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(68): object \"ones\" assigned a value but never read" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699344710279 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tenths ADC_to_4MSB_bits.vhd(69) " "Verilog HDL or VHDL warning at ADC_to_4MSB_bits.vhd(69): object \"tenths\" assigned a value but never read" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699344710279 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample_to_out FS1:inst32\|ADC_to_4MSB_bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv " "Elaborating entity \"adc_sample_to_out\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|adc_sample_to_out:adc_sample_to_out_conv\"" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "adc_sample_to_out_conv" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\"" {  } { { "MODULE_analog/ADC_to_4MSB_bits.vhd" "qsys_u0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "db/ip/hello_adc/hello_adc.v" "adc_control_core" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "control_internal" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699344710335 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710375 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699344710375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344710624 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699344710624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344710688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344710688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344710704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344710704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344710728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344710728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344710784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344710784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344710848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344710848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344710896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344710896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "db/ip/hello_adc/hello_adc.v" "altpll" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "stdsync2" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344710976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "dffpipe3" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "sd1" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hello_adc/hello_adc.v" "rst_controller" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "urgence urgence:inst11 " "Elaborating entity \"urgence\" for hierarchy \"urgence:inst11\"" {  } { { "FINAL.bdf" "inst11" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 840 1072 1224 936 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etat urgence:inst11\|etat:inst4 " "Elaborating entity \"etat\" for hierarchy \"urgence:inst11\|etat:inst4\"" {  } { { "MODULE_urgence/urgence.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/urgence.bdf" { { 136 768 944 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSMdpsmf MSMdpsmf:inst42 " "Elaborating entity \"MSMdpsmf\" for hierarchy \"MSMdpsmf:inst42\"" {  } { { "FINAL.bdf" "inst42" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 424 432 584 568 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_retour module_retour:inst " "Elaborating entity \"module_retour\" for hierarchy \"module_retour:inst\"" {  } { { "FINAL.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { -88 864 1016 24 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK10 CLK10:inst3 " "Elaborating entity \"CLK10\" for hierarchy \"CLK10:inst3\"" {  } { { "FINAL.bdf" "inst3" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { -64 560 712 16 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation_porte animation_porte:inst53 " "Elaborating entity \"animation_porte\" for hierarchy \"animation_porte:inst53\"" {  } { { "FINAL.bdf" "inst53" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { -456 1352 1640 -72 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porte animation_porte:inst53\|porte:inst14 " "Elaborating entity \"porte\" for hierarchy \"animation_porte:inst53\|porte:inst14\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst14" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 472 1432 1592 616 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKANIM animation_porte:inst53\|CLKANIM:inst9 " "Elaborating entity \"CLKANIM\" for hierarchy \"animation_porte:inst53\|CLKANIM:inst9\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst9" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 240 1176 1328 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyclePorte animation_porte:inst53\|cyclePorte:cyclePortePorte " "Elaborating entity \"cyclePorte\" for hierarchy \"animation_porte:inst53\|cyclePorte:cyclePortePorte\"" {  } { { "MODULE_porte/animation_porte.bdf" "cyclePortePorte" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 504 1080 1248 648 "cyclePortePorte" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyclePorteFermee animation_porte:inst53\|cyclePorteFermee:fermeture " "Elaborating entity \"cyclePorteFermee\" for hierarchy \"animation_porte:inst53\|cyclePorteFermee:fermeture\"" {  } { { "MODULE_porte/animation_porte.bdf" "fermeture" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 224 616 768 560 "fermeture" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IsArrived2sec animation_porte:inst53\|IsArrived2sec:isarrivee " "Elaborating entity \"IsArrived2sec\" for hierarchy \"animation_porte:inst53\|IsArrived2sec:isarrivee\"" {  } { { "MODULE_porte/animation_porte.bdf" "isarrivee" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 560 624 816 800 "isarrivee" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK2 animation_porte:inst53\|CLK2:inst4 " "Elaborating entity \"CLK2\" for hierarchy \"animation_porte:inst53\|CLK2:inst4\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 752 392 544 832 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrason animation_porte:inst53\|ultrason:inst12 " "Elaborating entity \"ultrason\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\"" {  } { { "MODULE_porte/animation_porte.bdf" "inst12" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_porte/animation_porte.bdf" { { 896 776 936 992 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_generator animation_porte:inst53\|ultrason:inst12\|trigger_generator:inst4 " "Elaborating entity \"trigger_generator\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|trigger_generator:inst4\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst4" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 384 400 584 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mdist animation_porte:inst53\|ultrason:inst12\|mdist:inst3 " "Elaborating entity \"mdist\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|mdist:inst3\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst3" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 208 232 376 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine_LIFTCONTROL animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7 " "Elaborating entity \"machine_LIFTCONTROL\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst7" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 144 1840 2080 256 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd animation_porte:inst53\|ultrason:inst12\|binary_to_bcd:inst5 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|binary_to_bcd:inst5\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst5" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 168 1312 1536 280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measurement_cal animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst " "Elaborating entity \"measurement_cal\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 192 920 1192 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter animation_porte:inst53\|ultrason:inst12\|counter:inst1 " "Elaborating entity \"counter\" for hierarchy \"animation_porte:inst53\|ultrason:inst12\|counter:inst1\"" {  } { { "MODULE_ultrason/ultrason.bdf" "inst1" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/ultrason.bdf" { { 208 480 728 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:inst33 " "Elaborating entity \"HEX\" for hierarchy \"HEX:inst33\"" {  } { { "FINAL.bdf" "inst33" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 32 1568 1736 256 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 HEX:inst33\|7447:inst2 " "Elaborating entity \"7447\" for hierarchy \"HEX:inst33\|7447:inst2\"" {  } { { "MODULE_hex/HEX.bdf" "inst2" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 152 728 848 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HEX:inst33\|7447:inst2 " "Elaborated megafunction instantiation \"HEX:inst33\|7447:inst2\"" {  } { { "MODULE_hex/HEX.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 152 728 848 312 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AfficheurHEX0 HEX:inst33\|AfficheurHEX0:inst " "Elaborating entity \"AfficheurHEX0\" for hierarchy \"HEX:inst33\|AfficheurHEX0:inst\"" {  } { { "MODULE_hex/HEX.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 136 464 600 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer HEX:inst33\|Buzzer:inst9 " "Elaborating entity \"Buzzer\" for hierarchy \"HEX:inst33\|Buzzer:inst9\"" {  } { { "MODULE_hex/HEX.bdf" "inst9" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_hex/HEX.bdf" { { 376 456 608 584 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKBUZZSHORT CLKBUZZSHORT:inst38 " "Elaborating entity \"CLKBUZZSHORT\" for hierarchy \"CLKBUZZSHORT:inst38\"" {  } { { "FINAL.bdf" "inst38" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 208 1408 1560 288 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "principal principal:inst24 " "Elaborating entity \"principal\" for hierarchy \"principal:inst24\"" {  } { { "FINAL.bdf" "inst24" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 280 -776 -632 472 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finbouton principal:inst24\|finbouton:inst " "Elaborating entity \"finbouton\" for hierarchy \"principal:inst24\|finbouton:inst\"" {  } { { "MODULE_breadboard/principal.bdf" "inst" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_breadboard/principal.bdf" { { 120 568 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344711363 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344711659 "|FINAL|FS1:inst32|ADC_to_4MSB_bits:inst1|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699344711659 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699344711659 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FS1:inst32\|CLK_POT:inst8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FS1:inst32\|CLK_POT:inst8\|Mult0\"" {  } { { "MODULE_clocks/CLK_POT.vhd" "Mult0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344712678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FS1:inst32\|CLK_POT:inst8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FS1:inst32\|CLK_POT:inst8\|Div0\"" {  } { { "MODULE_clocks/CLK_POT.vhd" "Div0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344712678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|Mult0\"" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "Mult0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344712678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|Mult0\"" {  } { { "MODULE_ultrason/measurement_cal.vhd" "Mult0" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 80 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344712678 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699344712678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\"" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344712766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0 " "Instantiated megafunction \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712766 ""}  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699344712766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|multcore:mult_core FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344712798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344712814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344712846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3vg " "Found entity 1: add_sub_3vg" {  } { { "db/add_sub_3vg.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_3vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344712886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344712886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|altshift:external_latency_ffs FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344712910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0\"" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344712982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0 " "Instantiated megafunction \"FS1:inst32\|CLK_POT:inst8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344712982 ""}  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699344712982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344713287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Instantiated megafunction \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713287 ""}  } { { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699344713287 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344713303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344713311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|machine_LIFTCONTROL:inst7\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/softecole/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "MODULE_ultrason/machine_LIFTCONTROL.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/machine_LIFTCONTROL.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344713319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0\"" {  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344713343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"animation_porte:inst53\|ultrason:inst12\|measurement_cal:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699344713343 ""}  } { { "MODULE_ultrason/measurement_cal.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/measurement_cal.vhd" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699344713343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_prs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_prs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_prs " "Found entity 1: mult_prs" {  } { { "db/mult_prs.tdf" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/mult_prs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699344713383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344713383 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "198 " "Ignored 198 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "22 " "Ignored 22 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1699344713832 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "176 " "Ignored 176 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699344713832 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699344713832 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MODULE_ultrason/counter.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_ultrason/counter.vhd" 9 -1 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699344713840 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699344713840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699344714930 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 " "61 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699344715782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.map.smsg " "Generated suppressed messages file C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344716032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699344716442 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699344716442 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PotentioAB17 " "No output dependent on input pin \"PotentioAB17\"" {  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 616 -288 -120 632 "PotentioAB17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699344716883 "|FINAL|PotentioAB17"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699344716883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2265 " "Implemented 2265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699344716886 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699344716886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2176 " "Implemented 2176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699344716886 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699344716886 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699344716886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699344716886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699344716943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:11:56 2023 " "Processing ended: Tue Nov 07 09:11:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699344716943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699344716943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699344716943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699344716943 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699344718960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699344718960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:11:58 2023 " "Processing started: Tue Nov 07 09:11:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699344718960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699344718960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TP5 -c PROJET " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699344718960 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699344720216 ""}
{ "Info" "0" "" "Project  = TP5" {  } {  } 0 0 "Project  = TP5" 0 0 "Fitter" 0 0 1699344720216 ""}
{ "Info" "0" "" "Revision = PROJET" {  } {  } 0 0 "Revision = PROJET" 0 0 "Fitter" 0 0 1699344720216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699344720331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699344720332 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PROJET 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PROJET\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699344720349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699344720376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699344720376 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1699344720503 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1699344720503 ""}  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1699344720503 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699344720776 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699344720808 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699344721105 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699344721105 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699344721147 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699344721147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699344721147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699344721147 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1699344721147 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/softecole/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699344721147 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699344721147 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699344721162 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699344722336 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699344722336 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1699344722336 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699344722346 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722348 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722348 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722348 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] keeper " "Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] register " "Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722350 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722350 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 61 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] pin " "Ignored filter at altera_modular_adc_control.sdc(61): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 61 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 73 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344722358 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1699344722358 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699344722366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699344722366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699344722366 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datab  to: combout " "Cell: inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344722374 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344722374 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699344722374 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699344722383 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699344722383 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699344722383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FS1:inst32\|A2LED:inst\|LED " "Destination node FS1:inst32\|A2LED:inst\|LED" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FS1:inst32\|CLK_POT:inst8\|out_pulse " "Destination node FS1:inst32\|CLK_POT:inst8\|out_pulse" {  } { { "MODULE_clocks/CLK_POT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK_POT.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Destination node inst15" {  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 240 144 208 288 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 248 -1416 -1248 264 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 5034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 240 144 208 288 "inst15" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKBUZZSHORT:inst38\|out_pulse  " "Automatically promoted node CLKBUZZSHORT:inst38\|out_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "MODULE_clocks/CLKBUZZSHORT.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKBUZZSHORT.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 424 656 720 472 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "Automatically promoted node animation_porte:inst53\|CLKANIM:inst9\|out_pulse " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "MODULE_clocks/CLKANIM.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLKANIM.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst44  " "Automatically promoted node inst44 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FS1:inst32\|A2LED:inst\|fstate.relache2maintenanceactive " "Destination node FS1:inst32\|A2LED:inst\|fstate.relache2maintenanceactive" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "urgence:inst11\|CLK1:inst\|out_pulse " "Destination node urgence:inst11\|CLK1:inst\|out_pulse" {  } { { "MODULE_clocks/CLK1.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK1.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FS1:inst32\|A2LED:inst\|fstate.relache1 " "Destination node FS1:inst32\|A2LED:inst\|fstate.relache1" {  } { { "MODULE_A2/A2LED.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_A2/A2LED.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "urgence:inst11\|etat:inst4\|Selector0~0 " "Destination node urgence:inst11\|etat:inst4\|Selector0~0" {  } { { "MODULE_urgence/etat.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 2011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "urgence:inst11\|etat:inst4\|Selector1~0 " "Destination node urgence:inst11\|etat:inst4\|Selector1~0" {  } { { "MODULE_urgence/etat.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_urgence/etat.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 2182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FS1:inst32\|CLK5:inst11\|out_pulse " "Destination node FS1:inst32\|CLK5:inst11\|out_pulse" {  } { { "MODULE_clocks/CLK5.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK5:inst43\|out_pulse " "Destination node CLK5:inst43\|out_pulse" {  } { { "MODULE_clocks/CLK5.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_clocks/CLK5.vhd" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699344722525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699344722525 ""}  } { { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 400 128 192 448 "inst44" "" } } } } { "temporary_test_loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699344722525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699344723034 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699344723034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699344723034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699344723042 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699344723050 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699344723050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699344723147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699344723149 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699344723149 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7 compensate_clock 0 " "PLL \"FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 151 -1 0 } } { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/hello_adc_altpll.v" 295 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/hello_adc.v" 71 0 0 } } { "MODULE_analog/ADC_to_4MSB_bits.vhd" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/MODULE_analog/ADC_to_4MSB_bits.vhd" 126 0 0 } } { "FS1.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FS1.bdf" { { 464 24 248 544 "inst1" "" } } } } { "FINAL.bdf" "" { Schematic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/FINAL.bdf" { { 544 88 352 672 "inst32" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1699344723257 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699344723406 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699344723423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699344724650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699344725124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699344725164 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699344729216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699344729216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699344729942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699344731920 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699344731920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699344733469 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699344733469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699344733469 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.72 " "Total time spent on timing analysis during the Fitter is 1.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699344733653 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699344733677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699344734299 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699344734300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699344735176 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699344735876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.fit.smsg " "Generated suppressed messages file C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/output_files/PROJET.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699344736706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 60 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5967 " "Peak virtual memory: 5967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699344737291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:12:17 2023 " "Processing ended: Tue Nov 07 09:12:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699344737291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699344737291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699344737291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699344737291 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699344738558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699344738559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:12:18 2023 " "Processing started: Tue Nov 07 09:12:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699344738559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699344738559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TP5 -c PROJET " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699344738559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699344738803 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699344740177 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699344740274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699344741154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:12:21 2023 " "Processing ended: Tue Nov 07 09:12:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699344741154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699344741154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699344741154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699344741154 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699344741873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699344742476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699344742476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:12:22 2023 " "Processing started: Tue Nov 07 09:12:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699344742476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699344742476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TP5 -c PROJET " "Command: quartus_sta TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699344742476 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699344742587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1699344742749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699344742749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344742772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344742772 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1699344743031 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1699344743031 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1699344743031 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743038 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743038 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743038 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] keeper " "Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] could not be matched with a keeper" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] register " "Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] could not be matched with a register" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\]" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743046 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 61 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] pin " "Ignored filter at altera_modular_adc_control.sdc(61): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] could not be matched with a pin" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 61 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 73 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0" {  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1699344743054 ""}  } { { "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" "" { Text "C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/db/ip/hello_adc/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1699344743054 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/softecole/intelfpga_lite/projects/tp5/db/ip/hello_adc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699344743062 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743070 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clock Clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699344743070 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699344743070 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\} \{inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1699344743070 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344743070 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743070 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK1:inst4\|out_pulse CLK1:inst4\|out_pulse " "create_clock -period 1.000 -name CLK1:inst4\|out_pulse CLK1:inst4\|out_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699344743073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name animation_porte:inst53\|CLKANIM:inst9\|out_pulse animation_porte:inst53\|CLKANIM:inst9\|out_pulse " "create_clock -period 1.000 -name animation_porte:inst53\|CLKANIM:inst9\|out_pulse animation_porte:inst53\|CLKANIM:inst9\|out_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699344743073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKBUZZSHORT:inst38\|out_pulse CLKBUZZSHORT:inst38\|out_pulse " "create_clock -period 1.000 -name CLKBUZZSHORT:inst38\|out_pulse CLKBUZZSHORT:inst38\|out_pulse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699344743073 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344743073 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datad  to: combout " "Cell: inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344743078 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344743078 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699344743078 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699344743078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344743078 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699344743078 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699344743095 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1699344743111 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699344743118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -40.140 " "Worst-case setup slack is -40.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -40.140            -438.274 Clock  " "  -40.140            -438.274 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.884             -21.030 CLK1:inst4\|out_pulse  " "   -2.884             -21.030 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161             -12.792 CLKBUZZSHORT:inst38\|out_pulse  " "   -2.161             -12.792 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358              -4.527 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.358              -4.527 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.628               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   14.628               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 Clock  " "    0.340               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "    0.340               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK1:inst4\|out_pulse  " "    0.341               0.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLKBUZZSHORT:inst38\|out_pulse  " "    0.341               0.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.424               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.260 " "Worst-case recovery slack is -1.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.260             -70.556 Clock  " "   -1.260             -70.556 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.194               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.194               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.801 " "Worst-case removal slack is 0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.801               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.207               0.000 Clock  " "    1.207               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CLK1:inst4\|out_pulse  " "   -1.403             -11.224 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.635               0.000 Clock  " "    9.635               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.718               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.575               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344743143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344743143 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344743151 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344743151 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699344743159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699344743183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699344744116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datad  to: combout " "Cell: inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344744252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344744252 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699344744252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344744252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699344744268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.055 " "Worst-case setup slack is -35.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.055            -369.340 Clock  " "  -35.055            -369.340 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.652             -18.976 CLK1:inst4\|out_pulse  " "   -2.652             -18.976 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.936             -11.131 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.936             -11.131 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.186              -3.900 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.186              -3.900 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.046               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   15.046               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 Clock  " "    0.305               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLK1:inst4\|out_pulse  " "    0.306               0.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLKBUZZSHORT:inst38\|out_pulse  " "    0.306               0.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "    0.306               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.343               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.044 " "Worst-case recovery slack is -1.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044             -58.479 Clock  " "   -1.044             -58.479 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.302               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   18.302               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.699 " "Worst-case removal slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.699               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100               0.000 Clock  " "    1.100               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.403             -14.030 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 CLK1:inst4\|out_pulse  " "   -1.403             -11.224 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.403              -5.612 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.626               0.000 Clock  " "    9.626               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.701               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.701               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.631               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744300 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344744300 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699344744300 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst13  from: datad  to: combout " "Cell: inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344744483 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst32\|inst1\|qsys_u0\|adc_control_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: FS1:inst32\|ADC_to_4MSB_bits:inst1\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699344744483 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1699344744483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344744483 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699344744489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.706 " "Worst-case setup slack is -3.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706             -10.638 Clock  " "   -3.706             -10.638 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.783              -5.079 CLK1:inst4\|out_pulse  " "   -0.783              -5.079 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.332              -0.572 CLKBUZZSHORT:inst38\|out_pulse  " "   -0.332              -0.572 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.080 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -0.057              -0.080 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.148               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   17.148               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 Clock  " "    0.147               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK1:inst4\|out_pulse  " "    0.148               0.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLKBUZZSHORT:inst38\|out_pulse  " "    0.148               0.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "    0.148               0.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.210               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.066 " "Worst-case recovery slack is -0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -1.601 Clock  " "   -0.066              -1.601 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.163               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "   19.163               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    0.375               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 Clock  " "    0.408               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 CLKBUZZSHORT:inst38\|out_pulse  " "   -1.000             -10.000 CLKBUZZSHORT:inst38\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 CLK1:inst4\|out_pulse  " "   -1.000              -8.000 CLK1:inst4\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse  " "   -1.000              -4.000 animation_porte:inst53\|CLKANIM:inst9\|out_pulse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461               0.000 Clock  " "    9.461               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.775               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\]  " "    9.775               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\]  " "   44.903               0.000 inst32\|inst1\|qsys_u0\|altpll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699344744518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699344744518 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.103 ns " "Worst Case Available Settling Time: 1.103 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1699344744526 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699344744526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699344745242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699344745242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 60 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699344745301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:12:25 2023 " "Processing ended: Tue Nov 07 09:12:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699344745301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699344745301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699344745301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699344745301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699344746400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699344746400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 09:12:26 2023 " "Processing started: Tue Nov 07 09:12:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699344746400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699344746400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off TP5 -c PROJET " "Command: quartus_eda --read_settings_files=off --write_settings_files=off TP5 -c PROJET" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699344746400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699344746777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PROJET.vho C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/simulation/modelsim/ simulation " "Generated file PROJET.vho in folder \"C:/SoftEcole/intelFPGA_lite/PROJECTS/TP5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699344746998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699344747039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 09:12:27 2023 " "Processing ended: Tue Nov 07 09:12:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699344747039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699344747039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699344747039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699344747039 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 150 s " "Quartus Prime Full Compilation was successful. 0 errors, 150 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699344747670 ""}
