CxlResult:/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/multi_channel_25g_rs_fec_v1_0_0/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_0.multi_channel_25g_rs_fec_v1_0_0.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = multi_channel_25g_rs_fec_v1_0_0 ,
	SourcePath = /opt/Xilinx/Vivado/2018.3/data ,
	Simulator = modelsim ,
	SimulatorVersion = 10.6b ,
	CompiledLibrary = multi_channel_25g_rs_fec_v1_0_0 ,
	CompiledPath = /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/multi_channel_25g_rs_fec_v1_0_0 ,
	Timestamp = Fri Jun 21 10:51:10 2019 ,
	Time = 1561110670 ,
	Language = verilog ,
	XilinxVersion = 2018.3 ,
	LogFile = /home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/multi_channel_25g_rs_fec_v1_0_0/.cxl.verilog.multi_channel_25g_rs_fec_v1_0_0.multi_channel_25g_rs_fec_v1_0_0.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
