ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"potamon_bus_lowlvl_handle.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/potamon_bus_lowlvl_handle.c"
  18              		.section	.text.update_crc_history,"ax",%progbits
  19              		.align	1
  20              		.global	update_crc_history
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	update_crc_history:
  26              	.LVL0:
  27              	.LFB65:
   1:Core/Src/potamon_bus_lowlvl_handle.c **** #include "potamon_bus_lowlvl_handle.h"
   2:Core/Src/potamon_bus_lowlvl_handle.c **** 
   3:Core/Src/potamon_bus_lowlvl_handle.c **** // Buffer to dump packets not intended to use on this level of control
   4:Core/Src/potamon_bus_lowlvl_handle.c **** uint8_t uart_rx_dump_buffer[20];
   5:Core/Src/potamon_bus_lowlvl_handle.c **** 
   6:Core/Src/potamon_bus_lowlvl_handle.c **** // Struct to recieve SYNC packets
   7:Core/Src/potamon_bus_lowlvl_handle.c **** pack_sync_t packet_sync;
   8:Core/Src/potamon_bus_lowlvl_handle.c **** 
   9:Core/Src/potamon_bus_lowlvl_handle.c **** // Struct to recieve CTRL packets
  10:Core/Src/potamon_bus_lowlvl_handle.c **** pack_data_ctrl_servo_t data_ctrl_unchecked, data_ctrl;
  11:Core/Src/potamon_bus_lowlvl_handle.c **** 
  12:Core/Src/potamon_bus_lowlvl_handle.c **** // Struct to pack feedback data
  13:Core/Src/potamon_bus_lowlvl_handle.c **** pack_data_encoder_t data_encoder;
  14:Core/Src/potamon_bus_lowlvl_handle.c **** pack_data_current_t data_current;
  15:Core/Src/potamon_bus_lowlvl_handle.c **** 
  16:Core/Src/potamon_bus_lowlvl_handle.c **** next_packet_t expected_packet; // Packet that is expected next
  17:Core/Src/potamon_bus_lowlvl_handle.c **** 
  18:Core/Src/potamon_bus_lowlvl_handle.c **** uint32_t bus_crc_history = 0xFFFFFFFF; // Here comes history of crc checks, 1 is ok 0 is fail. Last
  19:Core/Src/potamon_bus_lowlvl_handle.c **** 
  20:Core/Src/potamon_bus_lowlvl_handle.c **** // Counters for packets that failed crc check
  21:Core/Src/potamon_bus_lowlvl_handle.c **** uint32_t failed_sync_packets_count, failed_data_packets_count;
  22:Core/Src/potamon_bus_lowlvl_handle.c **** 
  23:Core/Src/potamon_bus_lowlvl_handle.c **** void update_crc_history(uint8_t crc_ok){
  28              		.loc 1 23 40 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  24:Core/Src/potamon_bus_lowlvl_handle.c ****     bus_crc_history = (bus_crc_history << 1) | crc_ok;
  33              		.loc 1 24 5 view .LVU1
  34              		.loc 1 24 40 is_stmt 0 view .LVU2
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 2


  35 0000 024B     		ldr	r3, .L2
  36 0002 1A68     		ldr	r2, [r3]
  37              		.loc 1 24 46 view .LVU3
  38 0004 40EA4200 		orr	r0, r0, r2, lsl #1
  39              	.LVL1:
  40              		.loc 1 24 21 view .LVU4
  41 0008 1860     		str	r0, [r3]
  25:Core/Src/potamon_bus_lowlvl_handle.c **** }
  42              		.loc 1 25 1 view .LVU5
  43 000a 7047     		bx	lr
  44              	.L3:
  45              		.align	2
  46              	.L2:
  47 000c 00000000 		.word	bus_crc_history
  48              		.cfi_endproc
  49              	.LFE65:
  51              		.global	__popcountsi2
  52              		.section	.text.get_crc_success_rate,"ax",%progbits
  53              		.align	1
  54              		.global	get_crc_success_rate
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  59              	get_crc_success_rate:
  60              	.LFB66:
  26:Core/Src/potamon_bus_lowlvl_handle.c **** 
  27:Core/Src/potamon_bus_lowlvl_handle.c **** uint8_t  get_crc_success_rate(){
  61              		.loc 1 27 32 is_stmt 1 view -0
  62              		.cfi_startproc
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65 0000 08B5     		push	{r3, lr}
  66              		.cfi_def_cfa_offset 8
  67              		.cfi_offset 3, -8
  68              		.cfi_offset 14, -4
  28:Core/Src/potamon_bus_lowlvl_handle.c ****     uint8_t success_count = __builtin_popcount(bus_crc_history);
  69              		.loc 1 28 5 view .LVU7
  70              		.loc 1 28 29 is_stmt 0 view .LVU8
  71 0002 054B     		ldr	r3, .L7
  72 0004 1868     		ldr	r0, [r3]
  73 0006 FFF7FEFF 		bl	__popcountsi2
  74              	.LVL2:
  29:Core/Src/potamon_bus_lowlvl_handle.c ****     return (success_count * 100) / 32;
  75              		.loc 1 29 5 is_stmt 1 view .LVU9
  76              		.loc 1 29 27 is_stmt 0 view .LVU10
  77 000a C0B2     		uxtb	r0, r0
  78              		.loc 1 29 27 view .LVU11
  79 000c 6423     		movs	r3, #100
  80 000e 03FB00F0 		mul	r0, r3, r0
  81              	.LVL3:
  30:Core/Src/potamon_bus_lowlvl_handle.c **** }
  82              		.loc 1 30 1 view .LVU12
  83 0012 C0F34710 		ubfx	r0, r0, #5, #8
  84 0016 08BD     		pop	{r3, pc}
  85              	.L8:
  86              		.align	2
  87              	.L7:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 3


  88 0018 00000000 		.word	bus_crc_history
  89              		.cfi_endproc
  90              	.LFE66:
  92              		.section	.text.pack_encoder_feedback,"ax",%progbits
  93              		.align	1
  94              		.global	pack_encoder_feedback
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	pack_encoder_feedback:
 100              	.LVL4:
 101              	.LFB67:
  31:Core/Src/potamon_bus_lowlvl_handle.c **** 
  32:Core/Src/potamon_bus_lowlvl_handle.c **** void pack_encoder_feedback(pack_data_encoder_t *packet) // Pack and crc encoder data
  33:Core/Src/potamon_bus_lowlvl_handle.c **** {
 102              		.loc 1 33 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 33 1 is_stmt 0 view .LVU14
 107 0000 70B5     		push	{r4, r5, r6, lr}
 108              		.cfi_def_cfa_offset 16
 109              		.cfi_offset 4, -16
 110              		.cfi_offset 5, -12
 111              		.cfi_offset 6, -8
 112              		.cfi_offset 14, -4
 113 0002 0446     		mov	r4, r0
  34:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->angle_1 = encoder_getAngle_iq18(&servo1_g.encoder) >> 9;
 114              		.loc 1 34 5 is_stmt 1 view .LVU15
 115              		.loc 1 34 23 is_stmt 0 view .LVU16
 116 0004 114E     		ldr	r6, .L11
 117 0006 3046     		mov	r0, r6
 118              	.LVL5:
 119              		.loc 1 34 23 view .LVU17
 120 0008 FFF7FEFF 		bl	encoder_getAngle_iq18
 121              	.LVL6:
 122              		.loc 1 34 64 discriminator 1 view .LVU18
 123 000c 4012     		asrs	r0, r0, #9
 124              		.loc 1 34 21 discriminator 1 view .LVU19
 125 000e C4F80100 		str	r0, [r4, #1]	@ unaligned
  35:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->angle_1 = encoder_getAngle_iq18(&servo2_g.encoder) >> 9;
 126              		.loc 1 35 5 is_stmt 1 view .LVU20
 127              		.loc 1 35 23 is_stmt 0 view .LVU21
 128 0012 0F4D     		ldr	r5, .L11+4
 129 0014 2846     		mov	r0, r5
 130 0016 FFF7FEFF 		bl	encoder_getAngle_iq18
 131              	.LVL7:
 132              		.loc 1 35 64 discriminator 1 view .LVU22
 133 001a 4012     		asrs	r0, r0, #9
 134              		.loc 1 35 21 discriminator 1 view .LVU23
 135 001c C4F80100 		str	r0, [r4, #1]	@ unaligned
  36:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->velocity_1 = (int16_t)(encoder_getVelocity_iq18(&servo1_g.encoder) >> 9);
 136              		.loc 1 36 5 is_stmt 1 view .LVU24
 137              		.loc 1 36 36 is_stmt 0 view .LVU25
 138 0020 3046     		mov	r0, r6
 139 0022 FFF7FEFF 		bl	encoder_getVelocity_iq18
 140              	.LVL8:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 4


 141              		.loc 1 36 26 discriminator 1 view .LVU26
 142 0026 40F34F20 		sbfx	r0, r0, #9, #16
 143              		.loc 1 36 24 discriminator 1 view .LVU27
 144 002a A4F80500 		strh	r0, [r4, #5]	@ unaligned
  37:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->velocity_2 = (int16_t)(encoder_getVelocity_iq18(&servo2_g.encoder) >> 9);
 145              		.loc 1 37 5 is_stmt 1 view .LVU28
 146              		.loc 1 37 36 is_stmt 0 view .LVU29
 147 002e 2846     		mov	r0, r5
 148 0030 FFF7FEFF 		bl	encoder_getVelocity_iq18
 149              	.LVL9:
 150              		.loc 1 37 26 discriminator 1 view .LVU30
 151 0034 40F34F20 		sbfx	r0, r0, #9, #16
 152              		.loc 1 37 24 discriminator 1 view .LVU31
 153 0038 A4F80B00 		strh	r0, [r4, #11]	@ unaligned
  38:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->crc16 = crc16_ccitt((uint8_t*)packet, S_DATA_ENC_S1-2); // Using S1 size since they are
 154              		.loc 1 38 5 is_stmt 1 view .LVU32
 155              		.loc 1 38 21 is_stmt 0 view .LVU33
 156 003c 0D21     		movs	r1, #13
 157 003e 2046     		mov	r0, r4
 158 0040 FFF7FEFF 		bl	crc16_ccitt
 159              	.LVL10:
 160              		.loc 1 38 19 discriminator 1 view .LVU34
 161 0044 A4F80D00 		strh	r0, [r4, #13]	@ unaligned
  39:Core/Src/potamon_bus_lowlvl_handle.c **** }
 162              		.loc 1 39 1 view .LVU35
 163 0048 70BD     		pop	{r4, r5, r6, pc}
 164              	.LVL11:
 165              	.L12:
 166              		.loc 1 39 1 view .LVU36
 167 004a 00BF     		.align	2
 168              	.L11:
 169 004c 00000000 		.word	servo1_g
 170 0050 00000000 		.word	servo2_g
 171              		.cfi_endproc
 172              	.LFE67:
 174              		.section	.text.pack_current_feedback,"ax",%progbits
 175              		.align	1
 176              		.global	pack_current_feedback
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 181              	pack_current_feedback:
 182              	.LVL12:
 183              	.LFB68:
  40:Core/Src/potamon_bus_lowlvl_handle.c **** 
  41:Core/Src/potamon_bus_lowlvl_handle.c **** void pack_current_feedback(pack_data_current_t *packet) // Pack and crc encoder data
  42:Core/Src/potamon_bus_lowlvl_handle.c **** {
 184              		.loc 1 42 1 is_stmt 1 view -0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 0
 187              		@ frame_needed = 0, uses_anonymous_args = 0
 188              		.loc 1 42 1 is_stmt 0 view .LVU38
 189 0000 10B5     		push	{r4, lr}
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
 192              		.cfi_offset 14, -4
 193 0002 0446     		mov	r4, r0
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 5


  43:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->current1 = (int16_t)(current[0] >> 9);
 194              		.loc 1 43 5 is_stmt 1 view .LVU39
 195              		.loc 1 43 41 is_stmt 0 view .LVU40
 196 0004 074A     		ldr	r2, .L15
 197 0006 1368     		ldr	r3, [r2]
 198              		.loc 1 43 24 view .LVU41
 199 0008 43F34F23 		sbfx	r3, r3, #9, #16
 200              		.loc 1 43 22 view .LVU42
 201 000c A0F80130 		strh	r3, [r0, #1]	@ unaligned
  44:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->current2 = (int16_t)(current[1] >> 9);
 202              		.loc 1 44 5 is_stmt 1 view .LVU43
 203              		.loc 1 44 41 is_stmt 0 view .LVU44
 204 0010 5368     		ldr	r3, [r2, #4]
 205              		.loc 1 44 24 view .LVU45
 206 0012 43F34F23 		sbfx	r3, r3, #9, #16
 207              		.loc 1 44 22 view .LVU46
 208 0016 A0F80330 		strh	r3, [r0, #3]	@ unaligned
  45:Core/Src/potamon_bus_lowlvl_handle.c ****     packet->crc16 = crc16_ccitt((uint8_t*)packet, S_DATA_CUR_S1-2); // Using S1 size since they are
 209              		.loc 1 45 5 is_stmt 1 view .LVU47
 210              		.loc 1 45 21 is_stmt 0 view .LVU48
 211 001a 0621     		movs	r1, #6
 212 001c FFF7FEFF 		bl	crc16_ccitt
 213              	.LVL13:
 214              		.loc 1 45 19 discriminator 1 view .LVU49
 215 0020 E080     		strh	r0, [r4, #6]	@ unaligned
  46:Core/Src/potamon_bus_lowlvl_handle.c **** }
 216              		.loc 1 46 1 view .LVU50
 217 0022 10BD     		pop	{r4, pc}
 218              	.LVL14:
 219              	.L16:
 220              		.loc 1 46 1 view .LVU51
 221              		.align	2
 222              	.L15:
 223 0024 00000000 		.word	current
 224              		.cfi_endproc
 225              	.LFE68:
 227              		.section	.text.sync_packet_handler,"ax",%progbits
 228              		.align	1
 229              		.global	sync_packet_handler
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 234              	sync_packet_handler:
 235              	.LVL15:
 236              	.LFB69:
  47:Core/Src/potamon_bus_lowlvl_handle.c **** 
  48:Core/Src/potamon_bus_lowlvl_handle.c **** void sync_packet_handler(pack_sync_t *packet)
  49:Core/Src/potamon_bus_lowlvl_handle.c **** {
 237              		.loc 1 49 1 is_stmt 1 view -0
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		.loc 1 49 1 is_stmt 0 view .LVU53
 242 0000 10B5     		push	{r4, lr}
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 4, -8
 245              		.cfi_offset 14, -4
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 6


  50:Core/Src/potamon_bus_lowlvl_handle.c ****     switch (packet->ID)
 246              		.loc 1 50 5 is_stmt 1 view .LVU54
 247              		.loc 1 50 19 is_stmt 0 view .LVU55
 248 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 249              		.loc 1 50 5 view .LVU56
 250 0004 0C2B     		cmp	r3, #12
 251 0006 17D8     		bhi	.L17
 252 0008 DFE803F0 		tbb	[pc, r3]
 253              	.L20:
 254 000c 07       		.byte	(.L28-.L20)/2
 255 000d 17       		.byte	(.L27-.L20)/2
 256 000e 25       		.byte	(.L26-.L20)/2
 257 000f 16       		.byte	(.L17-.L20)/2
 258 0010 16       		.byte	(.L17-.L20)/2
 259 0011 16       		.byte	(.L17-.L20)/2
 260 0012 33       		.byte	(.L25-.L20)/2
 261 0013 47       		.byte	(.L24-.L20)/2
 262 0014 16       		.byte	(.L17-.L20)/2
 263 0015 5B       		.byte	(.L23-.L20)/2
 264 0016 78       		.byte	(.L22-.L20)/2
 265 0017 95       		.byte	(.L21-.L20)/2
 266 0018 B2       		.byte	(.L19-.L20)/2
 267 0019 00       		.p2align 1
 268              	.L28:
  51:Core/Src/potamon_bus_lowlvl_handle.c ****     {
  52:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_S_STBY:
  53:Core/Src/potamon_bus_lowlvl_handle.c ****         system_enabled = 0;
 269              		.loc 1 53 9 is_stmt 1 view .LVU57
 270              		.loc 1 53 24 is_stmt 0 view .LVU58
 271 001a 0024     		movs	r4, #0
 272 001c 634B     		ldr	r3, .L43
 273 001e 1C70     		strb	r4, [r3]
  54:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 274              		.loc 1 54 9 is_stmt 1 view .LVU59
 275              		.loc 1 54 25 is_stmt 0 view .LVU60
 276 0020 634B     		ldr	r3, .L43+4
 277 0022 1C70     		strb	r4, [r3]
  55:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 278              		.loc 1 55 9 is_stmt 1 view .LVU61
 279 0024 0222     		movs	r2, #2
 280 0026 6349     		ldr	r1, .L43+8
 281 0028 6348     		ldr	r0, .L43+12
 282              	.LVL16:
 283              		.loc 1 55 9 is_stmt 0 view .LVU62
 284 002a FFF7FEFF 		bl	HAL_UART_Receive_DMA
 285              	.LVL17:
  56:Core/Src/potamon_bus_lowlvl_handle.c ****         data_ctrl.velocity_1 = 0;
 286              		.loc 1 56 9 is_stmt 1 view .LVU63
 287              		.loc 1 56 30 is_stmt 0 view .LVU64
 288 002e 634B     		ldr	r3, .L43+16
 289 0030 5C71     		strb	r4, [r3, #5]
 290 0032 9C71     		strb	r4, [r3, #6]
  57:Core/Src/potamon_bus_lowlvl_handle.c ****         data_ctrl.velocity_2 = 0;
 291              		.loc 1 57 9 is_stmt 1 view .LVU65
 292              		.loc 1 57 30 is_stmt 0 view .LVU66
 293 0034 DC72     		strb	r4, [r3, #11]
 294 0036 1C73     		strb	r4, [r3, #12]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 7


  58:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 295              		.loc 1 58 9 is_stmt 1 view .LVU67
 296              	.L17:
  59:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_S_VEL_CTRL:
  60:Core/Src/potamon_bus_lowlvl_handle.c ****         system_enabled = 1;
  61:Core/Src/potamon_bus_lowlvl_handle.c ****         control_mode = 0; // control velocity
  62:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
  63:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
  64:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
  65:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_S_ANG_CTRL:
  66:Core/Src/potamon_bus_lowlvl_handle.c ****         system_enabled = 1;
  67:Core/Src/potamon_bus_lowlvl_handle.c ****         control_mode = 1; // control angle
  68:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
  69:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
  70:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
  71:Core/Src/potamon_bus_lowlvl_handle.c **** 
  72:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_SYNC_CTRL_S1: // SYNC_CTRL_S1
  73:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = DATA_CTRL_S1;
  74:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
  75:Core/Src/potamon_bus_lowlvl_handle.c ****         {
  76:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, (uint8_t *)&data_ctrl_unchecked, S_DATA_CTRL_S1);
  77:Core/Src/potamon_bus_lowlvl_handle.c ****         }
  78:Core/Src/potamon_bus_lowlvl_handle.c ****         else
  79:Core/Src/potamon_bus_lowlvl_handle.c ****         {
  80:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CTRL_S1);
  81:Core/Src/potamon_bus_lowlvl_handle.c ****         }
  82:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
  83:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_SYNC_CTRL_S2: // SYNC_CTRL_S2
  84:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = DATA_CTRL_S2;
  85:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
  86:Core/Src/potamon_bus_lowlvl_handle.c ****         {
  87:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, (uint8_t *)&data_ctrl_unchecked, S_DATA_CTRL_S2);
  88:Core/Src/potamon_bus_lowlvl_handle.c ****         }
  89:Core/Src/potamon_bus_lowlvl_handle.c ****         else
  90:Core/Src/potamon_bus_lowlvl_handle.c ****         {
  91:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CTRL_S2);
  92:Core/Src/potamon_bus_lowlvl_handle.c ****         }
  93:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
  94:Core/Src/potamon_bus_lowlvl_handle.c **** 
  95:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_SYNC_ENC_S1: // SYNC_ENC_S1
  96:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = DATA_ENC_S1;
  97:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
  98:Core/Src/potamon_bus_lowlvl_handle.c ****         {
  99:Core/Src/potamon_bus_lowlvl_handle.c ****             pack_encoder_feedback(&data_encoder);
 100:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 101:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&data_encoder, S_DATA_ENC_S1);
 102:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 103:Core/Src/potamon_bus_lowlvl_handle.c ****         else
 104:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 105:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_ENC_S1);
 106:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 107:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 108:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_SYNC_ENC_S2: // SYNC_ENC_S2
 109:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = DATA_ENC_S2;
 110:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 111:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 112:Core/Src/potamon_bus_lowlvl_handle.c ****             pack_encoder_feedback(&data_encoder);
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 8


 113:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 114:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&data_encoder, S_DATA_ENC_S2);
 115:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 116:Core/Src/potamon_bus_lowlvl_handle.c ****         else
 117:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 118:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_ENC_S2);
 119:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 120:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 121:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_SYNC_CUR_S1: // SYNC_CUR_S1
 122:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = DATA_CUR_S1;
 123:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 124:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 125:Core/Src/potamon_bus_lowlvl_handle.c ****             pack_current_feedback(&data_current);
 126:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 127:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&data_current, S_DATA_CUR_S1);
 128:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 129:Core/Src/potamon_bus_lowlvl_handle.c ****         else
 130:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 131:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CUR_S1);
 132:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 133:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 134:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_SYNC_CUR_S2: // SYNC_CUR_S2
 135:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = DATA_CUR_S2;
 136:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 137:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 138:Core/Src/potamon_bus_lowlvl_handle.c ****             pack_current_feedback(&data_current);
 139:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 140:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&data_current, S_DATA_CUR_S2);
 141:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 142:Core/Src/potamon_bus_lowlvl_handle.c ****         else
 143:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 144:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, uart_rx_dump_buffer, S_DATA_CUR_S2);
 145:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 146:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 147:Core/Src/potamon_bus_lowlvl_handle.c ****     default:
 148:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 149:Core/Src/potamon_bus_lowlvl_handle.c ****     }
 150:Core/Src/potamon_bus_lowlvl_handle.c **** }
 297              		.loc 1 150 1 is_stmt 0 view .LVU68
 298 0038 10BD     		pop	{r4, pc}
 299              	.LVL18:
 300              	.L27:
  60:Core/Src/potamon_bus_lowlvl_handle.c ****         control_mode = 0; // control velocity
 301              		.loc 1 60 9 is_stmt 1 view .LVU69
  60:Core/Src/potamon_bus_lowlvl_handle.c ****         control_mode = 0; // control velocity
 302              		.loc 1 60 24 is_stmt 0 view .LVU70
 303 003a 5C4B     		ldr	r3, .L43
 304 003c 0122     		movs	r2, #1
 305 003e 1A70     		strb	r2, [r3]
  61:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 306              		.loc 1 61 9 is_stmt 1 view .LVU71
  61:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 307              		.loc 1 61 22 is_stmt 0 view .LVU72
 308 0040 0023     		movs	r3, #0
 309 0042 5F4A     		ldr	r2, .L43+20
 310 0044 1370     		strb	r3, [r2]
  62:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 9


 311              		.loc 1 62 9 is_stmt 1 view .LVU73
  62:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 312              		.loc 1 62 25 is_stmt 0 view .LVU74
 313 0046 5A4A     		ldr	r2, .L43+4
 314 0048 1370     		strb	r3, [r2]
  63:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 315              		.loc 1 63 9 is_stmt 1 view .LVU75
 316 004a 0222     		movs	r2, #2
 317 004c 5949     		ldr	r1, .L43+8
 318 004e 5A48     		ldr	r0, .L43+12
 319              	.LVL19:
  63:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 320              		.loc 1 63 9 is_stmt 0 view .LVU76
 321 0050 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 322              	.LVL20:
  64:Core/Src/potamon_bus_lowlvl_handle.c ****     case ID_S_ANG_CTRL:
 323              		.loc 1 64 9 is_stmt 1 view .LVU77
 324 0054 F0E7     		b	.L17
 325              	.LVL21:
 326              	.L26:
  66:Core/Src/potamon_bus_lowlvl_handle.c ****         control_mode = 1; // control angle
 327              		.loc 1 66 9 view .LVU78
  66:Core/Src/potamon_bus_lowlvl_handle.c ****         control_mode = 1; // control angle
 328              		.loc 1 66 24 is_stmt 0 view .LVU79
 329 0056 0123     		movs	r3, #1
 330 0058 544A     		ldr	r2, .L43
 331 005a 1370     		strb	r3, [r2]
  67:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 332              		.loc 1 67 9 is_stmt 1 view .LVU80
  67:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 333              		.loc 1 67 22 is_stmt 0 view .LVU81
 334 005c 584A     		ldr	r2, .L43+20
 335 005e 1370     		strb	r3, [r2]
  68:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 336              		.loc 1 68 9 is_stmt 1 view .LVU82
  68:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 337              		.loc 1 68 25 is_stmt 0 view .LVU83
 338 0060 534B     		ldr	r3, .L43+4
 339 0062 0022     		movs	r2, #0
 340 0064 1A70     		strb	r2, [r3]
  69:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 341              		.loc 1 69 9 is_stmt 1 view .LVU84
 342 0066 0222     		movs	r2, #2
 343 0068 5249     		ldr	r1, .L43+8
 344 006a 5348     		ldr	r0, .L43+12
 345              	.LVL22:
  69:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 346              		.loc 1 69 9 is_stmt 0 view .LVU85
 347 006c FFF7FEFF 		bl	HAL_UART_Receive_DMA
 348              	.LVL23:
  70:Core/Src/potamon_bus_lowlvl_handle.c **** 
 349              		.loc 1 70 9 is_stmt 1 view .LVU86
 350 0070 E2E7     		b	.L17
 351              	.LVL24:
 352              	.L25:
  73:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 353              		.loc 1 73 9 view .LVU87
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 10


  73:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 354              		.loc 1 73 25 is_stmt 0 view .LVU88
 355 0072 4F4B     		ldr	r3, .L43+4
 356 0074 0122     		movs	r2, #1
 357 0076 1A70     		strb	r2, [r3]
  74:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 358              		.loc 1 74 9 is_stmt 1 view .LVU89
  74:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 359              		.loc 1 74 25 is_stmt 0 view .LVU90
 360 0078 524B     		ldr	r3, .L43+24
 361 007a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 362 007c DBB2     		uxtb	r3, r3
  74:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 363              		.loc 1 74 12 view .LVU91
 364 007e 9342     		cmp	r3, r2
 365 0080 05D0     		beq	.L37
  80:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 366              		.loc 1 80 13 is_stmt 1 view .LVU92
 367 0082 1022     		movs	r2, #16
 368 0084 5049     		ldr	r1, .L43+28
 369 0086 4C48     		ldr	r0, .L43+12
 370              	.LVL25:
  80:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 371              		.loc 1 80 13 is_stmt 0 view .LVU93
 372 0088 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 373              	.LVL26:
 374 008c D4E7     		b	.L17
 375              	.LVL27:
 376              	.L37:
  76:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 377              		.loc 1 76 13 is_stmt 1 view .LVU94
 378 008e 1022     		movs	r2, #16
 379 0090 4E49     		ldr	r1, .L43+32
 380 0092 4948     		ldr	r0, .L43+12
 381              	.LVL28:
  76:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 382              		.loc 1 76 13 is_stmt 0 view .LVU95
 383 0094 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 384              	.LVL29:
 385 0098 CEE7     		b	.L17
 386              	.LVL30:
 387              	.L24:
  84:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 388              		.loc 1 84 9 is_stmt 1 view .LVU96
  84:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 389              		.loc 1 84 25 is_stmt 0 view .LVU97
 390 009a 454B     		ldr	r3, .L43+4
 391 009c 0222     		movs	r2, #2
 392 009e 1A70     		strb	r2, [r3]
  85:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 393              		.loc 1 85 9 is_stmt 1 view .LVU98
  85:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 394              		.loc 1 85 25 is_stmt 0 view .LVU99
 395 00a0 484B     		ldr	r3, .L43+24
 396 00a2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 397 00a4 DBB2     		uxtb	r3, r3
  85:Core/Src/potamon_bus_lowlvl_handle.c ****         {
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 11


 398              		.loc 1 85 12 view .LVU100
 399 00a6 9342     		cmp	r3, r2
 400 00a8 05D0     		beq	.L38
  91:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 401              		.loc 1 91 13 is_stmt 1 view .LVU101
 402 00aa 1022     		movs	r2, #16
 403 00ac 4649     		ldr	r1, .L43+28
 404 00ae 4248     		ldr	r0, .L43+12
 405              	.LVL31:
  91:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 406              		.loc 1 91 13 is_stmt 0 view .LVU102
 407 00b0 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 408              	.LVL32:
 409 00b4 C0E7     		b	.L17
 410              	.LVL33:
 411              	.L38:
  87:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 412              		.loc 1 87 13 is_stmt 1 view .LVU103
 413 00b6 1022     		movs	r2, #16
 414 00b8 4449     		ldr	r1, .L43+32
 415 00ba 3F48     		ldr	r0, .L43+12
 416              	.LVL34:
  87:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 417              		.loc 1 87 13 is_stmt 0 view .LVU104
 418 00bc FFF7FEFF 		bl	HAL_UART_Receive_DMA
 419              	.LVL35:
 420 00c0 BAE7     		b	.L17
 421              	.LVL36:
 422              	.L23:
  96:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 423              		.loc 1 96 9 is_stmt 1 view .LVU105
  96:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 424              		.loc 1 96 25 is_stmt 0 view .LVU106
 425 00c2 3B4B     		ldr	r3, .L43+4
 426 00c4 0322     		movs	r2, #3
 427 00c6 1A70     		strb	r2, [r3]
  97:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 428              		.loc 1 97 9 is_stmt 1 view .LVU107
  97:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 429              		.loc 1 97 25 is_stmt 0 view .LVU108
 430 00c8 3E4B     		ldr	r3, .L43+24
 431 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 432 00cc DBB2     		uxtb	r3, r3
  97:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 433              		.loc 1 97 12 view .LVU109
 434 00ce 012B     		cmp	r3, #1
 435 00d0 05D0     		beq	.L39
 105:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 436              		.loc 1 105 13 is_stmt 1 view .LVU110
 437 00d2 0F22     		movs	r2, #15
 438 00d4 3C49     		ldr	r1, .L43+28
 439 00d6 3848     		ldr	r0, .L43+12
 440              	.LVL37:
 105:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 441              		.loc 1 105 13 is_stmt 0 view .LVU111
 442 00d8 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 443              	.LVL38:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 12


 444 00dc ACE7     		b	.L17
 445              	.LVL39:
 446              	.L39:
  99:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 447              		.loc 1 99 13 is_stmt 1 view .LVU112
 448 00de 3C4C     		ldr	r4, .L43+36
 449 00e0 2046     		mov	r0, r4
 450              	.LVL40:
  99:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 451              		.loc 1 99 13 is_stmt 0 view .LVU113
 452 00e2 FFF7FEFF 		bl	pack_encoder_feedback
 453              	.LVL41:
 100:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&data_encoder, S_DATA_ENC_S1);
 454              		.loc 1 100 13 is_stmt 1 view .LVU114
 455 00e6 0122     		movs	r2, #1
 456 00e8 2021     		movs	r1, #32
 457 00ea 3A48     		ldr	r0, .L43+40
 458 00ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 459              	.LVL42:
 101:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 460              		.loc 1 101 13 view .LVU115
 461 00f0 0F22     		movs	r2, #15
 462 00f2 2146     		mov	r1, r4
 463 00f4 3048     		ldr	r0, .L43+12
 464 00f6 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 465              	.LVL43:
 466 00fa 9DE7     		b	.L17
 467              	.LVL44:
 468              	.L22:
 109:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 469              		.loc 1 109 9 view .LVU116
 109:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 470              		.loc 1 109 25 is_stmt 0 view .LVU117
 471 00fc 2C4B     		ldr	r3, .L43+4
 472 00fe 0422     		movs	r2, #4
 473 0100 1A70     		strb	r2, [r3]
 110:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 474              		.loc 1 110 9 is_stmt 1 view .LVU118
 110:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 475              		.loc 1 110 25 is_stmt 0 view .LVU119
 476 0102 304B     		ldr	r3, .L43+24
 477 0104 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 478 0106 DBB2     		uxtb	r3, r3
 110:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 479              		.loc 1 110 12 view .LVU120
 480 0108 022B     		cmp	r3, #2
 481 010a 05D0     		beq	.L40
 118:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 482              		.loc 1 118 13 is_stmt 1 view .LVU121
 483 010c 0F22     		movs	r2, #15
 484 010e 2E49     		ldr	r1, .L43+28
 485 0110 2948     		ldr	r0, .L43+12
 486              	.LVL45:
 118:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 487              		.loc 1 118 13 is_stmt 0 view .LVU122
 488 0112 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 489              	.LVL46:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 13


 490 0116 8FE7     		b	.L17
 491              	.LVL47:
 492              	.L40:
 112:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 493              		.loc 1 112 13 is_stmt 1 view .LVU123
 494 0118 2D4C     		ldr	r4, .L43+36
 495 011a 2046     		mov	r0, r4
 496              	.LVL48:
 112:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 497              		.loc 1 112 13 is_stmt 0 view .LVU124
 498 011c FFF7FEFF 		bl	pack_encoder_feedback
 499              	.LVL49:
 113:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&data_encoder, S_DATA_ENC_S2);
 500              		.loc 1 113 13 is_stmt 1 view .LVU125
 501 0120 0122     		movs	r2, #1
 502 0122 2021     		movs	r1, #32
 503 0124 2B48     		ldr	r0, .L43+40
 504 0126 FFF7FEFF 		bl	HAL_GPIO_WritePin
 505              	.LVL50:
 114:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 506              		.loc 1 114 13 view .LVU126
 507 012a 0F22     		movs	r2, #15
 508 012c 2146     		mov	r1, r4
 509 012e 2248     		ldr	r0, .L43+12
 510 0130 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 511              	.LVL51:
 512 0134 80E7     		b	.L17
 513              	.LVL52:
 514              	.L21:
 122:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 515              		.loc 1 122 9 view .LVU127
 122:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 516              		.loc 1 122 25 is_stmt 0 view .LVU128
 517 0136 1E4B     		ldr	r3, .L43+4
 518 0138 0522     		movs	r2, #5
 519 013a 1A70     		strb	r2, [r3]
 123:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 520              		.loc 1 123 9 is_stmt 1 view .LVU129
 123:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 521              		.loc 1 123 25 is_stmt 0 view .LVU130
 522 013c 214B     		ldr	r3, .L43+24
 523 013e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 524 0140 DBB2     		uxtb	r3, r3
 123:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 525              		.loc 1 123 12 view .LVU131
 526 0142 012B     		cmp	r3, #1
 527 0144 05D0     		beq	.L41
 131:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 528              		.loc 1 131 13 is_stmt 1 view .LVU132
 529 0146 0822     		movs	r2, #8
 530 0148 1F49     		ldr	r1, .L43+28
 531 014a 1B48     		ldr	r0, .L43+12
 532              	.LVL53:
 131:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 533              		.loc 1 131 13 is_stmt 0 view .LVU133
 534 014c FFF7FEFF 		bl	HAL_UART_Receive_DMA
 535              	.LVL54:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 14


 536 0150 72E7     		b	.L17
 537              	.LVL55:
 538              	.L41:
 125:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 539              		.loc 1 125 13 is_stmt 1 view .LVU134
 540 0152 214C     		ldr	r4, .L43+44
 541 0154 2046     		mov	r0, r4
 542              	.LVL56:
 125:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 543              		.loc 1 125 13 is_stmt 0 view .LVU135
 544 0156 FFF7FEFF 		bl	pack_current_feedback
 545              	.LVL57:
 126:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&data_current, S_DATA_CUR_S1);
 546              		.loc 1 126 13 is_stmt 1 view .LVU136
 547 015a 0122     		movs	r2, #1
 548 015c 2021     		movs	r1, #32
 549 015e 1D48     		ldr	r0, .L43+40
 550 0160 FFF7FEFF 		bl	HAL_GPIO_WritePin
 551              	.LVL58:
 127:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 552              		.loc 1 127 13 view .LVU137
 553 0164 0822     		movs	r2, #8
 554 0166 2146     		mov	r1, r4
 555 0168 1348     		ldr	r0, .L43+12
 556 016a FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 557              	.LVL59:
 558 016e 63E7     		b	.L17
 559              	.LVL60:
 560              	.L19:
 135:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 561              		.loc 1 135 9 view .LVU138
 135:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 562              		.loc 1 135 25 is_stmt 0 view .LVU139
 563 0170 0F4B     		ldr	r3, .L43+4
 564 0172 0622     		movs	r2, #6
 565 0174 1A70     		strb	r2, [r3]
 136:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 566              		.loc 1 136 9 is_stmt 1 view .LVU140
 136:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 567              		.loc 1 136 25 is_stmt 0 view .LVU141
 568 0176 134B     		ldr	r3, .L43+24
 569 0178 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 570 017a DBB2     		uxtb	r3, r3
 136:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 571              		.loc 1 136 12 view .LVU142
 572 017c 022B     		cmp	r3, #2
 573 017e 05D0     		beq	.L42
 144:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 574              		.loc 1 144 13 is_stmt 1 view .LVU143
 575 0180 0822     		movs	r2, #8
 576 0182 1149     		ldr	r1, .L43+28
 577 0184 0C48     		ldr	r0, .L43+12
 578              	.LVL61:
 144:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 579              		.loc 1 144 13 is_stmt 0 view .LVU144
 580 0186 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 581              	.LVL62:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 15


 582              		.loc 1 150 1 view .LVU145
 583 018a 55E7     		b	.L17
 584              	.LVL63:
 585              	.L42:
 138:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 586              		.loc 1 138 13 is_stmt 1 view .LVU146
 587 018c 124C     		ldr	r4, .L43+44
 588 018e 2046     		mov	r0, r4
 589              	.LVL64:
 138:Core/Src/potamon_bus_lowlvl_handle.c ****             TXON; // Turn on transmission on Transceiver
 590              		.loc 1 138 13 is_stmt 0 view .LVU147
 591 0190 FFF7FEFF 		bl	pack_current_feedback
 592              	.LVL65:
 139:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Transmit_DMA(&huart1, (uint8_t *)&data_current, S_DATA_CUR_S2);
 593              		.loc 1 139 13 is_stmt 1 view .LVU148
 594 0194 0122     		movs	r2, #1
 595 0196 2021     		movs	r1, #32
 596 0198 0E48     		ldr	r0, .L43+40
 597 019a FFF7FEFF 		bl	HAL_GPIO_WritePin
 598              	.LVL66:
 140:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 599              		.loc 1 140 13 view .LVU149
 600 019e 0822     		movs	r2, #8
 601 01a0 2146     		mov	r1, r4
 602 01a2 0548     		ldr	r0, .L43+12
 603 01a4 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 604              	.LVL67:
 605 01a8 46E7     		b	.L17
 606              	.L44:
 607 01aa 00BF     		.align	2
 608              	.L43:
 609 01ac 00000000 		.word	system_enabled
 610 01b0 00000000 		.word	expected_packet
 611 01b4 00000000 		.word	packet_sync
 612 01b8 00000000 		.word	huart1
 613 01bc 00000000 		.word	data_ctrl
 614 01c0 00000000 		.word	control_mode
 615 01c4 00000000 		.word	axis_define
 616 01c8 00000000 		.word	uart_rx_dump_buffer
 617 01cc 00000000 		.word	data_ctrl_unchecked
 618 01d0 00000000 		.word	data_encoder
 619 01d4 000C0140 		.word	1073810432
 620 01d8 00000000 		.word	data_current
 621              		.cfi_endproc
 622              	.LFE69:
 624              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 625              		.align	1
 626              		.global	HAL_UART_RxCpltCallback
 627              		.syntax unified
 628              		.thumb
 629              		.thumb_func
 631              	HAL_UART_RxCpltCallback:
 632              	.LVL68:
 633              	.LFB70:
 151:Core/Src/potamon_bus_lowlvl_handle.c **** 
 152:Core/Src/potamon_bus_lowlvl_handle.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 153:Core/Src/potamon_bus_lowlvl_handle.c **** {
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 16


 634              		.loc 1 153 1 view -0
 635              		.cfi_startproc
 636              		@ args = 0, pretend = 0, frame = 0
 637              		@ frame_needed = 0, uses_anonymous_args = 0
 638              		.loc 1 153 1 is_stmt 0 view .LVU151
 639 0000 10B5     		push	{r4, lr}
 640              		.cfi_def_cfa_offset 8
 641              		.cfi_offset 4, -8
 642              		.cfi_offset 14, -4
 154:Core/Src/potamon_bus_lowlvl_handle.c ****     switch (expected_packet)
 643              		.loc 1 154 5 is_stmt 1 view .LVU152
 644 0002 3F4B     		ldr	r3, .L61
 645 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 646 0006 012B     		cmp	r3, #1
 647 0008 1DD0     		beq	.L46
 648 000a 022B     		cmp	r3, #2
 649 000c 45D0     		beq	.L47
 650 000e 002B     		cmp	r3, #0
 651 0010 6DD1     		bne	.L48
 155:Core/Src/potamon_bus_lowlvl_handle.c ****     {
 156:Core/Src/potamon_bus_lowlvl_handle.c ****     case SYNC:
 157:Core/Src/potamon_bus_lowlvl_handle.c ****         if (packet_sync.crc8 == crc8_ccitt((uint8_t *)&packet_sync, 1))
 652              		.loc 1 157 9 view .LVU153
 653              		.loc 1 157 24 is_stmt 0 view .LVU154
 654 0012 3C48     		ldr	r0, .L61+4
 655              	.LVL69:
 656              		.loc 1 157 24 view .LVU155
 657 0014 4478     		ldrb	r4, [r0, #1]	@ zero_extendqisi2
 658              		.loc 1 157 33 view .LVU156
 659 0016 0121     		movs	r1, #1
 660 0018 FFF7FEFF 		bl	crc8_ccitt
 661              	.LVL70:
 662              		.loc 1 157 12 discriminator 1 view .LVU157
 663 001c 8442     		cmp	r4, r0
 664 001e 0BD0     		beq	.L56
 158:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 159:Core/Src/potamon_bus_lowlvl_handle.c ****             update_crc_history(1);
 160:Core/Src/potamon_bus_lowlvl_handle.c ****             sync_packet_handler(&packet_sync);
 161:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 162:Core/Src/potamon_bus_lowlvl_handle.c ****         else
 163:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 164:Core/Src/potamon_bus_lowlvl_handle.c ****             update_crc_history(0);
 665              		.loc 1 164 13 is_stmt 1 view .LVU158
 666 0020 0020     		movs	r0, #0
 667 0022 FFF7FEFF 		bl	update_crc_history
 668              	.LVL71:
 165:Core/Src/potamon_bus_lowlvl_handle.c ****             expected_packet = SYNC;
 669              		.loc 1 165 13 view .LVU159
 670              		.loc 1 165 29 is_stmt 0 view .LVU160
 671 0026 364B     		ldr	r3, .L61
 672 0028 0022     		movs	r2, #0
 673 002a 1A70     		strb	r2, [r3]
 166:Core/Src/potamon_bus_lowlvl_handle.c ****             HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 674              		.loc 1 166 13 is_stmt 1 view .LVU161
 675 002c 0222     		movs	r2, #2
 676 002e 3549     		ldr	r1, .L61+4
 677 0030 3548     		ldr	r0, .L61+8
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 17


 678 0032 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 679              	.LVL72:
 680 0036 13E0     		b	.L45
 681              	.L56:
 159:Core/Src/potamon_bus_lowlvl_handle.c ****             sync_packet_handler(&packet_sync);
 682              		.loc 1 159 13 view .LVU162
 683 0038 0120     		movs	r0, #1
 684 003a FFF7FEFF 		bl	update_crc_history
 685              	.LVL73:
 160:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 686              		.loc 1 160 13 view .LVU163
 687 003e 3148     		ldr	r0, .L61+4
 688 0040 FFF7FEFF 		bl	sync_packet_handler
 689              	.LVL74:
 690 0044 0CE0     		b	.L45
 691              	.LVL75:
 692              	.L46:
 167:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 168:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 169:Core/Src/potamon_bus_lowlvl_handle.c ****     case DATA_CTRL_S1:
 170:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 1)
 693              		.loc 1 170 9 view .LVU164
 694              		.loc 1 170 25 is_stmt 0 view .LVU165
 695 0046 314B     		ldr	r3, .L61+12
 696 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 697 004a DBB2     		uxtb	r3, r3
 698              		.loc 1 170 12 view .LVU166
 699 004c 012B     		cmp	r3, #1
 700 004e 08D0     		beq	.L57
 701              	.LVL76:
 702              	.L51:
 171:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 172:Core/Src/potamon_bus_lowlvl_handle.c ****             if (data_ctrl_unchecked.crc16 == crc16_ccitt((uint8_t *)&data_ctrl_unchecked, S_DATA_CT
 173:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 174:Core/Src/potamon_bus_lowlvl_handle.c ****                 update_crc_history(1);
 175:Core/Src/potamon_bus_lowlvl_handle.c ****                 memcpy(&data_ctrl, &data_ctrl_unchecked, S_DATA_CTRL_S1);
 176:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 177:Core/Src/potamon_bus_lowlvl_handle.c ****             else
 178:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 179:Core/Src/potamon_bus_lowlvl_handle.c ****                 update_crc_history(0);
 180:Core/Src/potamon_bus_lowlvl_handle.c ****                 expected_packet = SYNC;
 181:Core/Src/potamon_bus_lowlvl_handle.c ****                 HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 182:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 183:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 184:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 703              		.loc 1 184 9 is_stmt 1 view .LVU167
 704              		.loc 1 184 25 is_stmt 0 view .LVU168
 705 0050 2B4B     		ldr	r3, .L61
 706 0052 0022     		movs	r2, #0
 707 0054 1A70     		strb	r2, [r3]
 185:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 708              		.loc 1 185 9 is_stmt 1 view .LVU169
 709 0056 0222     		movs	r2, #2
 710 0058 2A49     		ldr	r1, .L61+4
 711 005a 2B48     		ldr	r0, .L61+8
 712 005c FFF7FEFF 		bl	HAL_UART_Receive_DMA
 713              	.LVL77:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 18


 186:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 714              		.loc 1 186 9 view .LVU170
 715              	.L45:
 187:Core/Src/potamon_bus_lowlvl_handle.c ****     case DATA_CTRL_S2:
 188:Core/Src/potamon_bus_lowlvl_handle.c ****         if (axis_define == 2)
 189:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 190:Core/Src/potamon_bus_lowlvl_handle.c ****             if (data_ctrl_unchecked.crc16 == crc16_ccitt((uint8_t *)&data_ctrl_unchecked, S_DATA_CT
 191:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 192:Core/Src/potamon_bus_lowlvl_handle.c ****                 update_crc_history(1);
 193:Core/Src/potamon_bus_lowlvl_handle.c ****                 memcpy(&data_ctrl, &data_ctrl_unchecked, S_DATA_CTRL_S2);
 194:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 195:Core/Src/potamon_bus_lowlvl_handle.c ****             else
 196:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 197:Core/Src/potamon_bus_lowlvl_handle.c ****                 update_crc_history(0);
 198:Core/Src/potamon_bus_lowlvl_handle.c ****                 expected_packet = SYNC;
 199:Core/Src/potamon_bus_lowlvl_handle.c ****                 HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 200:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 201:Core/Src/potamon_bus_lowlvl_handle.c ****         }
 202:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 203:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 204:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 205:Core/Src/potamon_bus_lowlvl_handle.c ****     default:
 206:Core/Src/potamon_bus_lowlvl_handle.c ****         expected_packet = SYNC;
 207:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 208:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 209:Core/Src/potamon_bus_lowlvl_handle.c ****     }
 210:Core/Src/potamon_bus_lowlvl_handle.c **** }
 716              		.loc 1 210 1 is_stmt 0 view .LVU171
 717 0060 10BD     		pop	{r4, pc}
 718              	.LVL78:
 719              	.L57:
 172:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 720              		.loc 1 172 13 is_stmt 1 view .LVU172
 172:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 721              		.loc 1 172 36 is_stmt 0 view .LVU173
 722 0062 2B48     		ldr	r0, .L61+16
 723              	.LVL79:
 172:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 724              		.loc 1 172 36 view .LVU174
 725 0064 C489     		ldrh	r4, [r0, #14]
 172:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 726              		.loc 1 172 46 view .LVU175
 727 0066 0E21     		movs	r1, #14
 728 0068 FFF7FEFF 		bl	crc16_ccitt
 729              	.LVL80:
 172:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 730              		.loc 1 172 16 discriminator 1 view .LVU176
 731 006c 8442     		cmp	r4, r0
 732 006e 0BD0     		beq	.L58
 179:Core/Src/potamon_bus_lowlvl_handle.c ****                 expected_packet = SYNC;
 733              		.loc 1 179 17 is_stmt 1 view .LVU177
 734 0070 0020     		movs	r0, #0
 735 0072 FFF7FEFF 		bl	update_crc_history
 736              	.LVL81:
 180:Core/Src/potamon_bus_lowlvl_handle.c ****                 HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 737              		.loc 1 180 17 view .LVU178
 180:Core/Src/potamon_bus_lowlvl_handle.c ****                 HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 19


 738              		.loc 1 180 33 is_stmt 0 view .LVU179
 739 0076 224B     		ldr	r3, .L61
 740 0078 0022     		movs	r2, #0
 741 007a 1A70     		strb	r2, [r3]
 181:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 742              		.loc 1 181 17 is_stmt 1 view .LVU180
 743 007c 0222     		movs	r2, #2
 744 007e 2149     		ldr	r1, .L61+4
 745 0080 2148     		ldr	r0, .L61+8
 746 0082 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 747              	.LVL82:
 748 0086 E3E7     		b	.L51
 749              	.L58:
 174:Core/Src/potamon_bus_lowlvl_handle.c ****                 memcpy(&data_ctrl, &data_ctrl_unchecked, S_DATA_CTRL_S1);
 750              		.loc 1 174 17 view .LVU181
 751 0088 0120     		movs	r0, #1
 752 008a FFF7FEFF 		bl	update_crc_history
 753              	.LVL83:
 175:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 754              		.loc 1 175 17 view .LVU182
 755 008e 214C     		ldr	r4, .L61+20
 756 0090 1F4B     		ldr	r3, .L61+16
 757 0092 0FCB     		ldm	r3, {r0, r1, r2, r3}
 758 0094 84E80F00 		stm	r4, {r0, r1, r2, r3}
 759 0098 DAE7     		b	.L51
 760              	.LVL84:
 761              	.L47:
 188:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 762              		.loc 1 188 9 view .LVU183
 188:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 763              		.loc 1 188 25 is_stmt 0 view .LVU184
 764 009a 1C4B     		ldr	r3, .L61+12
 765 009c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 766 009e DBB2     		uxtb	r3, r3
 188:Core/Src/potamon_bus_lowlvl_handle.c ****         {
 767              		.loc 1 188 12 view .LVU185
 768 00a0 022B     		cmp	r3, #2
 769 00a2 08D0     		beq	.L59
 770              	.LVL85:
 771              	.L53:
 202:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 772              		.loc 1 202 9 is_stmt 1 view .LVU186
 202:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 773              		.loc 1 202 25 is_stmt 0 view .LVU187
 774 00a4 164B     		ldr	r3, .L61
 775 00a6 0022     		movs	r2, #0
 776 00a8 1A70     		strb	r2, [r3]
 203:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 777              		.loc 1 203 9 is_stmt 1 view .LVU188
 778 00aa 0222     		movs	r2, #2
 779 00ac 1549     		ldr	r1, .L61+4
 780 00ae 1648     		ldr	r0, .L61+8
 781 00b0 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 782              	.LVL86:
 204:Core/Src/potamon_bus_lowlvl_handle.c ****     default:
 783              		.loc 1 204 9 view .LVU189
 784 00b4 D4E7     		b	.L45
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 20


 785              	.LVL87:
 786              	.L59:
 190:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 787              		.loc 1 190 13 view .LVU190
 190:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 788              		.loc 1 190 36 is_stmt 0 view .LVU191
 789 00b6 1648     		ldr	r0, .L61+16
 790              	.LVL88:
 190:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 791              		.loc 1 190 36 view .LVU192
 792 00b8 C489     		ldrh	r4, [r0, #14]
 190:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 793              		.loc 1 190 46 view .LVU193
 794 00ba 0E21     		movs	r1, #14
 795 00bc FFF7FEFF 		bl	crc16_ccitt
 796              	.LVL89:
 190:Core/Src/potamon_bus_lowlvl_handle.c ****             {
 797              		.loc 1 190 16 discriminator 1 view .LVU194
 798 00c0 8442     		cmp	r4, r0
 799 00c2 0BD0     		beq	.L60
 197:Core/Src/potamon_bus_lowlvl_handle.c ****                 expected_packet = SYNC;
 800              		.loc 1 197 17 is_stmt 1 view .LVU195
 801 00c4 0020     		movs	r0, #0
 802 00c6 FFF7FEFF 		bl	update_crc_history
 803              	.LVL90:
 198:Core/Src/potamon_bus_lowlvl_handle.c ****                 HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 804              		.loc 1 198 17 view .LVU196
 198:Core/Src/potamon_bus_lowlvl_handle.c ****                 HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 805              		.loc 1 198 33 is_stmt 0 view .LVU197
 806 00ca 0D4B     		ldr	r3, .L61
 807 00cc 0022     		movs	r2, #0
 808 00ce 1A70     		strb	r2, [r3]
 199:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 809              		.loc 1 199 17 is_stmt 1 view .LVU198
 810 00d0 0222     		movs	r2, #2
 811 00d2 0C49     		ldr	r1, .L61+4
 812 00d4 0C48     		ldr	r0, .L61+8
 813 00d6 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 814              	.LVL91:
 815 00da E3E7     		b	.L53
 816              	.L60:
 192:Core/Src/potamon_bus_lowlvl_handle.c ****                 memcpy(&data_ctrl, &data_ctrl_unchecked, S_DATA_CTRL_S2);
 817              		.loc 1 192 17 view .LVU199
 818 00dc 0120     		movs	r0, #1
 819 00de FFF7FEFF 		bl	update_crc_history
 820              	.LVL92:
 193:Core/Src/potamon_bus_lowlvl_handle.c ****             }
 821              		.loc 1 193 17 view .LVU200
 822 00e2 0C4C     		ldr	r4, .L61+20
 823 00e4 0A4B     		ldr	r3, .L61+16
 824 00e6 0FCB     		ldm	r3, {r0, r1, r2, r3}
 825 00e8 84E80F00 		stm	r4, {r0, r1, r2, r3}
 826 00ec DAE7     		b	.L53
 827              	.LVL93:
 828              	.L48:
 206:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 829              		.loc 1 206 9 view .LVU201
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 21


 206:Core/Src/potamon_bus_lowlvl_handle.c ****         HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 830              		.loc 1 206 25 is_stmt 0 view .LVU202
 831 00ee 044B     		ldr	r3, .L61
 832 00f0 0022     		movs	r2, #0
 833 00f2 1A70     		strb	r2, [r3]
 207:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 834              		.loc 1 207 9 is_stmt 1 view .LVU203
 835 00f4 0222     		movs	r2, #2
 836 00f6 0349     		ldr	r1, .L61+4
 837 00f8 0348     		ldr	r0, .L61+8
 838              	.LVL94:
 207:Core/Src/potamon_bus_lowlvl_handle.c ****         break;
 839              		.loc 1 207 9 is_stmt 0 view .LVU204
 840 00fa FFF7FEFF 		bl	HAL_UART_Receive_DMA
 841              	.LVL95:
 208:Core/Src/potamon_bus_lowlvl_handle.c ****     }
 842              		.loc 1 208 9 is_stmt 1 view .LVU205
 843              		.loc 1 210 1 is_stmt 0 view .LVU206
 844 00fe AFE7     		b	.L45
 845              	.L62:
 846              		.align	2
 847              	.L61:
 848 0100 00000000 		.word	expected_packet
 849 0104 00000000 		.word	packet_sync
 850 0108 00000000 		.word	huart1
 851 010c 00000000 		.word	axis_define
 852 0110 00000000 		.word	data_ctrl_unchecked
 853 0114 00000000 		.word	data_ctrl
 854              		.cfi_endproc
 855              	.LFE70:
 857              		.section	.text.HAL_UART_TxCpltCallback,"ax",%progbits
 858              		.align	1
 859              		.global	HAL_UART_TxCpltCallback
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 864              	HAL_UART_TxCpltCallback:
 865              	.LVL96:
 866              	.LFB71:
 211:Core/Src/potamon_bus_lowlvl_handle.c **** 
 212:Core/Src/potamon_bus_lowlvl_handle.c **** void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 213:Core/Src/potamon_bus_lowlvl_handle.c **** {
 867              		.loc 1 213 1 is_stmt 1 view -0
 868              		.cfi_startproc
 869              		@ args = 0, pretend = 0, frame = 0
 870              		@ frame_needed = 0, uses_anonymous_args = 0
 871              		.loc 1 213 1 is_stmt 0 view .LVU208
 872 0000 08B5     		push	{r3, lr}
 873              		.cfi_def_cfa_offset 8
 874              		.cfi_offset 3, -8
 875              		.cfi_offset 14, -4
 214:Core/Src/potamon_bus_lowlvl_handle.c ****     TXOFF; // Turn of transmission on transceiver in order to not hang the bus
 876              		.loc 1 214 5 is_stmt 1 view .LVU209
 877 0002 0022     		movs	r2, #0
 878 0004 2021     		movs	r1, #32
 879 0006 0648     		ldr	r0, .L65
 880              	.LVL97:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 22


 881              		.loc 1 214 5 is_stmt 0 view .LVU210
 882 0008 FFF7FEFF 		bl	HAL_GPIO_WritePin
 883              	.LVL98:
 215:Core/Src/potamon_bus_lowlvl_handle.c ****     expected_packet = SYNC;
 884              		.loc 1 215 5 is_stmt 1 view .LVU211
 885              		.loc 1 215 21 is_stmt 0 view .LVU212
 886 000c 054B     		ldr	r3, .L65+4
 887 000e 0022     		movs	r2, #0
 888 0010 1A70     		strb	r2, [r3]
 216:Core/Src/potamon_bus_lowlvl_handle.c ****     HAL_UART_Receive_DMA(&huart1, (uint8_t *)&packet_sync, S_SYNC);
 889              		.loc 1 216 5 is_stmt 1 view .LVU213
 890 0012 0222     		movs	r2, #2
 891 0014 0449     		ldr	r1, .L65+8
 892 0016 0548     		ldr	r0, .L65+12
 893 0018 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 894              	.LVL99:
 217:Core/Src/potamon_bus_lowlvl_handle.c **** }...
 895              		.loc 1 217 1 is_stmt 0 view .LVU214
 896 001c 08BD     		pop	{r3, pc}
 897              	.L66:
 898 001e 00BF     		.align	2
 899              	.L65:
 900 0020 000C0140 		.word	1073810432
 901 0024 00000000 		.word	expected_packet
 902 0028 00000000 		.word	packet_sync
 903 002c 00000000 		.word	huart1
 904              		.cfi_endproc
 905              	.LFE71:
 907              		.global	failed_data_packets_count
 908              		.section	.bss.failed_data_packets_count,"aw",%nobits
 909              		.align	2
 912              	failed_data_packets_count:
 913 0000 00000000 		.space	4
 914              		.global	failed_sync_packets_count
 915              		.section	.bss.failed_sync_packets_count,"aw",%nobits
 916              		.align	2
 919              	failed_sync_packets_count:
 920 0000 00000000 		.space	4
 921              		.global	bus_crc_history
 922              		.section	.data.bus_crc_history,"aw"
 923              		.align	2
 926              	bus_crc_history:
 927 0000 FFFFFFFF 		.word	-1
 928              		.global	expected_packet
 929              		.section	.bss.expected_packet,"aw",%nobits
 932              	expected_packet:
 933 0000 00       		.space	1
 934              		.global	data_current
 935              		.section	.bss.data_current,"aw",%nobits
 936              		.align	2
 939              	data_current:
 940 0000 00000000 		.space	8
 940      00000000 
 941              		.global	data_encoder
 942              		.section	.bss.data_encoder,"aw",%nobits
 943              		.align	2
 946              	data_encoder:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 23


 947 0000 00000000 		.space	15
 947      00000000 
 947      00000000 
 947      000000
 948              		.global	data_ctrl
 949              		.section	.bss.data_ctrl,"aw",%nobits
 950              		.align	2
 953              	data_ctrl:
 954 0000 00000000 		.space	16
 954      00000000 
 954      00000000 
 954      00000000 
 955              		.global	data_ctrl_unchecked
 956              		.section	.bss.data_ctrl_unchecked,"aw",%nobits
 957              		.align	2
 960              	data_ctrl_unchecked:
 961 0000 00000000 		.space	16
 961      00000000 
 961      00000000 
 961      00000000 
 962              		.global	packet_sync
 963              		.section	.bss.packet_sync,"aw",%nobits
 964              		.align	2
 967              	packet_sync:
 968 0000 0000     		.space	2
 969              		.global	uart_rx_dump_buffer
 970              		.section	.bss.uart_rx_dump_buffer,"aw",%nobits
 971              		.align	2
 974              	uart_rx_dump_buffer:
 975 0000 00000000 		.space	20
 975      00000000 
 975      00000000 
 975      00000000 
 975      00000000 
 976              		.text
 977              	.Letext0:
 978              		.file 2 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 979              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 980              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 981              		.file 5 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 982              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 983              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 984              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 985              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 986              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 987              		.file 11 "Core/Inc/potamon_bus_protocol.h"
 988              		.file 12 "Core/Inc/usart.h"
 989              		.file 13 "Core/Inc/global_flags.h"
 990              		.file 14 "Core/Inc/IQmathLib.h"
 991              		.file 15 "Core/Inc/ema_iq18.h"
 992              		.file 16 "Core/Inc/encoder_iq18.h"
 993              		.file 17 "Core/Inc/pid_iq18.h"
 994              		.file 18 "Core/Inc/pwm.h"
 995              		.file 19 "Core/Inc/servo_iq18.h"
 996              		.file 20 "Core/Inc/servo_init.h"
 997              		.file 21 "Core/Inc/adc_current.h"
 998              		.file 22 "Core/Inc/potamon_bus_lowlvl_handle.h"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 24


 999              		.file 23 "Core/Inc/crc_8_16.h"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 potamon_bus_lowlvl_handle.c
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:19     .text.update_crc_history:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:25     .text.update_crc_history:00000000 update_crc_history
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:47     .text.update_crc_history:0000000c $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:926    .data.bus_crc_history:00000000 bus_crc_history
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:53     .text.get_crc_success_rate:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:59     .text.get_crc_success_rate:00000000 get_crc_success_rate
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:88     .text.get_crc_success_rate:00000018 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:93     .text.pack_encoder_feedback:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:99     .text.pack_encoder_feedback:00000000 pack_encoder_feedback
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:169    .text.pack_encoder_feedback:0000004c $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:175    .text.pack_current_feedback:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:181    .text.pack_current_feedback:00000000 pack_current_feedback
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:223    .text.pack_current_feedback:00000024 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:228    .text.sync_packet_handler:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:234    .text.sync_packet_handler:00000000 sync_packet_handler
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:254    .text.sync_packet_handler:0000000c $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:609    .text.sync_packet_handler:000001ac $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:932    .bss.expected_packet:00000000 expected_packet
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:967    .bss.packet_sync:00000000 packet_sync
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:953    .bss.data_ctrl:00000000 data_ctrl
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:974    .bss.uart_rx_dump_buffer:00000000 uart_rx_dump_buffer
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:960    .bss.data_ctrl_unchecked:00000000 data_ctrl_unchecked
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:946    .bss.data_encoder:00000000 data_encoder
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:939    .bss.data_current:00000000 data_current
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:625    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:631    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:848    .text.HAL_UART_RxCpltCallback:00000100 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:858    .text.HAL_UART_TxCpltCallback:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:864    .text.HAL_UART_TxCpltCallback:00000000 HAL_UART_TxCpltCallback
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:900    .text.HAL_UART_TxCpltCallback:00000020 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:912    .bss.failed_data_packets_count:00000000 failed_data_packets_count
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:909    .bss.failed_data_packets_count:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:919    .bss.failed_sync_packets_count:00000000 failed_sync_packets_count
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:916    .bss.failed_sync_packets_count:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:923    .data.bus_crc_history:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:933    .bss.expected_packet:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:936    .bss.data_current:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:943    .bss.data_encoder:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:950    .bss.data_ctrl:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:957    .bss.data_ctrl_unchecked:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:964    .bss.packet_sync:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:971    .bss.uart_rx_dump_buffer:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:267    .text.sync_packet_handler:00000019 $d
C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s:267    .text.sync_packet_handler:0000001a $t

UNDEFINED SYMBOLS
__popcountsi2
encoder_getAngle_iq18
encoder_getVelocity_iq18
crc16_ccitt
servo1_g
servo2_g
current
HAL_UART_Receive_DMA
HAL_GPIO_WritePin
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccqVtgDx.s 			page 26


HAL_UART_Transmit_DMA
system_enabled
huart1
control_mode
axis_define
crc8_ccitt
