Analysis & Synthesis report for DE0_top
Thu Sep 15 23:17:52 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: key_expander:key_scheduler
 11. Port Connectivity Checks: "key_expander:key_scheduler"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 15 23:17:52 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE0_top                                     ;
; Top-level Entity Name              ; encryptor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 9,186                                       ;
;     Total combinational functions  ; 9,050                                       ;
;     Dedicated logic registers      ; 450                                         ;
; Total registers                    ; 450                                         ;
; Total pins                         ; 116                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; encryptor          ; DE0_top            ;
; Family name                                                                ; MAX 10             ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; ../../src/Encryptor/key_expander.sv ; yes             ; User SystemVerilog HDL File  ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv ;         ;
; ../../src/Encryptor/encryptor.sv    ; yes             ; User SystemVerilog HDL File  ; C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv    ;         ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 9,186     ;
;                                             ;           ;
; Total combinational functions               ; 9050      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 8430      ;
;     -- 3 input functions                    ; 332       ;
;     -- <=2 input functions                  ; 288       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 9035      ;
;     -- arithmetic mode                      ; 15        ;
;                                             ;           ;
; Total registers                             ; 450       ;
;     -- Dedicated logic registers            ; 450       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 116       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 450       ;
; Total fan-out                               ; 37509     ;
; Average fan-out                             ; 3.85      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------+--------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                   ; Entity Name  ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------+--------------+--------------+
; |encryptor                      ; 9050 (8119)         ; 450 (410)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 116  ; 0            ; 0          ; |encryptor                            ; encryptor    ; work         ;
;    |key_expander:key_scheduler| ; 931 (931)           ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |encryptor|key_expander:key_scheduler ; key_expander ; work         ;
+---------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 450   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 136   ;
; Number of registers using Asynchronous Clear ; 450   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 416   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |encryptor|key[3][25]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |encryptor|key[2][24]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |encryptor|key[1][11]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |encryptor|key[0][5]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |encryptor|counter[5]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |encryptor|key_expander:key_scheduler|key_out[24] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |encryptor|key_expander:key_scheduler|rc_out[0]   ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; Yes        ; |encryptor|cyphertext[2][0]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |encryptor|key_expander:key_scheduler|rc_out[4]   ;
; 32:1               ; 15 bits   ; 315 LEs       ; 150 LEs              ; 165 LEs                ; No         ; |encryptor|Mux8                                   ;
; 32:1               ; 15 bits   ; 315 LEs       ; 150 LEs              ; 165 LEs                ; No         ; |encryptor|Mux23                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_expander:key_scheduler ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; KEY_SIZE       ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_expander:key_scheduler"                                                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 450                         ;
;     CLR               ; 26                          ;
;     CLR SLD           ; 8                           ;
;     ENA CLR           ; 272                         ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA CLR SLD       ; 128                         ;
; cycloneiii_lcell_comb ; 9050                        ;
;     arith             ; 15                          ;
;         2 data inputs ; 15                          ;
;     normal            ; 9035                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 272                         ;
;         3 data inputs ; 332                         ;
;         4 data inputs ; 8430                        ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 6.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Sep 15 23:15:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_top -c DE0_top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12248): Elaborating Qsys system entity "de0cv.qsys"
Info (12250): 2022.09.15.23:15:22 Progress: Loading DE0_Demo/de0cv.qsys
Info (12250): 2022.09.15.23:15:23 Progress: Reading input file
Info (12250): 2022.09.15.23:15:23 Progress: Adding clk_0 [clock_source 17.0]
Info (12250): 2022.09.15.23:15:24 Progress: Parameterizing module clk_0
Info (12250): 2022.09.15.23:15:24 Progress: Building connections
Info (12250): 2022.09.15.23:15:24 Progress: Parameterizing connections
Info (12250): 2022.09.15.23:15:24 Progress: Validating
Info (12250): 2022.09.15.23:15:24 Progress: Done reading input file
Info (12250): De0cv: Generating de0cv "de0cv" for QUARTUS_SYNTH
Info (12250): De0cv: Done "de0cv" with 1 modules, 1 files
Info (12249): Finished elaborating Qsys system entity "de0cv.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/key_expander.sv
    Info (12023): Found entity 1: key_expander File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/encryptor/encryptor.sv
    Info (12023): Found entity 1: multiplier File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 3
    Info (12023): Found entity 2: encryptor File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/leds/leds_mgmt.v
    Info (12023): Found entity 1: leds_mgmt File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Leds/leds_mgmt.v Line: 5
Warning (12019): Can't analyze file -- file ../../src/Accel/ai_accel.v is missing
Info (12021): Found 13 design units, including 13 entities, in source file /project mendelson/aes-128-for-riscv-cpu/src/top.v
    Info (12023): Found entity 1: progMem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/mem/mem_prog.v Line: 9
    Info (12023): Found entity 2: dataMem File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/mem/mem_data.v Line: 11
    Info (12023): Found entity 3: controlUnit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_control_unit.v Line: 9
    Info (12023): Found entity 4: programCounter File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_program_counter.v Line: 9
    Info (12023): Found entity 5: regFile File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_regfile.v Line: 9
    Info (12023): Found entity 6: alu File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_alu.v Line: 7
    Info (12023): Found entity 7: lis File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_lis.v Line: 10
    Info (12023): Found entity 8: br File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit_br.v Line: 10
    Info (12023): Found entity 9: executionUnit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_execution_unit/core_execution_unit.v Line: 12
    Info (12023): Found entity 10: timer File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit_timer.v Line: 6
    Info (12023): Found entity 11: crs_unit File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core_csr_unit/core_csr_unit.v Line: 8
    Info (12023): Found entity 12: core File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/core/core.v Line: 19
    Info (12023): Found entity 13: top File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/top.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file de0_top.v
    Info (12023): Found entity 1: DE0_top File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/DE0_top.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data.v
    Info (12023): Found entity 1: data File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file prog.v
    Info (12023): Found entity 1: prog File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/prog.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0cv/de0cv.v
    Info (12023): Found entity 1: de0cv File: C:/Project Mendelson/AES-128-for-RISCV-CPU/Quartus/DE0_Demo/db/ip/de0cv/de0cv.v Line: 6
Info (12127): Elaborating entity "encryptor" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at encryptor.sv(48): truncated value with size 32 to match size of target (14) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 48
Info (12128): Elaborating entity "key_expander" for hierarchy "key_expander:key_scheduler" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 61
Warning (10230): Verilog HDL assignment warning at key_expander.sv(53): truncated value with size 9 to match size of target (8) File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/key_expander.sv Line: 53
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 19 assignments for entity "de0cv" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "addr[0]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[1]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[7]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[8]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[9]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[10]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[11]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[12]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[13]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[14]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[15]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[16]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[17]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[18]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[19]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[20]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[21]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[22]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[23]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[24]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[25]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[26]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[27]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[28]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[29]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[30]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
    Warning (15610): No output dependent on input pin "addr[31]" File: C:/Project Mendelson/AES-128-for-RISCV-CPU/src/Encryptor/encryptor.sv Line: 19
Info (21057): Implemented 9304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 9188 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4825 megabytes
    Info: Processing ended: Thu Sep 15 23:17:52 2022
    Info: Elapsed time: 00:02:48
    Info: Total CPU time (on all processors): 00:02:17


