# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../code_test.srcs/sources_1/new/cmos_and.v" \
"../../../../code_test.srcs/sources_1/new/cmos_nand.v" \
"../../../../code_test.srcs/sources_1/new/cmos_nor.v" \
"../../../../code_test.srcs/sources_1/new/cmos_not.v" \
"../../../../code_test.srcs/sources_1/new/cmos_or.v" \
"../../../../code_test.srcs/sim_1/new/cmos_andOr_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
