Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Aug 26 16:54:10 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description      Violations  
--------  --------  ---------------  ----------  
SYNTH-10  Warning   Wide multiplier  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.392        0.000                      0                  145        0.089        0.000                      0                  145        3.000        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk40MHz_clk_wiz_0        2.392        0.000                      0                  145        0.089        0.000                      0                  145       12.000        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk40MHz_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk40MHz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.572ns  (logic 9.939ns (44.033%)  route 12.633ns (55.967%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.565    -0.947    u_top_vga/u_vga_timing/pclk40
    SLICE_X34Y48         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.429 f  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/Q
                         net (fo=135, routed)         1.408     0.979    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[3]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.150     1.129 r  u_top_vga/u_vga_timing/rgb_nxt5_i_14/O
                         net (fo=5, routed)           2.329     3.458    u_top_vga/u_vga_timing/rgb_nxt5_i_14_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.326     3.784 f  u_top_vga/u_vga_timing/rgb_nxt4__23_i_10/O
                         net (fo=5, routed)           0.569     4.353    u_top_vga/u_vga_timing/rgb_nxt4__23_i_10_n_0
    SLICE_X52Y82         LUT5 (Prop_lut5_I0_O)        0.116     4.469 r  u_top_vga/u_vga_timing/rgb_nxt4__23_i_1/O
                         net (fo=50, routed)          1.326     5.796    u_top_vga/u_draw_bg/rgb_nxt4__24_0[8]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.240    10.036 r  u_top_vga/u_draw_bg/rgb_nxt4__24/PCOUT[47]
                         net (fo=1, routed)           0.002    10.038    u_top_vga/u_draw_bg/rgb_nxt4__24_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.556 r  u_top_vga/u_draw_bg/rgb_nxt4__25/P[0]
                         net (fo=2, routed)           1.159    12.715    u_top_vga/u_draw_bg/rgb_nxt4__25_n_105
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124    12.839 r  u_top_vga/u_draw_bg/i__carry_i_3__23/O
                         net (fo=1, routed)           0.000    12.839    u_top_vga/u_draw_bg/i__carry_i_3__23_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.389 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.389    u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.503    u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.725 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__1/O[0]
                         net (fo=1, routed)           0.592    14.317    u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__1_n_7
    SLICE_X54Y97         LUT2 (Prop_lut2_I1_O)        0.299    14.616 r  u_top_vga/u_draw_bg/i__carry__5_i_4__3/O
                         net (fo=1, routed)           0.000    14.616    u_top_vga/u_draw_bg/i__carry__5_i_4__3_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.129 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.129    u_top_vga/u_draw_bg/rgb_nxt3_inferred__4/i__carry__5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.452 f  u_top_vga/u_draw_bg/rgb_nxt3_inferred__4/i__carry__6/O[1]
                         net (fo=1, routed)           0.604    16.056    u_top_vga/u_draw_bg/rgb_nxt331_out[29]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.306    16.362 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_113/O
                         net (fo=1, routed)           0.797    17.159    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_113_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.124    17.283 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_64/O
                         net (fo=1, routed)           0.857    18.140    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_64_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I4_O)        0.124    18.264 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_27/O
                         net (fo=1, routed)           1.135    19.398    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_27_n_0
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.124    19.522 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_10/O
                         net (fo=2, routed)           1.402    20.925    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X33Y45         LUT6 (Prop_lut6_I1_O)        0.124    21.049 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3__0/O
                         net (fo=1, routed)           0.453    21.501    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3__0_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    21.625 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1__1/O
                         net (fo=1, routed)           0.000    21.625    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.444    23.449    u_top_vga/u_draw_bg/pclk40
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    24.017    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.017    
                         arrival time                         -21.625    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.480ns  (logic 9.939ns (44.213%)  route 12.541ns (55.787%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.565    -0.947    u_top_vga/u_vga_timing/pclk40
    SLICE_X34Y48         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518    -0.429 f  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/Q
                         net (fo=135, routed)         1.408     0.979    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[3]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.150     1.129 r  u_top_vga/u_vga_timing/rgb_nxt5_i_14/O
                         net (fo=5, routed)           2.329     3.458    u_top_vga/u_vga_timing/rgb_nxt5_i_14_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I4_O)        0.326     3.784 f  u_top_vga/u_vga_timing/rgb_nxt4__23_i_10/O
                         net (fo=5, routed)           0.569     4.353    u_top_vga/u_vga_timing/rgb_nxt4__23_i_10_n_0
    SLICE_X52Y82         LUT5 (Prop_lut5_I0_O)        0.116     4.469 r  u_top_vga/u_vga_timing/rgb_nxt4__23_i_1/O
                         net (fo=50, routed)          1.326     5.796    u_top_vga/u_draw_bg/rgb_nxt4__24_0[8]
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.240    10.036 r  u_top_vga/u_draw_bg/rgb_nxt4__24/PCOUT[47]
                         net (fo=1, routed)           0.002    10.038    u_top_vga/u_draw_bg/rgb_nxt4__24_n_106
    DSP48_X1Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.556 r  u_top_vga/u_draw_bg/rgb_nxt4__25/P[0]
                         net (fo=2, routed)           1.159    12.715    u_top_vga/u_draw_bg/rgb_nxt4__25_n_105
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124    12.839 r  u_top_vga/u_draw_bg/i__carry_i_3__23/O
                         net (fo=1, routed)           0.000    12.839    u_top_vga/u_draw_bg/i__carry_i_3__23_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.389 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.389    u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.503 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.503    u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__0_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.725 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__1/O[0]
                         net (fo=1, routed)           0.592    14.317    u_top_vga/u_draw_bg/rgb_nxt4_inferred__16/i__carry__1_n_7
    SLICE_X54Y97         LUT2 (Prop_lut2_I1_O)        0.299    14.616 r  u_top_vga/u_draw_bg/i__carry__5_i_4__3/O
                         net (fo=1, routed)           0.000    14.616    u_top_vga/u_draw_bg/i__carry__5_i_4__3_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.129 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__4/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.129    u_top_vga/u_draw_bg/rgb_nxt3_inferred__4/i__carry__5_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.452 f  u_top_vga/u_draw_bg/rgb_nxt3_inferred__4/i__carry__6/O[1]
                         net (fo=1, routed)           0.604    16.056    u_top_vga/u_draw_bg/rgb_nxt331_out[29]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.306    16.362 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_113/O
                         net (fo=1, routed)           0.797    17.159    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_113_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I1_O)        0.124    17.283 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_64/O
                         net (fo=1, routed)           0.857    18.140    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_64_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I4_O)        0.124    18.264 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_27/O
                         net (fo=1, routed)           1.135    19.398    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_27_n_0
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.124    19.522 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_10/O
                         net (fo=2, routed)           1.437    20.960    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.124    21.084 f  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_4/O
                         net (fo=1, routed)           0.326    21.409    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_4_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124    21.533 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1__1/O
                         net (fo=1, routed)           0.000    21.533    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.444    23.449    u_top_vga/u_draw_bg/pclk40
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.079    24.019    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.019    
                         arrival time                         -21.533    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.910ns  (logic 7.161ns (42.348%)  route 9.749ns (57.652%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.565    -0.947    u_top_vga/u_vga_timing/pclk40
    SLICE_X34Y49         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.429 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]/Q
                         net (fo=112, routed)         2.321     1.892    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[0]
    SLICE_X34Y38         LUT5 (Prop_lut5_I2_O)        0.124     2.016 r  u_top_vga/u_vga_timing/i___38_i_5__0/O
                         net (fo=1, routed)           0.000     2.016    u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___46_1[1]
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.549 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___38/CO[3]
                         net (fo=1, routed)           0.000     2.549    u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___38_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.864 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___39/O[3]
                         net (fo=3, routed)           0.613     3.477    u_top_vga/u_vga_timing/rgb_nxt5_inferred__9/i___48[3]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.307     3.784 r  u_top_vga/u_vga_timing/i___48_i_4/O
                         net (fo=2, routed)           0.983     4.768    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[6]_2[0]
    SLICE_X35Y40         LUT5 (Prop_lut5_I0_O)        0.124     4.892 r  u_top_vga/u_vga_timing/i___48_i_8/O
                         net (fo=1, routed)           0.000     4.892    u_top_vga/u_draw_bg/u_draw_bg/i__carry__2_i_1_0[0]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.424 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___48/CO[3]
                         net (fo=1, routed)           0.000     5.424    u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___48_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___49/CO[3]
                         net (fo=1, routed)           0.000     5.538    u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___49_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.872 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__9/i___50/O[1]
                         net (fo=1, routed)           0.585     6.457    u_top_vga_n_84
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     7.400 r  u_draw_bg/i__carry__3_i_3/O[3]
                         net (fo=2, routed)           1.008     8.407    PCIN[23]
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.306     8.713 r  u_draw_bg/i__carry__4_i_4/O
                         net (fo=1, routed)           0.000     8.713    u_draw_bg/i__carry__4_i_4_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.111 r  u_draw_bg/i__carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.111    u_draw_bg/i__carry__4_i_1_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.333 r  u_draw_bg/i__carry__5_i_1/O[0]
                         net (fo=2, routed)           0.999    10.332    u_top_vga/u_draw_bg/i__carry__2_i_2__0_0[25]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849    11.181 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__20/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.181    u_top_vga/u_draw_bg/rgb_nxt4_inferred__20/i__carry__5_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.420 f  u_top_vga/u_draw_bg/rgb_nxt4_inferred__20/i__carry__6/O[2]
                         net (fo=1, routed)           0.819    12.239    u_top_vga/u_draw_bg/rgb_nxt4_inferred__20/i__carry__6_n_5
    SLICE_X32Y41         LUT2 (Prop_lut2_I1_O)        0.302    12.541 r  u_top_vga/u_draw_bg/i__carry__2_i_1__1/O
                         net (fo=1, routed)           0.000    12.541    u_top_vga/u_draw_bg/i__carry__2_i_1__1_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.942 r  u_top_vga/u_draw_bg/rgb_nxt3_inferred__10/i__carry__2/CO[3]
                         net (fo=1, routed)           1.029    13.971    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[11]_0[0]
    SLICE_X33Y45         LUT5 (Prop_lut5_I4_O)        0.150    14.121 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2__0/O
                         net (fo=3, routed)           0.967    15.087    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2__0_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I4_O)        0.326    15.413 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_2/O
                         net (fo=1, routed)           0.426    15.839    u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I1_O)        0.124    15.963 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_1__0/O
                         net (fo=1, routed)           0.000    15.963    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]_0
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.444    23.449    u_top_vga/u_draw_bg/pclk40
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.579    24.027    
                         clock uncertainty           -0.087    23.940    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.081    24.021    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.021    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             17.984ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 0.860ns (13.768%)  route 5.386ns (86.232%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.973     2.539    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2/O
                         net (fo=15, routed)          1.204     3.867    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.156     4.023 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          1.278     5.301    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447    23.452    u_top_vga/u_vga_timing/pclk40
    SLICE_X28Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/C
                         clock pessimism              0.581    24.032    
                         clock uncertainty           -0.087    23.945    
    SLICE_X28Y45         FDRE (Setup_fdre_C_R)       -0.660    23.285    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         23.285    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                 17.984    

Slack (MET) :             18.011ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.860ns (13.777%)  route 5.382ns (86.223%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.973     2.539    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2/O
                         net (fo=15, routed)          1.204     3.867    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.156     4.023 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          1.274     5.297    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447    23.452    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/C
                         clock pessimism              0.603    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y45         FDRE (Setup_fdre_C_R)       -0.660    23.307    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         23.307    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 18.011    

Slack (MET) :             18.011ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.860ns (13.777%)  route 5.382ns (86.223%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.973     2.539    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2/O
                         net (fo=15, routed)          1.204     3.867    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.156     4.023 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          1.274     5.297    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447    23.452    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]/C
                         clock pessimism              0.603    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y45         FDRE (Setup_fdre_C_R)       -0.660    23.307    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         23.307    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 18.011    

Slack (MET) :             18.011ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 0.860ns (13.777%)  route 5.382ns (86.223%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 23.452 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.973     2.539    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2/O
                         net (fo=15, routed)          1.204     3.867    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.156     4.023 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          1.274     5.297    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447    23.452    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                         clock pessimism              0.603    24.054    
                         clock uncertainty           -0.087    23.967    
    SLICE_X29Y45         FDRE (Setup_fdre_C_R)       -0.660    23.307    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         23.307    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 18.011    

Slack (MET) :             18.095ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.860ns (14.457%)  route 5.089ns (85.543%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 23.449 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.973     2.539    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2/O
                         net (fo=15, routed)          1.204     3.867    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0
    SLICE_X34Y46         LUT2 (Prop_lut2_I1_O)        0.156     4.023 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          0.980     5.003    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.444    23.449    u_top_vga/u_vga_timing/pclk40
    SLICE_X38Y41         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/C
                         clock pessimism              0.492    23.940    
                         clock uncertainty           -0.087    23.853    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.755    23.098    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                 18.095    

Slack (MET) :             18.126ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 1.076ns (16.063%)  route 5.623ns (83.937%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 23.450 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.978     2.544    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.668 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_4/O
                         net (fo=3, routed)           0.323     2.991    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     3.115 r  u_top_vga/u_vga_timing/vga_out\\.vblnk_i_4/O
                         net (fo=2, routed)           0.963     4.078    u_top_vga/u_vga_timing/vga_out\\.vblnk_i_4_n_0
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.124     4.202 r  u_top_vga/u_vga_timing/vga_out\\.vsync_i_2/O
                         net (fo=1, routed)           0.853     5.055    u_top_vga/u_vga_timing/vga_out\\.vsync_i_2_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.179 r  u_top_vga/u_vga_timing/vga_out\\.vsync_i_1/O
                         net (fo=1, routed)           0.574     5.753    u_top_vga/u_vga_timing/vga_out\\.vsync_i_1_n_0
    SLICE_X32Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445    23.450    u_top_vga/u_vga_timing/pclk40
    SLICE_X32Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
                         clock pessimism              0.564    24.013    
                         clock uncertainty           -0.087    23.926    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)       -0.047    23.879    u_top_vga/u_vga_timing/vga_out\\.vsync_reg
  -------------------------------------------------------------------
                         required time                         23.879    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                 18.126    

Slack (MET) :             18.137ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.828ns (13.128%)  route 5.479ns (86.872%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 23.451 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[9]/Q
                         net (fo=98, routed)          1.931     1.442    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]_0[9]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.566 f  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6/O
                         net (fo=2, routed)           0.973     2.539    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_6_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.124     2.663 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2/O
                         net (fo=15, routed)          0.820     3.482    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_2_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.606 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.755     5.361    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446    23.451    u_top_vga/u_vga_timing/pclk40
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C
                         clock pessimism              0.564    24.014    
                         clock uncertainty           -0.087    23.927    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    23.498    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         23.498    
                         arrival time                          -5.361    
  -------------------------------------------------------------------
                         slack                                 18.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.262%)  route 0.271ns (65.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_bg/pclk40
    SLICE_X37Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[10]/Q
                         net (fo=2, routed)           0.271    -0.206    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]_2[10]
    SLICE_X33Y48         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_buttons/pclk40
    SLICE_X33Y48         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.059    -0.294    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg2[0]
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_bg/pclk40
    SLICE_X30Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[3]/Q
                         net (fo=2, routed)           0.056    -0.397    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]_2[3]
    SLICE_X30Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_buttons/pclk40
    SLICE_X30Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.064    -0.553    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.888%)  route 0.335ns (67.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.562    -0.619    u_top_vga/u_vga_timing/pclk40
    SLICE_X30Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/Q
                         net (fo=138, routed)         0.335    -0.121    u_top_vga/u_draw_bg/rgb_nxt4__4_0[1]
    SLICE_X37Y48         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_bg/pclk40
    SLICE_X37Y48         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.070    -0.283    u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_bg/pclk40
    SLICE_X30Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[2]/Q
                         net (fo=2, routed)           0.056    -0.397    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[10]_2[2]
    SLICE_X30Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_buttons/pclk40
    SLICE_X30Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.053    -0.564    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.172%)  route 0.139ns (42.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.563    -0.618    u_top_vga/u_vga_timing/pclk40
    SLICE_X32Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.477 f  u_top_vga/u_vga_timing/vga_out\\.vblnk_reg/Q
                         net (fo=3, routed)           0.139    -0.338    u_top_vga/u_vga_timing/vga_tim\\.vblnk
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.293 r  u_top_vga/u_vga_timing/vga_out\\.rgb[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.293    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]_0
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.859    u_top_vga/u_draw_bg/pclk40
    SLICE_X34Y46         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121    -0.463    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_bg/pclk40
    SLICE_X37Y48         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[4]/Q
                         net (fo=2, routed)           0.114    -0.362    u_top_vga/u_draw_buttons/D[4]
    SLICE_X38Y48         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_buttons/pclk40
    SLICE_X38Y48         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.063    -0.538    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk/inst/seq_reg2[6]
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X35Y45         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_bg/pclk40
    SLICE_X39Y47         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.349    u_top_vga/u_draw_buttons/D[7]
    SLICE_X38Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_buttons/pclk40
    SLICE_X38Y47         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.063    -0.541    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.700%)  route 0.408ns (74.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.562    -0.619    u_top_vga/u_vga_timing/pclk40
    SLICE_X33Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/Q
                         net (fo=35, routed)          0.408    -0.071    u_top_vga/u_draw_bg/rgb_nxt4__4_0[0]
    SLICE_X38Y49         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.833    -0.857    u_top_vga/u_draw_bg/pclk40
    SLICE_X38Y49         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/C
                         clock pessimism              0.503    -0.353    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.090    -0.263    u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y0      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y45     u_clk/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 3.959ns (58.483%)  route 2.811ns (41.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.565    -0.947    u_top_vga/u_draw_rect/pclk40
    SLICE_X29Y42         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.491 r  u_top_vga/u_draw_rect/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.811     2.320    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     5.823 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.823    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.752ns  (logic 3.953ns (58.536%)  route 2.800ns (41.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -0.951    u_top_vga/u_draw_rect/pclk40
    SLICE_X36Y37         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  u_top_vga/u_draw_rect/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.800     2.305    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.802 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.802    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.037ns (64.216%)  route 2.250ns (35.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -0.951    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.250     1.817    lopt_2
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.336 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.336    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.162ns  (logic 4.043ns (65.607%)  route 2.119ns (34.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.564    -0.948    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           2.119     1.690    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     5.214 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.214    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.144ns  (logic 4.021ns (65.456%)  route 2.122ns (34.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.561    -0.951    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.122     1.690    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.193 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.193    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.013ns (65.442%)  route 2.119ns (34.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.560    -0.952    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y32         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.119     1.686    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.181 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.181    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.986ns (65.238%)  route 2.124ns (34.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -0.942    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y49         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           2.124     1.639    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     5.169 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.169    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.977ns (65.129%)  route 2.129ns (34.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.566    -0.946    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.129     1.640    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.161 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.161    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.961ns (65.094%)  route 2.124ns (34.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.567    -0.945    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.124     1.636    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     5.141 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.141    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.361ns (80.377%)  route 0.332ns (19.623%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.589    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y41          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.332    -0.116    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.104 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.104    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.366ns (79.682%)  route 0.348ns (20.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.592    -0.589    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y41          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.348    -0.100    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.125 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.125    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.366ns (79.390%)  route 0.355ns (20.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.591    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           0.355    -0.096    lopt_10
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.129 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.129    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.345ns (75.602%)  route 0.434ns (24.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.590    -0.591    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           0.434    -0.016    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.187 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.187    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.371ns (72.485%)  route 0.520ns (27.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.520     0.044    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.274 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.274    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.348ns (70.744%)  route 0.557ns (29.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.557     0.081    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.288 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.288    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.369ns (71.211%)  route 0.553ns (28.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.561    -0.620    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.553     0.097    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.301 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.301    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.361ns (70.647%)  route 0.565ns (29.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.560    -0.621    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y32         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.565     0.108    lopt
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.304 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.304    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.363ns (70.135%)  route 0.580ns (29.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.564    -0.617    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.580     0.104    lopt_4
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.326 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.326    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.565ns (18.847%)  route 6.740ns (81.153%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.755     8.305    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446    -1.549    u_top_vga/u_vga_timing/pclk40
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.565ns (18.847%)  route 6.740ns (81.153%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.755     8.305    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446    -1.549    u_top_vga/u_vga_timing/pclk40
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.305ns  (logic 1.565ns (18.847%)  route 6.740ns (81.153%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.755     8.305    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.446    -1.549    u_top_vga/u_vga_timing/pclk40
    SLICE_X32Y47         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.155ns  (logic 1.565ns (19.194%)  route 6.590ns (80.806%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.605     8.155    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.443    -1.552    u_top_vga/u_vga_timing/pclk40
    SLICE_X30Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.152ns  (logic 1.565ns (19.201%)  route 6.587ns (80.799%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.602     8.152    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445    -1.550    u_top_vga/u_vga_timing/pclk40
    SLICE_X30Y46         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.014ns  (logic 1.565ns (19.533%)  route 6.448ns (80.467%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.463     8.014    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X30Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.445    -1.550    u_top_vga/u_vga_timing/pclk40
    SLICE_X30Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.842ns  (logic 1.565ns (19.961%)  route 6.276ns (80.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.291     7.842    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.444    -1.551    u_top_vga/u_vga_timing/pclk40
    SLICE_X33Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.842ns  (logic 1.565ns (19.961%)  route 6.276ns (80.039%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.985     6.426    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=13, routed)          1.291     7.842    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X33Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.444    -1.551    u_top_vga/u_vga_timing/pclk40
    SLICE_X33Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[0]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.594ns  (logic 1.591ns (20.954%)  route 6.003ns (79.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.725     6.166    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.316 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          1.278     7.594    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X28Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447    -1.548    u_top_vga/u_vga_timing/pclk40
    SLICE_X28Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.590ns  (logic 1.591ns (20.966%)  route 5.999ns (79.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          4.725     6.166    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X34Y46         LUT2 (Prop_lut2_I0_O)        0.150     6.316 r  u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1/O
                         net (fo=13, routed)          1.274     7.590    u_top_vga/u_vga_timing/vga_out\\.hcount[10]_i_1_n_0
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          1.447    -1.548    u_top_vga/u_vga_timing/pclk40
    SLICE_X29Y45         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.210ns (20.600%)  route 0.808ns (79.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          0.808     1.017    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X4Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.830    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.210ns (20.600%)  route 0.808ns (79.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          0.808     1.017    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X4Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.860    -0.830    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y37          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.210ns (17.512%)  route 0.987ns (82.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          0.987     1.196    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X4Y41          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.863    -0.827    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y41          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.210ns (17.512%)  route 0.987ns (82.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          0.987     1.196    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X4Y41          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.863    -0.827    u_top_vga/u_draw_rect/pclk40
    SLICE_X4Y41          FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.210ns (15.625%)  route 1.131ns (84.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          1.131     1.341    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.856    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y38         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.210ns (15.026%)  route 1.185ns (84.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          1.185     1.394    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.856    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.210ns (15.026%)  route 1.185ns (84.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          1.185     1.394    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.834    -0.856    u_top_vga/u_draw_rect/pclk40
    SLICE_X13Y39         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.520ns  (logic 0.210ns (13.780%)  route 1.311ns (86.220%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          1.311     1.520    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.831    -0.859    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y35         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.210ns (13.173%)  route 1.381ns (86.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          1.381     1.591    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.861    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.591ns  (logic 0.210ns (13.173%)  route 1.381ns (86.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=73, routed)          1.381     1.591    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=99, routed)          0.829    -0.861    u_top_vga/u_draw_rect/pclk40
    SLICE_X14Y33         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.rgb_reg[3]_lopt_replica_3/C





