[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Fri May 17 06:37:40 2024
[*]
[dumpfile] "/home/toivo/code/tinytapeout/tt07-basilisc-2816-cpu/test/tb.vcd"
[dumpfile_mtime] "Fri May 17 06:36:01 2024"
[dumpfile_size] 23530460
[savefile] "/home/toivo/code/tinytapeout/tt07-basilisc-2816-cpu/test/tb.gtkw"
[timestart] 10487550000
[size] 3840 2041
[pos] -1 -1
*-23.000000 10587660000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.top.
[treeopen] tb.top.cpu.
[treeopen] tb.top.cpu.dec.
[treeopen] tb.top.cpu.mem_if.
[sst_width] 297
[signals_width] 268
[sst_expanded] 1
[sst_vpaned_height] 663
@28
tb.rst_n
tb.clk
@200
-
@28
tb.top.cpu.tx_jump
tb.top.tx_fetch
tb.top.tx_pins[1:0]
tb.top.rx_pins[1:0]
tb.top.cpu.pref.pc_data_in[1:0]
@200
-
@28
tb.top.cpu.sc_tx
tb.top.cpu.sc_tx_command_valid
tb.top.cpu.tx_command_started
@200
-
-
@22
tb.r0[7:0]
tb.r1[7:0]
tb.r2[7:0]
tb.r3[7:0]
tb.r4[7:0]
tb.r5[7:0]
tb.r6[7:0]
tb.r7[7:0]
@200
-
@28
tb.top.cpu.pref.load_imm16
@22
tb.top.cpu.pref.imm_reg[15:0]
@28
tb.top.cpu.pref.inst_reg_valid
@22
tb.top.cpu.pref.inst_reg[15:0]
@200
-
-decoder
@28
tb.top.cpu.dec.jump
@200
-
-scheduler
@28
tb.top.cpu.dec.sched.addr_stage
tb.top.cpu.dec.sched.data_stage
@200
-
@28
tb.top.cpu.dec.sched.inst_done
tb.top.cpu.dec.sched.op_done
tb.top.cpu.dec.sched.tx_command_valid
@200
-
-
-prefetcher
@22
tb.top.cpu.pref.pc[15:0]
@28
tb.top.cpu.pref.write_pc
tb.top.cpu.pref.update_pc
tb.top.cpu.pref.ext_pc_next
@200
-
@28
tb.top.cpu.pref.pc_done
tb.top.cpu.pref.load_inst_reg
@29
tb.top.cpu.pref.imm16_loaded
@28
tb.top.cpu.pref.num_prefetched[1:0]
tb.top.cpu.pref.num_flushed[1:0]
@200
-
@28
tb.top.cpu.pref.sreg_full
@22
tb.top.cpu.pref.sreg[15:0]
@200
-
-CPU
@28
tb.top.cpu.curr_sc_tx
tb.top.cpu.pf_tx_command_valid
tb.top.cpu.sc_tx_command_valid
tb.top.cpu.tx_command_valid
tb.top.cpu.full
@200
-
-mem_interface
@28
tb.top.cpu.mem_if.tx_active
tb.top.cpu.mem_if.tx_command[1:0]
tb.top.cpu.mem_if.tx_command_started
tb.top.cpu.mem_if.tx_command_valid
@22
tb.top.cpu.mem_if.tx_counter[3:0]
@28
tb.top.cpu.mem_if.tx_data[1:0]
tb.top.cpu.mem_if.tx_data_next
tb.top.cpu.mem_if.tx_done
tb.top.cpu.mem_if.tx_pins[1:0]
tb.top.cpu.mem_if.tx_send_payload
tb.top.cpu.mem_if.tx_start
@200
-
@28
tb.top.cpu.mem_if.rx_active
@22
tb.top.cpu.mem_if.rx_counter[3:0]
@28
tb.top.cpu.mem_if.rx_data_valid
tb.top.cpu.mem_if.rx_done
tb.top.cpu.mem_if.rx_pins[1:0]
tb.top.cpu.mem_if.rx_sbs[1:0]
tb.top.cpu.mem_if.rx_sbs_valid
tb.top.cpu.mem_if.rx_started
@200
-
-Transaction type FIFO
@28
tb.top.cpu.fifo.add
tb.top.cpu.fifo.clk
tb.top.cpu.fifo.empty
tb.top.cpu.fifo.full
tb.top.cpu.fifo.last_entry[1:0]
tb.top.cpu.fifo.new_entry[1:0]
tb.top.cpu.fifo.num_entries[2:0]
tb.top.cpu.fifo.remove
tb.top.cpu.fifo.reset
@200
-
-top
@c00022
tb.top.uo_out0[7:0]
@28
(0)tb.top.uo_out0[7:0]
(1)tb.top.uo_out0[7:0]
(2)tb.top.uo_out0[7:0]
(3)tb.top.uo_out0[7:0]
(4)tb.top.uo_out0[7:0]
(5)tb.top.uo_out0[7:0]
(6)tb.top.uo_out0[7:0]
(7)tb.top.uo_out0[7:0]
@1401200
-group_end
@c00022
tb.top.uo_out[7:0]
@28
(0)tb.top.uo_out[7:0]
(1)tb.top.uo_out[7:0]
(2)tb.top.uo_out[7:0]
(3)tb.top.uo_out[7:0]
(4)tb.top.uo_out[7:0]
(5)tb.top.uo_out[7:0]
(6)tb.top.uo_out[7:0]
(7)tb.top.uo_out[7:0]
@1401200
-group_end
[pattern_trace] 1
[pattern_trace] 0
