# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/design_1_Eval_bl_0.xci
# IP: The module: 'design_1_Eval_bl_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: c:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/SerializationFifo.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SerializationFifo || ORIG_REF_NAME==SerializationFifo} -quiet] -quiet

# XDC: c:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/SerializationFifo.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==SerializationFifo || ORIG_REF_NAME==SerializationFifo} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: c:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/SerializationFifo_clocks.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==SerializationFifo || ORIG_REF_NAME==SerializationFifo} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# IP: C:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/design_1_Eval_bl_0.xci
# IP: The module: 'design_1_Eval_bl_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: c:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/SerializationFifo.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==SerializationFifo || ORIG_REF_NAME==SerializationFifo} -quiet] -quiet

# XDC: c:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/SerializationFifo.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==SerializationFifo || ORIG_REF_NAME==SerializationFifo} -quiet] {/U0 } ]/U0 ] -quiet] -quiet

# XDC: c:/Users/Cyrill/Documents/S6/BA-GULFstream/bytelink_test_shivang/bytelink_test/bytelink_test.srcs/sources_1/bd/design_1/ip/design_1_Eval_bl_0/src/SerializationFifo/SerializationFifo_clocks.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==SerializationFifo || ORIG_REF_NAME==SerializationFifo} -quiet] {/U0 } ]/U0 ] -quiet] -quiet
