INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/KTSNC/SIM/CONVERT/CONVERT/CONVERT.srcs/sources_1/new/conv_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/KTSNC/SIM/CONVERT/CONVERT/CONVERT.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
