<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>www.Kampis-Elektroecke.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>DUT_AXIS_I2S_Transmitter_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AXIS_RXD</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TDATA_RXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TVALID_RXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TREADY_RXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_RXD.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">AXIS_RXD</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Audio_ResetN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Audio_Reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_RESETN.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AUDIO_RESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Audio_MCLK</spirit:name>
      <spirit:description>Audio master clock.</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>MCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.FREQ_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_RESET">Audio_Reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_BUSIF">I2S</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2S</spirit:name>
      <spirit:busType spirit:vendor="www.kampis-elektroecke.de" spirit:library="Kampis-Elektroecke" spirit:name="I2S" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="www.kampis-elektroecke.de" spirit:library="Kampis-Elektroecke" spirit:name="I2S_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Audio_Reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TDATA_RXD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TREADY_RXD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TVALID_RXD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DataOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="INTEGER">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_1aac4ca5</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>24</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:description>AXI-Stream I2S transmitter.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">DUT_AXIS_I2S_Transmitter_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Data width per channel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH" spirit:choiceRef="choice_list_1aac4ca5">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXIS I2S Transmitter</xilinx:displayName>
      <xilinx:coreRevision>64</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@187252e7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90eae1e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d2a3ac_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e317cd2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac06782_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3769eb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0f45f6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad867c8_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d158aeb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fdb248_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b07d9d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30977d6e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38266417_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff86521_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f0daf_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631f0c89_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470bc02d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1189db1c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406364a8_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3215e2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215a9266_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c4cc28_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f1ed79_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7962ea3b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780eb033_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5020adc9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a8573a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52005d8d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2b3837_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2991e421_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46fe59c0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fcc581_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e44964c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1333dbe7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e22a6ad_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63db4c33_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d27c97c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20318b4e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e9b0a0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52abc3f5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd0d9a5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16253d58_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f4279d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f6f5a3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc4eecb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df935d2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446a84de_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaec0d0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2545cae6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4e4f5e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2d7a25_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4373876c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f7bf83_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607f40a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514e4fd4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74032cc2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675d7ea4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e1073d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3bc336_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27108b12_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766d74a9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ee3fc1_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63776f8b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49954423_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5b1af3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6f7d9e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f1d3f9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6daf6b84_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a0de68_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a10c0b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f31a1d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2c9fc_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cad64d2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56127a2e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ad524d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751c1373_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b95e86f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2824c5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf73776_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14903772_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b427eb3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5818554f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b014758_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477d6582_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52592958_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e36756_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c77cb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a232f69_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6e270d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50109544_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311a60a0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701248fa_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f4ef77b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688c911b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2667a676_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49edf858_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d420dca_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea0fb1a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2e0f44_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192bf179_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2d6b6f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553f9d1a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1556901c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1241241b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a749d40_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1400ed25_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc58e34_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4f7166_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cad4342_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e75916_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1711580d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa71714_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9bb97c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3901193e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55bfe8bc_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e1704c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50dbd56c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abe9b38_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704c8cf4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ca0d13_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2332010e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28509cec_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599db94c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa142a8_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f27e8b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65da77ad_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a77342f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46637df5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301872a5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa11613_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c71f35_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1242abcb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546f416a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527f4706_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ba2b94_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43719616_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5c8118_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f994fa_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e600a5e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5b4fcb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea68ec0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7a3791_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555d6bd3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bea072_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7121fba5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2688dd_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8c593c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ea826b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11135b19_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e73cc03_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d8b27b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b096be4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7f86e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3310f99f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732f7d21_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1227060a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f04eef_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@758cd879_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2baefc2f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da97e40_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d99b0ef_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbc07a4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16322c34_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588ace2c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43eb8029_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34fcafa4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280870c5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4737055e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509924c7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4643a2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af7a569_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36180733_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@613c0682_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603d0b13_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc356e2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f39eda_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33901d47_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57640326_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53275eb4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183f6e0a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d674d62_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc8c2df_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12bd8dc4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b620a2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bf985e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126654f7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b713d3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557ca7f9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c97c8b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d4db4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2d496_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d964735_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ac2d15_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e405619_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58be7976_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57960ca0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cd00ae_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aeb4fc0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e69885a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afcbeb9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222fedc0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60caf035_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc2e032_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313423ae_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db84b0b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce58a47_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f360f22_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2869d028_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5255db88_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf23e5c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c88b792_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f7609e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be28cc1_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd09ab9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e4234_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374b4902_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4acbd8_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55998104_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635cc2a2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c10b87c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7676313d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e788468_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bdf_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c21d86_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea942c2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@768803b2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6122ef67_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7367b78e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a603d56_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709f8a1f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c52bc64_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225ea4d2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461178a9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5304d8_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3c584c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aac8d9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aa9c72_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a54631f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d18d6e2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2528aa_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141eaeb0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abffbce_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274d9a6f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac81b74_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b31fc6a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8e37fe_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83ddbb6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c67567c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f0fcc7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326fbb0d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561caf83_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372b4226_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7718583f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2523755b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0b20e2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59879432_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a49105a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4a5a74_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1128fdc6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a7f1f0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce4344_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc7ccdd_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac57b22_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19dc00c2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cbe235_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef72dc8_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b08763_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f127cb_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4a9b14_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38618c1_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3486f2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc4e6c7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31243725_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e738df4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239e09ac_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd5dc10_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a9ccaa_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1131f2a7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6558201f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc399e6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80e8dab_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9338c4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc15975_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a82347_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f265b05_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be6f29e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe98a8f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530ea211_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1187cb60_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329014ef_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d472969_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568a46a0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5115a54_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762608d7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390b7aac_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9bfd8e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619fcc6e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42172651_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298f96e4_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616b4521_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccceb2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79196312_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e62d92_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270690f1_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ca8124_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cee004b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309cfb43_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287faea3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c03ae6e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366d8eb1_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652654c3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f577f7f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306eb1a6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538dcf35_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0393f9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64452af3_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715d5d1d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99bf48e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6710befa_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5035a978_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d296c22_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37baacca_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e94430_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8f5983_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715b2901_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc764a0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a12148_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c9ef99_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a33a9d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ad5133_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c50af9_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d4565_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba80ef1_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/AXI/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f55cc33_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361840bf_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66622ad5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315e49b0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d84e25_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd6b47f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c97b9f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cabfaa_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e02c453_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b84be8b_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b86af4f_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237b2970_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab95433_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4b225c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5971e2bf_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a057bf5_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d00e5af_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad3dcd7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a93bd2e_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63eb4d3c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3c2c16_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1943f3a0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2460294c_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac86d18_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa60fde_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f60ed0_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fc6334_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1323e40d_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac5e4d7_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffa458a_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752674de_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33149314_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138536ee_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1828a66_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3945f785_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622ecdf6_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1ba4d2_ARCHIVE_LOCATION">c:/Users/Daniel.Kampert/Desktop/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c68800d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbd76da_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f71e3d0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54825be0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d897ea5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b577590_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6126b452_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a46ac6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474e1a13_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636f59c9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a4c290_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191e1253_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f8b5df_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2ea0af_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bba104e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403da30_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0f6021_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf2c3fe_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa9f934_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dd0ed5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424e305f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44db69da_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2166ae88_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651f35e0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f1ebce_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c9536f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ddb7c7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a40579_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bb8d92_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ce179f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6278f975_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26578176_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792df24c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbfb390_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbfb604_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f63044_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633bd95c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c6898b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3520f0d5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a8889e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd01561_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f259a3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c348e0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a553b12_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36243e15_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afbdfaf_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1a6e7e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59626e4e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e97f01c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8a1b44_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaa98a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3a5cd9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae040a6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aabafa7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2e7bb2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688ade8d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3cbb01_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a6331d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9ed971_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb0d281_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f66e0fd_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3e80b0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b90a30a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1a8911_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489a00e9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496f59b8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f039bfc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bc17f7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3686e77c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f815a2d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e21ec3d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c17b7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eaf6f12_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a50b555_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66df446c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d120a3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60919f0d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723f8eb7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acb7b20_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f780130_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5bb2bb_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e85e44_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c22cc3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d2ece3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c94ebf8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad2682b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b3e72_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9425579_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5550362_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720ea907_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd4a196_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15183e42_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f78962_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5ecc0c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c83299c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cac6efb_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba5b3c4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2227c7cb_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77412b24_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca9ce78_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167e8cf4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbf384c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb28145_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a883b2c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329c2d7d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfe288c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bc3b35_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7e2ab2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a20e9ef_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7641e6d3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647fecd1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8e581d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f46488c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a465cad_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b0e835_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70029ebc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a681d39_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382bfad9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fd04_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bead24a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538d7064_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f642177_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf0e0e1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4967659b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4883cd03_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d32ff3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6513f8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab02570_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74da8301_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc3ee96_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dbc4c7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ecbf950_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217c0841_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790512af_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20708106_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d95bc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282a1e7c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174d8543_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f30d08_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0d3fa1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4ac93c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce47c71_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c64385_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eac6472_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d505d5e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ee8d91_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c162e6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148da864_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf9792e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1898d0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae87df6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf9c1cb_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ffe97af_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a316bb4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dd1518_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b85ab09_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1221b7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52708a71_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d20db3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311fba91_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264f4d66_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d28e10_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4639bf_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5c59b5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675ebab1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f3297f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57118fa0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e3f3fc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1412eef_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481d6e90_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1853cc06_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@193aeee5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc31322_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1ae849_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1c560f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eeea74e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fac76_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2658c1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0a6cc0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0ead1e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a65b36c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131a44d6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5617bf63_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606c9ce3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9420ab_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@416ddea1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332c1dcd_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42824b68_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3562cbd6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5791a8ea_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17815da9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360d9e8a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a4e978_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d93d93b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec3428f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f923b8a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b3e540_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@933b53f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a3ff9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb3e1df_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638b1890_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e188c7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df3284b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc59538_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28865c15_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146f3ba8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731a73e7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a955c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76abb2a5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578ce99f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36927a2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f87b96_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a5f1f0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745c8baa_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222e8f0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e7c238_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c93a1dd_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445ad2d3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7fcf7b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c8d846_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456241a9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586d8b25_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fab8bf_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f44ba07_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d73af0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1670fbfa_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a7ca81_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388cf7ea_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9b8e89_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0ae2e0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83a902e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48aaa5c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109f9d8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424581c8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1e4ba_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d25abb_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c40b4ca_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9288a6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ec8d8c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6ba164_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71540842_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26077762_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d34f775_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ce4b2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338f5e41_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff67b16_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33875812_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706d6966_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f55cd45_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c99781_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51538df4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d890b30_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d44388_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2a612e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f2e240_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db46802_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef3b88e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789f709d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f225cc5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49cd1a60_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6125e782_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f4ddf_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7140f1c9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f3a0fa1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533fb619_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43218fb8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727bd8a2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49873b25_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71533bce_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fffd27_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7999393_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483d6f31_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@146564a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39790b5a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4506976e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751ef815_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a799392_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345a7a8d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcf16b4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6a43e6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d4e73a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8ff86c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26da484c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d128ca5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9deced_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4168b36f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179dad00_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a3adfe_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9849c1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4086851b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a4d9e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34613aab_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a382371_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798384df_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44aeb87f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae05c72_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1080e3a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8c21ac_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a98f7af_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696078a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446c23ab_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e427ce0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580767c9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d64b91c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cc692b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1cda79_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a555d20_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9883de_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2048f998_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6517b8ce_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68060866_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c950ff2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2366cbe3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e28aa5f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658e9e17_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac88383_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3986be57_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fabfc1b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23799ccc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59085e1e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3eb9f8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a695f3b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5621e7d9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2691b0dc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af5e94d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37065575_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae3539a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636f0c99_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b121ec_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f95866_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aa84a7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38284ac3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b26fa56_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480b3a6e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0d97a4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e0e220_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af292e1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a947e55_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5a7453_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d7ccaf_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29626263_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37589dc2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffe8778_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1495cd17_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b209ffe_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbf494a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f96311_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a314374_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11452585_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c836d74_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511c1b58_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f6ef11_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec4cebe_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9c8db7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c02ee29_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a020c89_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a914a8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50dc468c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7f13bb_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a1a380_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6721db7d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac7ea00_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c24f7e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fdd3f8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5848630e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108fd8fc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be79926_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591d9889_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b813510_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737d8e94_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b254a71_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ded966_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abfa722_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b3ae253_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fa51280_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c738d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8df0d7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525df91b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed47a5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e31036_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cc0e97_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5053285f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749f2a2e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f41499_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13064a1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488ba7b7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e8333_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63612487_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d2e66a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e911d12_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21cc8508_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d1fb04_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba00551_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a0b4744_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7c01bc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594bed03_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cc6c30_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8386b25_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166e2114_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c52d11_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa1572b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b196e9c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438b12ac_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618254f_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb34f29_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138fdabd_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9bc5ae_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a840ef_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcb3dd9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b37eaa_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664c07a5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771ff0ef_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf4c45b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763b0db9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ba1351_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4e0e92_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c899b3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bb2545_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53615c0b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d56b6b4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21052fe0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22087b85_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ac06c6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a7259d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333ed40_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eac4679_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b779bee_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b5ab09_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539e4ab2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1213b3a8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7791aa68_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a14809e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d5a20d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a5ee9a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebbdffc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c39768_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5111a7c6_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6183bb02_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f210586_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4c3f5d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae36c85_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652d732c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a92fec9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7d8e00_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793e462e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40384c72_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e723391_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286dd593_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a654fc5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35519dd4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2238b1a9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb2b0e2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3c6752_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d20bb09_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@664d9be9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bbfa59_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3325fd_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c65ebcd_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a83beed_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7188d1ce_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b958176_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474c31f7_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fce57c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f63357_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c23d8c8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cd68ee_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2824211_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b3c1b4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2c9835_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae730cf_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a3eb08_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403e0c44_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b504b3_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f97663_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39661186_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ddf9fc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b9bc6c_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d8e07d_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cf5ad1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6042c34e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2255647a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651da3fc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16378f62_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199ba5b4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12831f8a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2fad7a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@320aaf84_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244d09d9_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791064d8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e74d15_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3273faed_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb5affc_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44240ee0_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482fdbf5_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dc874b_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651fa308_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ace2dba_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1cad62_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dec09aa_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6da5ae_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4536b334_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c14ded4_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2aee12_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b557f4a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1705e55a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7131ebf8_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44de18ef_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f859e70_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59153dae_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db9ace2_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9ea70a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a97fb4e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c989b1_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31894f0a_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f7f7e_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78629771_ARCHIVE_LOCATION">g:/Dropbox/Git/VHDL/I2S/ip_repo/I2S_Transmitter_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_RESETN.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_RXD.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2229f9fd"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="440f72eb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6703dab3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="54f8dd36"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="85478765"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
