m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/Work/Projects/TicTacToe
vlab1_top
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1653283089
!i10b 1
!s100 z4^PgeP8YM?_^>z4?5YPR1
I78mLhe;BIM9N4ia1z]BUD0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 lab1_top_sv_unit
S1
Z3 dC:/Users/Faran/Desktop/GitHub/lab1
w1653276556
8C:/Users/Faran/Desktop/GitHub/lab1/lab1_top.sv
FC:/Users/Faran/Desktop/GitHub/lab1/lab1_top.sv
L0 5
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1653283089.000000
!s107 C:/Users/Faran/Desktop/GitHub/lab1/lab1_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Faran/Desktop/GitHub/lab1/lab1_top.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vlab1_top_tb
R0
R1
!i10b 1
!s100 3J=n[Dhk]OCA8fnAz9kRf0
I7Kb72?H;]IeETn0L6S^<03
R2
!s105 lab1_top_tb_sv_unit
S1
R3
w1653283039
8C:/Users/Faran/Desktop/GitHub/lab1/lab1_top_tb.sv
FC:/Users/Faran/Desktop/GitHub/lab1/lab1_top_tb.sv
L0 6
R4
r1
!s85 0
31
R5
!s107 C:/Users/Faran/Desktop/GitHub/lab1/lab1_top_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Faran/Desktop/GitHub/lab1/lab1_top_tb.sv|
!i113 1
R6
R7
