// Seed: 818510369
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wire  id_3,
    input  tri1  id_4
);
  assign module_1.id_5 = 0;
  logic id_6;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_14 = 32'd96,
    parameter id_18 = 32'd18,
    parameter id_21 = 32'd41,
    parameter id_5  = 32'd53,
    parameter id_7  = 32'd26,
    parameter id_9  = 32'd74
) (
    output wand id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri _id_5,
    output wand id_6[-1 'b0 : id_10],
    input wire _id_7,
    input tri0 id_8,
    output uwire _id_9,
    output wor _id_10,
    output wire id_11,
    output tri id_12,
    output wire id_13,
    input wire _id_14
);
  wire [1 : id_14] id_16[1 : -1  &  id_7  +  id_9], id_17, _id_18;
  parameter id_19 = 1;
  assign id_6 = 1;
  wire  id_20;
  logic _id_21 = 1;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_3,
      id_8,
      id_8
  );
  wire id_22;
  wire [id_18 : id_21] id_23[id_5 : -1], id_24;
  assign id_10 = id_14;
  assign id_0  = 1;
  logic id_25;
endmodule
