{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480109154007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480109154008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:25:53 2016 " "Processing started: Fri Nov 25 15:25:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480109154008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480109154008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vectadd -c vectadd " "Command: quartus_map --read_settings_files=on --write_settings_files=off vectadd -c vectadd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480109154008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480109155046 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480109155146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/vectadd.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/vectadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd " "Found entity 1: vectadd" {  } { { "vectadd/synthesis/vectadd.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_irq_mapper " "Found entity 1: vectadd_irq_mapper" {  } { { "vectadd/synthesis/submodules/vectadd_irq_mapper.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_mux_001 " "Found entity 1: vectadd_rsp_xbar_mux_001" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_mux " "Found entity 1: vectadd_rsp_xbar_mux" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_demux_003 " "Found entity 1: vectadd_rsp_xbar_demux_003" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_rsp_xbar_demux " "Found entity 1: vectadd_rsp_xbar_demux" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_cmd_xbar_mux " "Found entity 1: vectadd_cmd_xbar_mux" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_cmd_xbar_demux_001 " "Found entity 1: vectadd_cmd_xbar_demux_001" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_cmd_xbar_demux " "Found entity 1: vectadd_cmd_xbar_demux" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vectadd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_id_router_003.sv(48) " "Verilog HDL Declaration information at vectadd_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_id_router_003.sv(49) " "Verilog HDL Declaration information at vectadd_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_id_router_003_default_decode " "Found entity 1: vectadd_id_router_003_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155221 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_id_router_003 " "Found entity 2: vectadd_id_router_003" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_id_router.sv(48) " "Verilog HDL Declaration information at vectadd_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_id_router.sv(49) " "Verilog HDL Declaration information at vectadd_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_id_router_default_decode " "Found entity 1: vectadd_id_router_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155227 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_id_router " "Found entity 2: vectadd_id_router" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_addr_router_001.sv(48) " "Verilog HDL Declaration information at vectadd_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_addr_router_001.sv(49) " "Verilog HDL Declaration information at vectadd_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_addr_router_001_default_decode " "Found entity 1: vectadd_addr_router_001_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155234 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_addr_router_001 " "Found entity 2: vectadd_addr_router_001" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vectadd_addr_router.sv(48) " "Verilog HDL Declaration information at vectadd_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vectadd_addr_router.sv(49) " "Verilog HDL Declaration information at vectadd_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vectadd/synthesis/submodules/vectadd_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_addr_router_default_decode " "Found entity 1: vectadd_addr_router_default_decode" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155238 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_addr_router " "Found entity 2: vectadd_addr_router" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "vectadd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "vectadd/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "vectadd/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_sysid_qsys_0 " "Found entity 1: vectadd_sysid_qsys_0" {  } { { "vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_to_sw_sig " "Found entity 1: vectadd_to_sw_sig" {  } { { "vectadd/synthesis/submodules/vectadd_to_sw_sig.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_to_hw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_hw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_to_hw_sig " "Found entity 1: vectadd_to_hw_sig" {  } { { "vectadd/synthesis/submodules/vectadd_to_hw_sig.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_hw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_to_hw_data.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_to_hw_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_to_hw_data " "Found entity 1: vectadd_to_hw_data" {  } { { "vectadd/synthesis/submodules/vectadd_to_hw_data.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_to_hw_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_jtag_uart_0_sim_scfifo_w " "Found entity 1: vectadd_jtag_uart_0_sim_scfifo_w" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155305 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_jtag_uart_0_scfifo_w " "Found entity 2: vectadd_jtag_uart_0_scfifo_w" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155305 ""} { "Info" "ISGN_ENTITY_NAME" "3 vectadd_jtag_uart_0_sim_scfifo_r " "Found entity 3: vectadd_jtag_uart_0_sim_scfifo_r" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155305 ""} { "Info" "ISGN_ENTITY_NAME" "4 vectadd_jtag_uart_0_scfifo_r " "Found entity 4: vectadd_jtag_uart_0_scfifo_r" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155305 ""} { "Info" "ISGN_ENTITY_NAME" "5 vectadd_jtag_uart_0 " "Found entity 5: vectadd_jtag_uart_0" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_onchip_memory2_0 " "Found entity 1: vectadd_onchip_memory2_0" {  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_register_bank_a_module " "Found entity 1: vectadd_nios2_qsys_0_register_bank_a_module" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "2 vectadd_nios2_qsys_0_register_bank_b_module " "Found entity 2: vectadd_nios2_qsys_0_register_bank_b_module" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "3 vectadd_nios2_qsys_0_nios2_oci_debug " "Found entity 3: vectadd_nios2_qsys_0_nios2_oci_debug" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "4 vectadd_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: vectadd_nios2_qsys_0_ociram_sp_ram_module" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "5 vectadd_nios2_qsys_0_nios2_ocimem " "Found entity 5: vectadd_nios2_qsys_0_nios2_ocimem" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "6 vectadd_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: vectadd_nios2_qsys_0_nios2_avalon_reg" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "7 vectadd_nios2_qsys_0_nios2_oci_break " "Found entity 7: vectadd_nios2_qsys_0_nios2_oci_break" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "8 vectadd_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: vectadd_nios2_qsys_0_nios2_oci_xbrk" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "9 vectadd_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: vectadd_nios2_qsys_0_nios2_oci_dbrk" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "10 vectadd_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: vectadd_nios2_qsys_0_nios2_oci_itrace" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "11 vectadd_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: vectadd_nios2_qsys_0_nios2_oci_td_mode" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "12 vectadd_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: vectadd_nios2_qsys_0_nios2_oci_dtrace" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "13 vectadd_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: vectadd_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "14 vectadd_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: vectadd_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "15 vectadd_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: vectadd_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "16 vectadd_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: vectadd_nios2_qsys_0_nios2_oci_fifo" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "17 vectadd_nios2_qsys_0_nios2_oci_pib " "Found entity 17: vectadd_nios2_qsys_0_nios2_oci_pib" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "18 vectadd_nios2_qsys_0_nios2_oci_im " "Found entity 18: vectadd_nios2_qsys_0_nios2_oci_im" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "19 vectadd_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: vectadd_nios2_qsys_0_nios2_performance_monitors" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "20 vectadd_nios2_qsys_0_nios2_oci " "Found entity 20: vectadd_nios2_qsys_0_nios2_oci" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""} { "Info" "ISGN_ENTITY_NAME" "21 vectadd_nios2_qsys_0 " "Found entity 21: vectadd_nios2_qsys_0" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_tck" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: vectadd_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_oci_test_bench " "Found entity 1: vectadd_nios2_qsys_0_oci_test_bench" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vectadd_nios2_qsys_0_test_bench " "Found entity 1: vectadd_nios2_qsys_0_test_bench" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 vectoradd_accelerator.sv(5) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(5): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 vectoradd_accelerator.sv(5) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(5): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 vectoradd_accelerator.sv(5) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(5): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 vectoradd_accelerator.sv(6) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(6): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_a Addr_A vectoradd_accelerator.sv(12) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(12): object \"addr_a\" differs only in case from object \"Addr_A\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_b Addr_B vectoradd_accelerator.sv(12) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(12): object \"addr_b\" differs only in case from object \"Addr_B\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_s Addr_S vectoradd_accelerator.sv(12) " "Verilog HDL Declaration information at vectoradd_accelerator.sv(12): object \"addr_s\" differs only in case from object \"Addr_S\" in the same scope" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vectoradd_accelerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vectoradd_accelerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectoradd_accelerator " "Found entity 1: vectoradd_accelerator" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET io_control.sv(4) " "Verilog HDL Declaration information at io_control.sv(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480109155376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ACC_Control " "Found entity 1: ACC_Control" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155383 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480109155397 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480109155397 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480109155397 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vectadd_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at vectadd_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1480109155401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vectoradd_accelerator " "Elaborating entity \"vectoradd_accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480109155660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "vectoradd_accelerator.sv" "Hex0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd vectadd:u0 " "Elaborating entity \"vectadd\" for hierarchy \"vectadd:u0\"" {  } { { "vectoradd_accelerator.sv" "u0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"vectadd_nios2_qsys_0\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_test_bench vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench " "Elaborating entity \"vectadd_nios2_qsys_0_test_bench\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_test_bench:the_vectadd_nios2_qsys_0_test_bench\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_test_bench" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_register_bank_a_module vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a " "Elaborating entity \"vectadd_nios2_qsys_0_register_bank_a_module\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_register_bank_a" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109155790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"vectadd_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155791 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109155791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109155868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109155868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_brg1:auto_generated " "Elaborating entity \"altsyncram_brg1\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_a_module:vectadd_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_brg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_register_bank_b_module vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b " "Elaborating entity \"vectadd_nios2_qsys_0_register_bank_b_module\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_register_bank_b" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"vectadd_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109155948 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109155948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crg1 " "Found entity 1: altsyncram_crg1" {  } { { "db/altsyncram_crg1.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_crg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109156024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109156024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_crg1 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_crg1:auto_generated " "Elaborating entity \"altsyncram_crg1\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_register_bank_b_module:vectadd_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_crg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_debug vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_debug" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109156119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_debug:the_vectadd_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156119 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109156119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_ocimem vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_ocimem\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_ocimem" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_ociram_sp_ram_module vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"vectadd_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_ociram_sp_ram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"vectadd_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156149 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109156149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f881 " "Found entity 1: altsyncram_f881" {  } { { "db/altsyncram_f881.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_f881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109156221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109156221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f881 vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f881:auto_generated " "Elaborating entity \"altsyncram_f881\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_ocimem:the_vectadd_nios2_qsys_0_nios2_ocimem\|vectadd_nios2_qsys_0_ociram_sp_ram_module:vectadd_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_avalon_reg vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_avalon_reg:the_vectadd_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_avalon_reg" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_break vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_break\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_break:the_vectadd_nios2_qsys_0_nios2_oci_break\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_break" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_xbrk vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_xbrk:the_vectadd_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_xbrk" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_dbrk vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dbrk:the_vectadd_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_dbrk" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_itrace vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_itrace:the_vectadd_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_itrace" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_dtrace vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_dtrace" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_td_mode vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace\|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_dtrace:the_vectadd_nios2_qsys_0_nios2_oci_dtrace\|vectadd_nios2_qsys_0_nios2_oci_td_mode:vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_fifo vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_fifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_compute_tm_count vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_compute_tm_count:vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_compute_tm_count:vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_fifowp_inc vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifowp_inc:vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_fifocount_inc vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifocount_inc:vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_nios2_oci_fifocount_inc:vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "vectadd_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_oci_test_bench vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_oci_test_bench:the_vectadd_nios2_qsys_0_oci_test_bench " "Elaborating entity \"vectadd_nios2_qsys_0_oci_test_bench\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_fifo:the_vectadd_nios2_qsys_0_nios2_oci_fifo\|vectadd_nios2_qsys_0_oci_test_bench:the_vectadd_nios2_qsys_0_oci_test_bench\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_oci_test_bench" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_pib vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_pib:the_vectadd_nios2_qsys_0_nios2_oci_pib\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_pib" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_nios2_oci_im vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"vectadd_nios2_qsys_0_nios2_oci_im\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_nios2_oci_im:the_vectadd_nios2_qsys_0_nios2_oci_im\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_nios2_oci_im" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_jtag_debug_module_wrapper vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"vectadd_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_jtag_debug_module_tck vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"vectadd_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_tck:the_vectadd_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_vectadd_nios2_qsys_0_jtag_debug_module_tck" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_nios2_qsys_0_jtag_debug_module_sysclk vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"vectadd_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|vectadd_nios2_qsys_0_jtag_debug_module_sysclk:the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_vectadd_nios2_qsys_0_jtag_debug_module_sysclk" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "vectadd_nios2_qsys_0_jtag_debug_module_phy" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156433 ""}  } { { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109156433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vectadd:u0\|vectadd_nios2_qsys_0:nios2_qsys_0\|vectadd_nios2_qsys_0_nios2_oci:the_vectadd_nios2_qsys_0_nios2_oci\|vectadd_nios2_qsys_0_jtag_debug_module_wrapper:the_vectadd_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:vectadd_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_onchip_memory2_0 vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"vectadd_onchip_memory2_0\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\"" {  } { { "vectadd/synthesis/vectadd.v" "onchip_memory2_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "the_altsyncram" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vectadd_onchip_memory2_0.hex " "Parameter \"init_file\" = \"vectadd_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 12500 " "Parameter \"maximum_depth\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12500 " "Parameter \"numwords_a\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 12500 " "Parameter \"numwords_b\" = \"12500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156457 ""}  } { { "vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_onchip_memory2_0.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109156457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5e32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5e32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5e32 " "Found entity 1: altsyncram_5e32" {  } { { "db/altsyncram_5e32.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109156561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109156561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5e32 vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated " "Elaborating entity \"altsyncram_5e32\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109156649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109156649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|decode_4oa:decode2 " "Elaborating entity \"decode_4oa\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|decode_4oa:decode2\"" {  } { { "db/altsyncram_5e32.tdf" "decode2" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1kb " "Found entity 1: mux_1kb" {  } { { "db/mux_1kb.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/mux_1kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109156754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109156754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1kb vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|mux_1kb:mux4 " "Elaborating entity \"mux_1kb\" for hierarchy \"vectadd:u0\|vectadd_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5e32:auto_generated\|mux_1kb:mux4\"" {  } { { "db/altsyncram_5e32.tdf" "mux4" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_5e32.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_jtag_uart_0 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"vectadd_jtag_uart_0\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\"" {  } { { "vectadd/synthesis/vectadd.v" "jtag_uart_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_jtag_uart_0_scfifo_w vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w " "Elaborating entity \"vectadd_jtag_uart_0_scfifo_w\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "the_vectadd_jtag_uart_0_scfifo_w" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109156999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "wfifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157064 ""}  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109157064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480109157484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480109157484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_w:the_vectadd_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "E:/UIUC/Senior/Resrarch/vectadd/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_jtag_uart_0_scfifo_r vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r " "Elaborating entity \"vectadd_jtag_uart_0_scfifo_r\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|vectadd_jtag_uart_0_scfifo_r:the_vectadd_jtag_uart_0_scfifo_r\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "the_vectadd_jtag_uart_0_scfifo_r" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "vectadd_jtag_uart_0_alt_jtag_atlantic" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109157632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vectadd:u0\|vectadd_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vectadd_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157632 ""}  } { { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480109157632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_to_hw_data vectadd:u0\|vectadd_to_hw_data:to_hw_data " "Elaborating entity \"vectadd_to_hw_data\" for hierarchy \"vectadd:u0\|vectadd_to_hw_data:to_hw_data\"" {  } { { "vectadd/synthesis/vectadd.v" "to_hw_data" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_to_hw_sig vectadd:u0\|vectadd_to_hw_sig:to_hw_sig " "Elaborating entity \"vectadd_to_hw_sig\" for hierarchy \"vectadd:u0\|vectadd_to_hw_sig:to_hw_sig\"" {  } { { "vectadd/synthesis/vectadd.v" "to_hw_sig" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_to_sw_sig vectadd:u0\|vectadd_to_sw_sig:to_sw_sig " "Elaborating entity \"vectadd_to_sw_sig\" for hierarchy \"vectadd:u0\|vectadd_to_sw_sig:to_sw_sig\"" {  } { { "vectadd/synthesis/vectadd.v" "to_sw_sig" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_sysid_qsys_0 vectadd:u0\|vectadd_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"vectadd_sysid_qsys_0\" for hierarchy \"vectadd:u0\|vectadd_sysid_qsys_0:sysid_qsys_0\"" {  } { { "vectadd/synthesis/vectadd.v" "sysid_qsys_0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_instruction_master_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vectadd:u0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_data_master_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "onchip_memory2_0_s1_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "sysid_qsys_0_control_slave_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vectadd:u0\|altera_merlin_slave_translator:to_hw_data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vectadd:u0\|altera_merlin_slave_translator:to_hw_data_s1_translator\"" {  } { { "vectadd/synthesis/vectadd.v" "to_hw_data_s1_translator" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vectadd:u0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vectadd:u0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vectadd:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vectadd:u0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "vectadd/synthesis/vectadd.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router vectadd:u0\|vectadd_addr_router:addr_router " "Elaborating entity \"vectadd_addr_router\" for hierarchy \"vectadd:u0\|vectadd_addr_router:addr_router\"" {  } { { "vectadd/synthesis/vectadd.v" "addr_router" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router_default_decode vectadd:u0\|vectadd_addr_router:addr_router\|vectadd_addr_router_default_decode:the_default_decode " "Elaborating entity \"vectadd_addr_router_default_decode\" for hierarchy \"vectadd:u0\|vectadd_addr_router:addr_router\|vectadd_addr_router_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router_001 vectadd:u0\|vectadd_addr_router_001:addr_router_001 " "Elaborating entity \"vectadd_addr_router_001\" for hierarchy \"vectadd:u0\|vectadd_addr_router_001:addr_router_001\"" {  } { { "vectadd/synthesis/vectadd.v" "addr_router_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_addr_router_001_default_decode vectadd:u0\|vectadd_addr_router_001:addr_router_001\|vectadd_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"vectadd_addr_router_001_default_decode\" for hierarchy \"vectadd:u0\|vectadd_addr_router_001:addr_router_001\|vectadd_addr_router_001_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_addr_router_001.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_addr_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router vectadd:u0\|vectadd_id_router:id_router " "Elaborating entity \"vectadd_id_router\" for hierarchy \"vectadd:u0\|vectadd_id_router:id_router\"" {  } { { "vectadd/synthesis/vectadd.v" "id_router" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router_default_decode vectadd:u0\|vectadd_id_router:id_router\|vectadd_id_router_default_decode:the_default_decode " "Elaborating entity \"vectadd_id_router_default_decode\" for hierarchy \"vectadd:u0\|vectadd_id_router:id_router\|vectadd_id_router_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_id_router.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router_003 vectadd:u0\|vectadd_id_router_003:id_router_003 " "Elaborating entity \"vectadd_id_router_003\" for hierarchy \"vectadd:u0\|vectadd_id_router_003:id_router_003\"" {  } { { "vectadd/synthesis/vectadd.v" "id_router_003" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_id_router_003_default_decode vectadd:u0\|vectadd_id_router_003:id_router_003\|vectadd_id_router_003_default_decode:the_default_decode " "Elaborating entity \"vectadd_id_router_003_default_decode\" for hierarchy \"vectadd:u0\|vectadd_id_router_003:id_router_003\|vectadd_id_router_003_default_decode:the_default_decode\"" {  } { { "vectadd/synthesis/submodules/vectadd_id_router_003.sv" "the_default_decode" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vectadd:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vectadd:u0\|altera_reset_controller:rst_controller\"" {  } { { "vectadd/synthesis/vectadd.v" "rst_controller" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vectadd:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vectadd:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vectadd/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vectadd:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vectadd:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "vectadd/synthesis/vectadd.v" "rst_controller_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_cmd_xbar_demux vectadd:u0\|vectadd_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"vectadd_cmd_xbar_demux\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "vectadd/synthesis/vectadd.v" "cmd_xbar_demux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_cmd_xbar_demux_001 vectadd:u0\|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"vectadd_cmd_xbar_demux_001\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "vectadd/synthesis/vectadd.v" "cmd_xbar_demux_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_cmd_xbar_mux vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"vectadd_cmd_xbar_mux\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "vectadd/synthesis/vectadd.v" "cmd_xbar_mux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" "arb" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vectadd:u0\|vectadd_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_demux vectadd:u0\|vectadd_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"vectadd_rsp_xbar_demux\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_demux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_demux_003 vectadd:u0\|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"vectadd_rsp_xbar_demux_003\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_demux_003" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_mux vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"vectadd_rsp_xbar_mux\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_mux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" "arb" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_rsp_xbar_mux_001 vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"vectadd_rsp_xbar_mux_001\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "vectadd/synthesis/vectadd.v" "rsp_xbar_mux_001" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" "arb" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_rsp_xbar_mux_001.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vectadd:u0\|vectadd_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectadd_irq_mapper vectadd:u0\|vectadd_irq_mapper:irq_mapper " "Elaborating entity \"vectadd_irq_mapper\" for hierarchy \"vectadd:u0\|vectadd_irq_mapper:irq_mapper\"" {  } { { "vectadd/synthesis/vectadd.v" "irq_mapper" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/vectadd.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC_Control ACC_Control:ctrl0 " "Elaborating entity \"ACC_Control\" for hierarchy \"ACC_Control:ctrl0\"" {  } { { "vectoradd_accelerator.sv" "ctrl0" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 io_control.sv(56) " "Verilog HDL assignment warning at io_control.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480109157945 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(122) " "Verilog HDL assignment warning at io_control.sv(122): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480109157945 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(128) " "Verilog HDL assignment warning at io_control.sv(128): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480109157945 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(134) " "Verilog HDL assignment warning at io_control.sv(134): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480109157945 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 io_control.sv(145) " "Verilog HDL assignment warning at io_control.sv(145): truncated value with size 2 to match size of target (1)" {  } { { "io_control.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480109157945 "|vectoradd_accelerator|ACC_Control:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ACC_Control:ctrl0\|counter:curLength " "Elaborating entity \"counter\" for hierarchy \"ACC_Control:ctrl0\|counter:curLength\"" {  } { { "io_control.sv" "curLength" { Text "E:/UIUC/Senior/Resrarch/vectadd/io_control.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:vectorLength " "Elaborating entity \"register\" for hierarchy \"register:vectorLength\"" {  } { { "vectoradd_accelerator.sv" "vectorLength" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:Addr_A " "Elaborating entity \"register\" for hierarchy \"register:Addr_A\"" {  } { { "vectoradd_accelerator.sv" "Addr_A" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109157998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:addrmux " "Elaborating entity \"mux4\" for hierarchy \"mux4:addrmux\"" {  } { { "vectoradd_accelerator.sv" "addrmux" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480109158010 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109158821 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109158821 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159042 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159049 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159050 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[13\] " "Net \"mem_address\[13\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[13\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[12\] " "Net \"mem_address\[12\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[12\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[11\] " "Net \"mem_address\[11\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[11\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[10\] " "Net \"mem_address\[10\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[10\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[9\] " "Net \"mem_address\[9\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[9\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "mem_address\[8\] " "Net \"mem_address\[8\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "mem_address\[8\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "addrmux_sel\[1\] " "Net \"addrmux_sel\[1\]\" is missing source, defaulting to GND" {  } { { "vectoradd_accelerator.sv" "addrmux_sel\[1\]" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480109159053 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480109163160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vectadd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3167 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 4133 -1 0 } } { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 348 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 3740 -1 0 } } { "vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_jtag_uart_0.v" 393 -1 0 } } { "vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectadd/synthesis/submodules/vectadd_nios2_qsys_0.v" 599 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480109163333 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480109163333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led VCC " "Pin \"led\" is stuck at VCC" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|led"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109164530 "|vectoradd_accelerator|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480109164530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480109165597 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1480109165730 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1480109165731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480109165817 "|vectoradd_accelerator|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480109165817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.map.smsg " "Generated suppressed messages file E:/UIUC/Senior/Resrarch/vectadd/output_files/vectadd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480109166349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480109167180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109167180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vectoradd_accelerator.sv" "" { Text "E:/UIUC/Senior/Resrarch/vectadd/vectoradd_accelerator.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480109167551 "|vectoradd_accelerator|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480109167551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2527 " "Implemented 2527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480109167553 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480109167553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2250 " "Implemented 2250 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480109167553 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1480109167553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480109167553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480109167629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:26:07 2016 " "Processing ended: Fri Nov 25 15:26:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480109167629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480109167629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480109167629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480109167629 ""}
