Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Oct  8 12:00:54 2023
| Host         : WD-SN850 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file ./results/timing.rpt
| Design       : iir_sos
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.471        0.000                      0                  303        0.148        0.000                      0                  303        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.471        0.000                      0                  303        0.148        0.000                      0                  303        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 dv_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_reg[9]_bret__0/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 6.788ns (71.051%)  route 2.766ns (28.949%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=173, unset)          0.973     0.973    clk
    SLICE_X13Y86         FDRE                                         r  dv_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y86         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  dv_pipe_reg[1]/Q
                         net (fo=66, routed)          1.162     2.591    dv_pipe[1]
    SLICE_X14Y80         LUT3 (Prop_lut3_I1_O)        0.150     2.741 r  p_0_out_i_6/O
                         net (fo=1, routed)           0.415     3.156    p_0_out_i_6_n_0
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_A[20]_P[4])
                                                      4.045     7.201 r  p_0_out/P[4]
                         net (fo=1, routed)           0.624     7.826    p_0_out_n_101
    SLICE_X11Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.950 r  acc[-29]_i_10/O
                         net (fo=1, routed)           0.564     8.514    acc[-29]_i_10_n_0
    SLICE_X12Y82         LUT4 (Prop_lut4_I2_O)        0.124     8.638 r  acc[-29]_i_6/O
                         net (fo=1, routed)           0.000     8.638    acc[-29]_i_6_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.151 r  acc_reg[-29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.151    acc_reg[-29]_i_2_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.268 r  acc_reg[-25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.268    acc_reg[-25]_i_2_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.385 r  acc_reg[-21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.385    acc_reg[-21]_i_2_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.502 r  acc_reg[-17]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.502    acc_reg[-17]_i_3_n_0
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.619 r  acc_reg[-13]_bret_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.619    acc_reg[-13]_bret_i_1_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.736 r  acc_reg[-9]_bret_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.736    acc_reg[-9]_bret_i_1_n_0
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.853 r  acc_reg[-5]_bret_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    acc_reg[-5]_bret_i_1_n_0
    SLICE_X12Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.970 r  acc_reg[-1]_bret_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.970    acc_reg[-1]_bret_i_1_n_0
    SLICE_X12Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.087 r  acc_reg[3]_bret__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.087    acc_reg[3]_bret__0_i_1_n_0
    SLICE_X12Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.204 r  acc_reg[7]_bret__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    acc_reg[7]_bret__0_i_1_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.527 r  acc_reg[9]_bret__0_i_1/O[1]
                         net (fo=1, routed)           0.000    10.527    data1[45]
    SLICE_X12Y92         FDSE                                         r  acc_reg[9]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=173, unset)          0.924    10.924    clk
    SLICE_X12Y92         FDSE                                         r  acc_reg[9]_bret__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X12Y92         FDSE (Setup_fdse_C_D)        0.109    10.998    acc_reg[9]_bret__0
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 x_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=173, unset)          0.410     0.410    clk
    SLICE_X15Y80         FDRE                                         r  x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  x_reg[0][2]/Q
                         net (fo=1, routed)           0.100     0.651    x_reg[0][24]
    SLICE_X13Y80         FDRE                                         r  x_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=173, unset)          0.432     0.432    clk
    SLICE_X13Y80         FDRE                                         r  x_reg[1][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y80         FDRE (Hold_fdre_C_D)         0.071     0.503    x_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y35   acc1__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y87  acc_reg[-10]_bret/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y87  acc_reg[-10]_bret/C



