vendor_name = ModelSim
source_file = 1, C:/141L-Lab-2/our_processor/toplevel.sv
source_file = 1, C:/141L-Lab-2/our_processor/REL_LUT.sv
source_file = 1, C:/141L-Lab-2/our_processor/reg_file.sv
source_file = 1, C:/141L-Lab-2/our_processor/InstROM.sv
source_file = 1, C:/141L-Lab-2/our_processor/IF.sv
source_file = 1, C:/141L-Lab-2/our_processor/definitions.sv
source_file = 1, C:/141L-Lab-2/our_processor/data_mem.sv
source_file = 1, C:/141L-Lab-2/our_processor/datapath.sv
source_file = 1, C:/141L-Lab-2/our_processor/controlpath.sv
source_file = 1, C:/141L-Lab-2/our_processor/ALU_FLAGS.sv
source_file = 1, C:/141L-Lab-2/our_processor/ALU.sv
source_file = 1, C:/141L-Lab-2/our_processor/ABS_LUT.sv
source_file = 1, C:/141L-Lab-2/our_processor/simple_tb.sv
source_file = 1, C:/141L-Lab-2/our_processor/simple_test.txt
source_file = 1, C:/141L-Lab-2/our_processor/db/toplevel.cbx.xml
design_name = toplevel
instance = comp, \DONE~output , DONE~output, toplevel, 1
instance = comp, \CLK~input , CLK~input, toplevel, 1
instance = comp, \START~input , START~input, toplevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
