Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri May 25 12:31:33 2018
| Host         : Alex-Ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.853     -681.640                     34                26038        0.020        0.000                      0                26038        3.750        0.000                       0                 10950  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -20.853     -681.640                     34                25906        0.020        0.000                      0                25906        3.750        0.000                       0                 10950  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.427        0.000                      0                  132        0.116        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           34  Failing Endpoints,  Worst Slack      -20.853ns,  Total Violation     -681.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.853ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.708ns  (logic 17.530ns (57.086%)  route 13.178ns (42.914%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.694    33.564    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X17Y44         LUT3 (Prop_lut3_I1_O)        0.124    33.688 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[2]_i_1/O
                         net (fo=1, routed)           0.000    33.688    design_1_i/Pilot_Insertion_0/inst/pilot/D[2]
    SLICE_X17Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.032    12.835    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -33.688    
  -------------------------------------------------------------------
                         slack                                -20.853    

Slack (VIOLATED) :        -20.849ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.703ns  (logic 17.530ns (57.095%)  route 13.173ns (42.905%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.689    33.559    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X17Y44         LUT3 (Prop_lut3_I1_O)        0.124    33.683 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[5]_i_1/O
                         net (fo=1, routed)           0.000    33.683    design_1_i/Pilot_Insertion_0/inst/pilot/D[5]
    SLICE_X17Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.031    12.834    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -33.683    
  -------------------------------------------------------------------
                         slack                                -20.849    

Slack (VIOLATED) :        -20.843ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.697ns  (logic 17.530ns (57.107%)  route 13.167ns (42.893%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.683    33.553    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.124    33.677 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[7]_i_1/O
                         net (fo=1, routed)           0.000    33.677    design_1_i/Pilot_Insertion_0/inst/pilot/D[7]
    SLICE_X18Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031    12.834    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -33.677    
  -------------------------------------------------------------------
                         slack                                -20.843    

Slack (VIOLATED) :        -20.817ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.532ns  (logic 17.530ns (57.416%)  route 13.002ns (42.584%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.518    33.388    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X25Y46         LUT3 (Prop_lut3_I1_O)        0.124    33.512 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[31]_i_2/O
                         net (fo=1, routed)           0.000    33.512    design_1_i/Pilot_Insertion_0/inst/pilot/D[31]
    SLICE_X25Y46         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.495    12.687    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X25Y46         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[31]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.031    12.694    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -33.512    
  -------------------------------------------------------------------
                         slack                                -20.817    

Slack (VIOLATED) :        -20.744ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.599ns  (logic 17.530ns (57.289%)  route 13.069ns (42.711%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.586    33.455    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X17Y45         LUT3 (Prop_lut3_I1_O)        0.124    33.579 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[29]_i_1/O
                         net (fo=1, routed)           0.000    33.579    design_1_i/Pilot_Insertion_0/inst/pilot/D[29]
    SLICE_X17Y45         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.032    12.835    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -33.579    
  -------------------------------------------------------------------
                         slack                                -20.744    

Slack (VIOLATED) :        -20.740ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.594ns  (logic 17.530ns (57.298%)  route 13.064ns (42.702%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.581    33.450    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X17Y45         LUT3 (Prop_lut3_I1_O)        0.124    33.574 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[19]_i_1/O
                         net (fo=1, routed)           0.000    33.574    design_1_i/Pilot_Insertion_0/inst/pilot/D[19]
    SLICE_X17Y45         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[19]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)        0.031    12.834    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[19]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -33.574    
  -------------------------------------------------------------------
                         slack                                -20.740    

Slack (VIOLATED) :        -20.733ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.585ns  (logic 17.530ns (57.315%)  route 13.055ns (42.685%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.572    33.441    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X17Y46         LUT3 (Prop_lut3_I1_O)        0.124    33.565 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[17]_i_1/O
                         net (fo=1, routed)           0.000    33.565    design_1_i/Pilot_Insertion_0/inst/pilot/D[17]
    SLICE_X17Y46         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[17]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.029    12.832    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -33.565    
  -------------------------------------------------------------------
                         slack                                -20.733    

Slack (VIOLATED) :        -20.728ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.582ns  (logic 17.530ns (57.321%)  route 13.052ns (42.679%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.569    33.438    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X17Y46         LUT3 (Prop_lut3_I1_O)        0.124    33.562 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[11]_i_1/O
                         net (fo=1, routed)           0.000    33.562    design_1_i/Pilot_Insertion_0/inst/pilot/D[11]
    SLICE_X17Y46         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y46         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X17Y46         FDRE (Setup_fdre_C_D)        0.031    12.834    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -33.562    
  -------------------------------------------------------------------
                         slack                                -20.728    

Slack (VIOLATED) :        -20.727ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.579ns  (logic 17.530ns (57.328%)  route 13.049ns (42.672%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.565    33.435    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.124    33.559 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[15]_i_1/O
                         net (fo=1, routed)           0.000    33.559    design_1_i/Pilot_Insertion_0/inst/pilot/D[15]
    SLICE_X18Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[15]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.029    12.832    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[15]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -33.559    
  -------------------------------------------------------------------
                         slack                                -20.727    

Slack (VIOLATED) :        -20.722ns  (required time - arrival time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        30.576ns  (logic 17.530ns (57.333%)  route 13.046ns (42.667%))
  Logic Levels:           65  (CARRY4=46 LUT2=2 LUT3=13 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.672     2.980    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y40         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=20, routed)          0.627     4.063    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/Q[0]
    SLICE_X17Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.187 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.187    design_1_i/Pilot_Insertion_0/inst/pilot/slv_reg1_reg[3]_0[0]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.719 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.719    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.833 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.833    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__0_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.947 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.947    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.104 r  design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2/CO[1]
                         net (fo=16, routed)          0.966     6.069    design_1_i/Pilot_Insertion_0/inst/pilot/pilot_inserted1_carry__2_n_2
    SLICE_X18Y41         LUT3 (Prop_lut3_I0_O)        0.329     6.398 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230/O
                         net (fo=1, routed)           0.000     6.398    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_i_230_n_0
    SLICE_X18Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.948 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208/CO[3]
                         net (fo=1, routed)           0.000     6.948    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_208_n_0
    SLICE_X18Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_204_n_0
    SLICE_X18Y43         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.290 r  design_1_i/Pilot_Insertion_0/inst/pilot/ready_out_reg_i_203/CO[2]
                         net (fo=16, routed)          0.794     8.084    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/DI[2]
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.313     8.397 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217/O
                         net (fo=1, routed)           0.000     8.397    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_217_n_0
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.929 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190/CO[3]
                         net (fo=1, routed)           0.000     8.929    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_190_n_0
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     9.043    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_186_n_0
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.271 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_185/CO[2]
                         net (fo=16, routed)          0.834    10.105    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.313    10.418 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202/O
                         net (fo=1, routed)           0.000    10.418    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_202_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.951 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177/CO[3]
                         net (fo=1, routed)           0.000    10.951    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_177_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.068 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.068    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_172_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.185 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168/CO[3]
                         net (fo=1, routed)           0.000    11.185    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_168_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.414 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_167/CO[2]
                         net (fo=16, routed)          0.638    12.052    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_1[0]
    SLICE_X21Y38         LUT3 (Prop_lut3_I0_O)        0.310    12.362 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_184_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.912 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_159_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.026 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000    13.026    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_154_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.140 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150/CO[3]
                         net (fo=1, routed)           0.000    13.140    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_150_n_0
    SLICE_X21Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.368 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_149/CO[2]
                         net (fo=16, routed)          0.645    14.012    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_3[0]
    SLICE_X22Y39         LUT3 (Prop_lut3_I0_O)        0.313    14.325 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166/O
                         net (fo=1, routed)           0.000    14.325    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_166_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.875 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141/CO[3]
                         net (fo=1, routed)           0.000    14.875    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_141_n_0
    SLICE_X22Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.989 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136/CO[3]
                         net (fo=1, routed)           0.000    14.989    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_136_n_0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.103 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.103    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_132_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.331 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_131/CO[2]
                         net (fo=16, routed)          0.613    15.944    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_5[0]
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.313    16.257 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144/O
                         net (fo=1, routed)           0.000    16.257    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_144_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.807 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_118_n_0
    SLICE_X21Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.921 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.921    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_114_n_0
    SLICE_X21Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.149 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_113/CO[2]
                         net (fo=16, routed)          0.761    17.910    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_7[0]
    SLICE_X20Y43         LUT3 (Prop_lut3_I0_O)        0.313    18.223 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126/O
                         net (fo=1, routed)           0.000    18.223    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_126_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.756 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    18.756    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_100_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.873 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96/CO[3]
                         net (fo=1, routed)           0.000    18.873    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_96_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    19.102 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_95/CO[2]
                         net (fo=16, routed)          0.598    19.700    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_9[0]
    SLICE_X19Y43         LUT3 (Prop_lut3_I0_O)        0.310    20.010 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112/O
                         net (fo=1, routed)           0.000    20.010    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_112_n_0
    SLICE_X19Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.560 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000    20.560    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_87_n_0
    SLICE_X19Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.674 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82/CO[3]
                         net (fo=1, routed)           0.000    20.674    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_82_n_0
    SLICE_X19Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.788 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78/CO[3]
                         net (fo=1, routed)           0.000    20.788    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_78_n_0
    SLICE_X19Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.016 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_77/CO[2]
                         net (fo=16, routed)          0.666    21.682    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_11[0]
    SLICE_X20Y46         LUT3 (Prop_lut3_I0_O)        0.313    21.995 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94/O
                         net (fo=1, routed)           0.000    21.995    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_94_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.528 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.528    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_69_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.645 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.645    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_64_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.762 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.762    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_60_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.991 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_59/CO[2]
                         net (fo=16, routed)          0.636    23.627    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_13[0]
    SLICE_X21Y46         LUT3 (Prop_lut3_I0_O)        0.310    23.937 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76/O
                         net (fo=1, routed)           0.000    23.937    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_76_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.487 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    24.487    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_51_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.601 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.601    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_46_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.715 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.715    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_42_n_0
    SLICE_X21Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.943 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_41/CO[2]
                         net (fo=16, routed)          0.802    25.745    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_15[0]
    SLICE_X22Y45         LUT3 (Prop_lut3_I0_O)        0.313    26.058 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58/O
                         net (fo=1, routed)           0.000    26.058    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_58_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.608 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.608    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_24_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.722 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.722    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_23_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.836 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.836    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_19_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.064 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_18/CO[2]
                         net (fo=16, routed)          0.665    27.729    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_17[0]
    SLICE_X23Y44         LUT3 (Prop_lut3_I0_O)        0.313    28.042 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35/O
                         net (fo=1, routed)           0.000    28.042    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_i_35_n_0
    SLICE_X23Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.592 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.592    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_15_n_0
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.831 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_i_8/O[2]
                         net (fo=6, routed)           0.372    29.203    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/ready_out_reg_20[2]
    SLICE_X22Y44         LUT2 (Prop_lut2_I1_O)        0.302    29.505 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22/O
                         net (fo=3, routed)           0.798    30.303    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_22_n_0
    SLICE_X19Y48         LUT6 (Prop_lut6_I0_O)        0.124    30.427 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23/O
                         net (fo=3, routed)           0.707    31.134    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_23_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.124    31.258 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8/O
                         net (fo=3, routed)           0.522    31.780    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_8_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.904 f  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3/O
                         net (fo=1, routed)           0.842    32.746    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_3_n_0
    SLICE_X18Y46         LUT5 (Prop_lut5_I1_O)        0.124    32.870 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted_i_2/O
                         net (fo=32, routed)          0.562    33.432    design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/pilot_inserted
    SLICE_X18Y44         LUT3 (Prop_lut3_I1_O)        0.124    33.556 r  design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/signal_out[1]_i_1/O
                         net (fo=1, routed)           0.000    33.556    design_1_i/Pilot_Insertion_0/inst/pilot/D[1]
    SLICE_X18Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X18Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[1]/C
                         clock pessimism              0.265    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X18Y44         FDRE (Setup_fdre_C_D)        0.031    12.834    design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.834    
                         arrival time                         -33.556    
  -------------------------------------------------------------------
                         slack                                -20.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.305%)  route 0.158ns (51.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.554     0.895    design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/aclk
    SLICE_X20Y32         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_2_reg[22]/Q
                         net (fo=1, routed)           0.158     1.201    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/rd_data[17]
    SLICE_X22Y32         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.820     1.190    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[7]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.025     1.181    design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_scale_sch_buffer.scale_sch_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMD32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y2          FDCE (Prop_fdce_C_Q)         0.141     1.043 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.249    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X20Y2          RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X20Y2          RAMS32                                       r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.286     0.915    
    SLICE_X20Y2          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.225    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.500%)  route 0.216ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.563     0.904    design_1_i/Pilot_Insertion_0/inst/pilot/s00_axis_aclk
    SLICE_X17Y44         FDRE                                         r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/Pilot_Insertion_0/inst/pilot/signal_out_reg[2]/Q
                         net (fo=1, routed)           0.216     1.260    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/signal_out_reg[31][3]
    SLICE_X22Y43         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.828     1.198    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.070     1.234    design_1_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo_wr_data_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/half_sincos_table_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y26  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24  design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y18  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y2   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y17  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_7_6_8/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y1   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X24Y1   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.580ns (8.459%)  route 6.276ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         2.931     9.881    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.501    12.693    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X34Y0          FDPE (Recov_fdpe_C_PRE)     -0.361    12.308    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.580ns (8.459%)  route 6.276ns (91.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         2.931     9.881    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X34Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.501    12.693    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X34Y0          FDPE (Recov_fdpe_C_PRE)     -0.319    12.350    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         2.585     9.535    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y4          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.499    12.691    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y4          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359    12.308    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 0.580ns (8.909%)  route 5.930ns (91.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         2.585     9.535    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y4          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.499    12.691    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y4          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X31Y4          FDPE (Recov_fdpe_C_PRE)     -0.359    12.308    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.580ns (9.103%)  route 5.792ns (90.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         2.447     9.397    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y3          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.499    12.691    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X31Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    12.308    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 0.580ns (9.103%)  route 5.792ns (90.897%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         2.447     9.397    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y3          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.499    12.691    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.130    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X31Y3          FDPE (Recov_fdpe_C_PRE)     -0.359    12.308    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                  2.911    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.580ns (9.806%)  route 5.335ns (90.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         1.990     8.940    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X26Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.309    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.580ns (9.806%)  route 5.335ns (90.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         1.990     8.940    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X26Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.309    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.580ns (9.806%)  route 5.335ns (90.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         1.990     8.940    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X26Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.309    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 0.580ns (9.806%)  route 5.335ns (90.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X3Y31          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=27, routed)          3.345     6.826    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y2          LUT1 (Prop_lut1_I0_O)        0.124     6.950 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=196, routed)         1.990     8.940    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       1.500    12.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X26Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    12.309    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  3.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.373%)  route 0.170ns (54.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.170     1.211    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X20Y3          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y3          FDPE (Remov_fdpe_C_PRE)     -0.071     1.095    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.956%)  route 0.187ns (57.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     1.229    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X21Y3          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X21Y3          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.956%)  route 0.187ns (57.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     1.229    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X21Y3          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.830     1.200    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X21Y3          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.234     1.276    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.234     1.276    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.234     1.276    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.234     1.276    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.591%)  route 0.234ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.560     0.901    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y3          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDPE (Prop_fdpe_C_Q)         0.141     1.042 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.234     1.276    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X21Y2          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.075    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.435%)  route 0.222ns (57.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y0          FDPE (Prop_fdpe_C_Q)         0.164     1.066 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.222     1.288    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X21Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.435%)  route 0.222ns (57.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y0          FDPE (Prop_fdpe_C_Q)         0.164     1.066 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.222     1.288    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X21Y0          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10951, routed)       0.831     1.201    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y0          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     1.072    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    





