
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008210  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c0  08008320  08008320  00009320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087e0  080087e0  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080087e0  080087e0  0000a068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080087e0  080087e0  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080087e0  080087e0  000097e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087e8  080087e8  000097e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080087ec  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000214c  20000068  08008854  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021b4  08008854  0000a1b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a8e3  00000000  00000000  0000a091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004667  00000000  00000000  00024974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f0  00000000  00000000  00028fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001331  00000000  00000000  0002a8d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e405  00000000  00000000  0002bc01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000209b0  00000000  00000000  0004a006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099704  00000000  00000000  0006a9b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001040ba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d6c  00000000  00000000  00104100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010ae6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08008308 	.word	0x08008308

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08008308 	.word	0x08008308

08000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
static SemaphoreHandle_t g_i2c_tx_done_sem; // Наш семафор

// --- Реалізація C++ класу MyDisplay ---

// Конструктор: просто зберігаємо вказівник на I2C
MyDisplay::MyDisplay(I2C_HandleTypeDef* hi2c)
 8000150:	b480      	push	{r7}
 8000152:	b083      	sub	sp, #12
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
 8000158:	6039      	str	r1, [r7, #0]
{
    this->hi2c = hi2c;
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	683a      	ldr	r2, [r7, #0]
 800015e:	601a      	str	r2, [r3, #0]
}
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	4618      	mov	r0, r3
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr

0800016c <_ZN9MyDisplay4initEv>:

// Метод ініціалізації
bool MyDisplay::init(void)
{
 800016c:	b580      	push	{r7, lr}
 800016e:	b082      	sub	sp, #8
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
    // 1. "Пінг" пристрою з коротким таймаутом
    if (HAL_I2C_IsDeviceReady(this->hi2c, (SSD1306_I2C_ADDR << 1), 1, 100) != HAL_OK)
 8000174:	687b      	ldr	r3, [r7, #4]
 8000176:	6818      	ldr	r0, [r3, #0]
 8000178:	2364      	movs	r3, #100	@ 0x64
 800017a:	2201      	movs	r2, #1
 800017c:	2178      	movs	r1, #120	@ 0x78
 800017e:	f002 fbd3 	bl	8002928 <HAL_I2C_IsDeviceReady>
 8000182:	4603      	mov	r3, r0
 8000184:	2b00      	cmp	r3, #0
 8000186:	bf14      	ite	ne
 8000188:	2301      	movne	r3, #1
 800018a:	2300      	moveq	r3, #0
 800018c:	b2db      	uxtb	r3, r3
 800018e:	2b00      	cmp	r3, #0
 8000190:	d001      	beq.n	8000196 <_ZN9MyDisplay4initEv+0x2a>
    {
        return false; // Дисплея немає на шині
 8000192:	2300      	movs	r3, #0
 8000194:	e007      	b.n	80001a6 <_ZN9MyDisplay4initEv+0x3a>
    }

    // 2. Ініціалізація (поки що блокуюча)
    // ssd1306_Init() поверне 1 (true) при успіху
    return ssd1306_Init();
 8000196:	f000 fc77 	bl	8000a88 <ssd1306_Init>
 800019a:	4603      	mov	r3, r0
 800019c:	2b00      	cmp	r3, #0
 800019e:	bf14      	ite	ne
 80001a0:	2301      	movne	r3, #1
 80001a2:	2300      	moveq	r3, #0
 80001a4:	b2db      	uxtb	r3, r3
}
 80001a6:	4618      	mov	r0, r3
 80001a8:	3708      	adds	r7, #8
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
	...

080001b0 <_ZN9MyDisplay17update_screen_DMAEv>:

// Метод неблокуючого оновлення
void MyDisplay::update_screen_DMA(void)
{
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
    // Запускаємо передачу буфера через DMA
    // Ми будемо використовувати готову функцію з бібліотеки ssd1306
    ssd1306_UpdateScreenDMA(g_i2c_tx_done_sem);
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <_ZN9MyDisplay17update_screen_DMAEv+0x1c>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	4618      	mov	r0, r3
 80001be:	f000 feab 	bl	8000f18 <ssd1306_UpdateScreenDMA>
}
 80001c2:	bf00      	nop
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}
 80001ca:	bf00      	nop
 80001cc:	20000088 	.word	0x20000088

080001d0 <display_init>:

// --- C-обгортки (міст до main.c) ---
extern "C" {
// Цю функцію викличе main.c ОДИН РАЗ при старті
void display_init(void)
{
 80001d0:	b598      	push	{r3, r4, r7, lr}
 80001d2:	af00      	add	r7, sp, #0
    // 1. Створюємо семафор
    g_i2c_tx_done_sem = xSemaphoreCreateBinary();
 80001d4:	2203      	movs	r2, #3
 80001d6:	2100      	movs	r1, #0
 80001d8:	2001      	movs	r0, #1
 80001da:	f004 fdac 	bl	8004d36 <xQueueGenericCreate>
 80001de:	4603      	mov	r3, r0
 80001e0:	4a07      	ldr	r2, [pc, #28]	@ (8000200 <display_init+0x30>)
 80001e2:	6013      	str	r3, [r2, #0]
    // 2. Створюємо C++ об'єкт
    g_display = new MyDisplay(&hi2c1);
 80001e4:	2004      	movs	r0, #4
 80001e6:	f007 faff 	bl	80077e8 <_Znwj>
 80001ea:	4603      	mov	r3, r0
 80001ec:	461c      	mov	r4, r3
 80001ee:	4905      	ldr	r1, [pc, #20]	@ (8000204 <display_init+0x34>)
 80001f0:	4620      	mov	r0, r4
 80001f2:	f7ff ffad 	bl	8000150 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
 80001f6:	4b04      	ldr	r3, [pc, #16]	@ (8000208 <display_init+0x38>)
 80001f8:	601c      	str	r4, [r3, #0]
}
 80001fa:	bf00      	nop
 80001fc:	bd98      	pop	{r3, r4, r7, pc}
 80001fe:	bf00      	nop
 8000200:	20000088 	.word	0x20000088
 8000204:	20000090 	.word	0x20000090
 8000208:	20000084 	.word	0x20000084

0800020c <display_task>:
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
// Це тіло нашої RTOS-задачі
void display_task(void* argument)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b086      	sub	sp, #24
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    // 1. Гасимо діод
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000214:	2201      	movs	r2, #1
 8000216:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800021a:	4827      	ldr	r0, [pc, #156]	@ (80002b8 <display_task+0xac>)
 800021c:	f001 ff2c 	bl	8002078 <HAL_GPIO_WritePin>

    if (!g_display->init()) { vTaskDelete(NULL); }
 8000220:	4b26      	ldr	r3, [pc, #152]	@ (80002bc <display_task+0xb0>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4618      	mov	r0, r3
 8000226:	f7ff ffa1 	bl	800016c <_ZN9MyDisplay4initEv>
 800022a:	4603      	mov	r3, r0
 800022c:	f083 0301 	eor.w	r3, r3, #1
 8000230:	b2db      	uxtb	r3, r3
 8000232:	2b00      	cmp	r3, #0
 8000234:	d002      	beq.n	800023c <display_task+0x30>
 8000236:	2000      	movs	r0, #0
 8000238:	f005 fcb0 	bl	8005b9c <vTaskDelete>

    char current_key = 0; // Локальна змінна для відображення
 800023c:	2300      	movs	r3, #0
 800023e:	75fb      	strb	r3, [r7, #23]

    while (1)
    {
        char key = keypad_get_key(); // Читаємо нову клавішу
 8000240:	f000 fa96 	bl	8000770 <keypad_get_key>
 8000244:	4603      	mov	r3, r0
 8000246:	75bb      	strb	r3, [r7, #22]

        if (key != 0) {
 8000248:	7dbb      	ldrb	r3, [r7, #22]
 800024a:	2b00      	cmp	r3, #0
 800024c:	d007      	beq.n	800025e <display_task+0x52>
            if (key == '*') {
 800024e:	7dbb      	ldrb	r3, [r7, #22]
 8000250:	2b2a      	cmp	r3, #42	@ 0x2a
 8000252:	d102      	bne.n	800025a <display_task+0x4e>
                current_key = 0; // "*" - це "Стерти"
 8000254:	2300      	movs	r3, #0
 8000256:	75fb      	strb	r3, [r7, #23]
 8000258:	e001      	b.n	800025e <display_task+0x52>
            } else {
                current_key = key; // Запам'ятовуємо останню клавішу
 800025a:	7dbb      	ldrb	r3, [r7, #22]
 800025c:	75fb      	strb	r3, [r7, #23]
            }
        }

        ssd1306_Fill(Black);
 800025e:	2000      	movs	r0, #0
 8000260:	f000 fcfc 	bl	8000c5c <ssd1306_Fill>
        ssd1306_SetCursor(0, 0);
 8000264:	2100      	movs	r1, #0
 8000266:	2000      	movs	r0, #0
 8000268:	f000 fd6e 	bl	8000d48 <ssd1306_SetCursor>

        if (current_key != 0) {
 800026c:	7dfb      	ldrb	r3, [r7, #23]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d00e      	beq.n	8000290 <display_task+0x84>
            char str[10];
            snprintf(str, 10, "Key: %c", current_key);
 8000272:	7dfb      	ldrb	r3, [r7, #23]
 8000274:	f107 000c 	add.w	r0, r7, #12
 8000278:	4a11      	ldr	r2, [pc, #68]	@ (80002c0 <display_task+0xb4>)
 800027a:	210a      	movs	r1, #10
 800027c:	f007 fb8c 	bl	8007998 <sniprintf>
            ssd1306_WriteString(str, &Font_6x8, White);
 8000280:	f107 030c 	add.w	r3, r7, #12
 8000284:	2201      	movs	r2, #1
 8000286:	490f      	ldr	r1, [pc, #60]	@ (80002c4 <display_task+0xb8>)
 8000288:	4618      	mov	r0, r3
 800028a:	f000 fdf5 	bl	8000e78 <ssd1306_WriteString>
 800028e:	e004      	b.n	800029a <display_task+0x8e>
        } else {
            ssd1306_WriteString("Hello RTOS!", &Font_6x8, White);
 8000290:	2201      	movs	r2, #1
 8000292:	490c      	ldr	r1, [pc, #48]	@ (80002c4 <display_task+0xb8>)
 8000294:	480c      	ldr	r0, [pc, #48]	@ (80002c8 <display_task+0xbc>)
 8000296:	f000 fdef 	bl	8000e78 <ssd1306_WriteString>
        }

        g_display->update_screen_DMA();
 800029a:	4b08      	ldr	r3, [pc, #32]	@ (80002bc <display_task+0xb0>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	4618      	mov	r0, r3
 80002a0:	f7ff ff86 	bl	80001b0 <_ZN9MyDisplay17update_screen_DMAEv>
        xSemaphoreTake(g_i2c_tx_done_sem, pdMS_TO_TICKS(100));
 80002a4:	4b09      	ldr	r3, [pc, #36]	@ (80002cc <display_task+0xc0>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	2164      	movs	r1, #100	@ 0x64
 80002aa:	4618      	mov	r0, r3
 80002ac:	f005 f824 	bl	80052f8 <xQueueSemaphoreTake>
        vTaskDelay(pdMS_TO_TICKS(50));
 80002b0:	2032      	movs	r0, #50	@ 0x32
 80002b2:	f005 fce7 	bl	8005c84 <vTaskDelay>
    }
 80002b6:	e7c3      	b.n	8000240 <display_task+0x34>
 80002b8:	40011000 	.word	0x40011000
 80002bc:	20000084 	.word	0x20000084
 80002c0:	08008320 	.word	0x08008320
 80002c4:	20000000 	.word	0x20000000
 80002c8:	08008328 	.word	0x08008328
 80002cc:	20000088 	.word	0x20000088

080002d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002d6:	4b14      	ldr	r3, [pc, #80]	@ (8000328 <MX_DMA_Init+0x58>)
 80002d8:	695b      	ldr	r3, [r3, #20]
 80002da:	4a13      	ldr	r2, [pc, #76]	@ (8000328 <MX_DMA_Init+0x58>)
 80002dc:	f043 0301 	orr.w	r3, r3, #1
 80002e0:	6153      	str	r3, [r2, #20]
 80002e2:	4b11      	ldr	r3, [pc, #68]	@ (8000328 <MX_DMA_Init+0x58>)
 80002e4:	695b      	ldr	r3, [r3, #20]
 80002e6:	f003 0301 	and.w	r3, r3, #1
 80002ea:	607b      	str	r3, [r7, #4]
 80002ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 80002ee:	2200      	movs	r2, #0
 80002f0:	2105      	movs	r1, #5
 80002f2:	200c      	movs	r0, #12
 80002f4:	f001 f8d4 	bl	80014a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80002f8:	200c      	movs	r0, #12
 80002fa:	f001 f8fd 	bl	80014f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80002fe:	2200      	movs	r2, #0
 8000300:	2105      	movs	r1, #5
 8000302:	200d      	movs	r0, #13
 8000304:	f001 f8cc 	bl	80014a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000308:	200d      	movs	r0, #13
 800030a:	f001 f8f5 	bl	80014f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800030e:	2200      	movs	r2, #0
 8000310:	2105      	movs	r1, #5
 8000312:	2010      	movs	r0, #16
 8000314:	f001 f8c4 	bl	80014a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000318:	2010      	movs	r0, #16
 800031a:	f001 f8ed 	bl	80014f8 <HAL_NVIC_EnableIRQ>

}
 800031e:	bf00      	nop
 8000320:	3708      	adds	r7, #8
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	40021000 	.word	0x40021000

0800032c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN Init */
	// Створюємо нашу задачу дисплея
	  xTaskCreate(display_task,        // Функція задачі
 8000332:	2300      	movs	r3, #0
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	2318      	movs	r3, #24
 8000338:	9300      	str	r3, [sp, #0]
 800033a:	2300      	movs	r3, #0
 800033c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000340:	490c      	ldr	r1, [pc, #48]	@ (8000374 <MX_FREERTOS_Init+0x48>)
 8000342:	480d      	ldr	r0, [pc, #52]	@ (8000378 <MX_FREERTOS_Init+0x4c>)
 8000344:	f005 facc 	bl	80058e0 <xTaskCreate>
	              "DisplayTask",       // Ім'я
	              256,                 // Розмір стеку (256 * 4 = 1024 байти)
	              NULL,                // Аргумент
	              osPriorityNormal,    // Пріоритет
	              NULL);               // Хендл (не потрібен)
	  xTaskCreate(keypad_task,         // Функція задачі
 8000348:	2300      	movs	r3, #0
 800034a:	9301      	str	r3, [sp, #4]
 800034c:	2318      	movs	r3, #24
 800034e:	9300      	str	r3, [sp, #0]
 8000350:	2300      	movs	r3, #0
 8000352:	2280      	movs	r2, #128	@ 0x80
 8000354:	4909      	ldr	r1, [pc, #36]	@ (800037c <MX_FREERTOS_Init+0x50>)
 8000356:	480a      	ldr	r0, [pc, #40]	@ (8000380 <MX_FREERTOS_Init+0x54>)
 8000358:	f005 fac2 	bl	80058e0 <xTaskCreate>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800035c:	4a09      	ldr	r2, [pc, #36]	@ (8000384 <MX_FREERTOS_Init+0x58>)
 800035e:	2100      	movs	r1, #0
 8000360:	4809      	ldr	r0, [pc, #36]	@ (8000388 <MX_FREERTOS_Init+0x5c>)
 8000362:	f004 fa71 	bl	8004848 <osThreadNew>
 8000366:	4603      	mov	r3, r0
 8000368:	4a08      	ldr	r2, [pc, #32]	@ (800038c <MX_FREERTOS_Init+0x60>)
 800036a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	08008340 	.word	0x08008340
 8000378:	0800020d 	.word	0x0800020d
 800037c:	0800834c 	.word	0x0800834c
 8000380:	0800074d 	.word	0x0800074d
 8000384:	0800875c 	.word	0x0800875c
 8000388:	08000391 	.word	0x08000391
 800038c:	2000008c 	.word	0x2000008c

08000390 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b082      	sub	sp, #8
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000398:	2001      	movs	r0, #1
 800039a:	f004 fae7 	bl	800496c <osDelay>
 800039e:	e7fb      	b.n	8000398 <StartDefaultTask+0x8>

080003a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b088      	sub	sp, #32
 80003a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	f107 0310 	add.w	r3, r7, #16
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
 80003ae:	605a      	str	r2, [r3, #4]
 80003b0:	609a      	str	r2, [r3, #8]
 80003b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b4:	4b3e      	ldr	r3, [pc, #248]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003b6:	699b      	ldr	r3, [r3, #24]
 80003b8:	4a3d      	ldr	r2, [pc, #244]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003ba:	f043 0310 	orr.w	r3, r3, #16
 80003be:	6193      	str	r3, [r2, #24]
 80003c0:	4b3b      	ldr	r3, [pc, #236]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f003 0310 	and.w	r3, r3, #16
 80003c8:	60fb      	str	r3, [r7, #12]
 80003ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003cc:	4b38      	ldr	r3, [pc, #224]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	4a37      	ldr	r2, [pc, #220]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003d2:	f043 0320 	orr.w	r3, r3, #32
 80003d6:	6193      	str	r3, [r2, #24]
 80003d8:	4b35      	ldr	r3, [pc, #212]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	f003 0320 	and.w	r3, r3, #32
 80003e0:	60bb      	str	r3, [r7, #8]
 80003e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e4:	4b32      	ldr	r3, [pc, #200]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	4a31      	ldr	r2, [pc, #196]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003ea:	f043 0304 	orr.w	r3, r3, #4
 80003ee:	6193      	str	r3, [r2, #24]
 80003f0:	4b2f      	ldr	r3, [pc, #188]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f003 0304 	and.w	r3, r3, #4
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fc:	4b2c      	ldr	r3, [pc, #176]	@ (80004b0 <MX_GPIO_Init+0x110>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a2b      	ldr	r2, [pc, #172]	@ (80004b0 <MX_GPIO_Init+0x110>)
 8000402:	f043 0308 	orr.w	r3, r3, #8
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b29      	ldr	r3, [pc, #164]	@ (80004b0 <MX_GPIO_Init+0x110>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0308 	and.w	r3, r3, #8
 8000410:	603b      	str	r3, [r7, #0]
 8000412:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8000414:	2200      	movs	r2, #0
 8000416:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 800041a:	4826      	ldr	r0, [pc, #152]	@ (80004b4 <MX_GPIO_Init+0x114>)
 800041c:	f001 fe2c 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2110      	movs	r1, #16
 8000424:	4824      	ldr	r0, [pc, #144]	@ (80004b8 <MX_GPIO_Init+0x118>)
 8000426:	f001 fe27 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin, GPIO_PIN_RESET);
 800042a:	2200      	movs	r2, #0
 800042c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000430:	4822      	ldr	r0, [pc, #136]	@ (80004bc <MX_GPIO_Init+0x11c>)
 8000432:	f001 fe21 	bl	8002078 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8000436:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800043a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043c:	2301      	movs	r3, #1
 800043e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000440:	2300      	movs	r3, #0
 8000442:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000444:	2302      	movs	r3, #2
 8000446:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000448:	f107 0310 	add.w	r3, r7, #16
 800044c:	4619      	mov	r1, r3
 800044e:	4819      	ldr	r0, [pc, #100]	@ (80004b4 <MX_GPIO_Init+0x114>)
 8000450:	f001 fb84 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000454:	2310      	movs	r3, #16
 8000456:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	2301      	movs	r3, #1
 800045a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	2300      	movs	r3, #0
 800045e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000460:	2302      	movs	r3, #2
 8000462:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000464:	f107 0310 	add.w	r3, r7, #16
 8000468:	4619      	mov	r1, r3
 800046a:	4813      	ldr	r0, [pc, #76]	@ (80004b8 <MX_GPIO_Init+0x118>)
 800046c:	f001 fb76 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin|KEY_COL_3_Pin;
 8000470:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000474:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000476:	2301      	movs	r3, #1
 8000478:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047a:	2300      	movs	r3, #0
 800047c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800047e:	2302      	movs	r3, #2
 8000480:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000482:	f107 0310 	add.w	r3, r7, #16
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_GPIO_Init+0x11c>)
 800048a:	f001 fb67 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 800048e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000494:	2300      	movs	r3, #0
 8000496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000498:	2301      	movs	r3, #1
 800049a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800049c:	f107 0310 	add.w	r3, r7, #16
 80004a0:	4619      	mov	r1, r3
 80004a2:	4805      	ldr	r0, [pc, #20]	@ (80004b8 <MX_GPIO_Init+0x118>)
 80004a4:	f001 fb5a 	bl	8001b5c <HAL_GPIO_Init>

}
 80004a8:	bf00      	nop
 80004aa:	3720      	adds	r7, #32
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000
 80004b4:	40011000 	.word	0x40011000
 80004b8:	40010800 	.word	0x40010800
 80004bc:	40010c00 	.word	0x40010c00

080004c0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004c4:	4b12      	ldr	r3, [pc, #72]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004c6:	4a13      	ldr	r2, [pc, #76]	@ (8000514 <MX_I2C1_Init+0x54>)
 80004c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ca:	4b11      	ldr	r3, [pc, #68]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004cc:	4a12      	ldr	r2, [pc, #72]	@ (8000518 <MX_I2C1_Init+0x58>)
 80004ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004d8:	2200      	movs	r2, #0
 80004da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80004e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004ea:	4b09      	ldr	r3, [pc, #36]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f0:	4b07      	ldr	r3, [pc, #28]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004f6:	4b06      	ldr	r3, [pc, #24]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004fc:	4804      	ldr	r0, [pc, #16]	@ (8000510 <MX_I2C1_Init+0x50>)
 80004fe:	f001 fde7 	bl	80020d0 <HAL_I2C_Init>
 8000502:	4603      	mov	r3, r0
 8000504:	2b00      	cmp	r3, #0
 8000506:	d001      	beq.n	800050c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000508:	f000 f9c2 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800050c:	bf00      	nop
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20000090 	.word	0x20000090
 8000514:	40005400 	.word	0x40005400
 8000518:	000186a0 	.word	0x000186a0

0800051c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b088      	sub	sp, #32
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	2200      	movs	r2, #0
 800052a:	601a      	str	r2, [r3, #0]
 800052c:	605a      	str	r2, [r3, #4]
 800052e:	609a      	str	r2, [r3, #8]
 8000530:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a28      	ldr	r2, [pc, #160]	@ (80005d8 <HAL_I2C_MspInit+0xbc>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d149      	bne.n	80005d0 <HAL_I2C_MspInit+0xb4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800053c:	4b27      	ldr	r3, [pc, #156]	@ (80005dc <HAL_I2C_MspInit+0xc0>)
 800053e:	699b      	ldr	r3, [r3, #24]
 8000540:	4a26      	ldr	r2, [pc, #152]	@ (80005dc <HAL_I2C_MspInit+0xc0>)
 8000542:	f043 0308 	orr.w	r3, r3, #8
 8000546:	6193      	str	r3, [r2, #24]
 8000548:	4b24      	ldr	r3, [pc, #144]	@ (80005dc <HAL_I2C_MspInit+0xc0>)
 800054a:	699b      	ldr	r3, [r3, #24]
 800054c:	f003 0308 	and.w	r3, r3, #8
 8000550:	60fb      	str	r3, [r7, #12]
 8000552:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000554:	23c0      	movs	r3, #192	@ 0xc0
 8000556:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000558:	2312      	movs	r3, #18
 800055a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800055c:	2303      	movs	r3, #3
 800055e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000560:	f107 0310 	add.w	r3, r7, #16
 8000564:	4619      	mov	r1, r3
 8000566:	481e      	ldr	r0, [pc, #120]	@ (80005e0 <HAL_I2C_MspInit+0xc4>)
 8000568:	f001 faf8 	bl	8001b5c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800056c:	4b1b      	ldr	r3, [pc, #108]	@ (80005dc <HAL_I2C_MspInit+0xc0>)
 800056e:	69db      	ldr	r3, [r3, #28]
 8000570:	4a1a      	ldr	r2, [pc, #104]	@ (80005dc <HAL_I2C_MspInit+0xc0>)
 8000572:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000576:	61d3      	str	r3, [r2, #28]
 8000578:	4b18      	ldr	r3, [pc, #96]	@ (80005dc <HAL_I2C_MspInit+0xc0>)
 800057a:	69db      	ldr	r3, [r3, #28]
 800057c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000580:	60bb      	str	r3, [r7, #8]
 8000582:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000584:	4b17      	ldr	r3, [pc, #92]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 8000586:	4a18      	ldr	r2, [pc, #96]	@ (80005e8 <HAL_I2C_MspInit+0xcc>)
 8000588:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800058a:	4b16      	ldr	r3, [pc, #88]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 800058c:	2210      	movs	r2, #16
 800058e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000590:	4b14      	ldr	r3, [pc, #80]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000596:	4b13      	ldr	r3, [pc, #76]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 8000598:	2280      	movs	r2, #128	@ 0x80
 800059a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800059c:	4b11      	ldr	r3, [pc, #68]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80005a2:	4b10      	ldr	r3, [pc, #64]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80005a8:	4b0e      	ldr	r3, [pc, #56]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80005ae:	4b0d      	ldr	r3, [pc, #52]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80005b4:	480b      	ldr	r0, [pc, #44]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 80005b6:	f000 ffb7 	bl	8001528 <HAL_DMA_Init>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 80005c0:	f000 f966 	bl	8000890 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a07      	ldr	r2, [pc, #28]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 80005c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005ca:	4a06      	ldr	r2, [pc, #24]	@ (80005e4 <HAL_I2C_MspInit+0xc8>)
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80005d0:	bf00      	nop
 80005d2:	3720      	adds	r7, #32
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40005400 	.word	0x40005400
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010c00 	.word	0x40010c00
 80005e4:	200000e4 	.word	0x200000e4
 80005e8:	4002006c 	.word	0x4002006c

080005ec <_ZN8MyKeypadC1Ev>:
static const uint16_t row_pins[4] = {GPIO_PIN_8, GPIO_PIN_9, GPIO_PIN_10, GPIO_PIN_11};
static const uint16_t col_pins[4] = {GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15};

// --- Реалізація C++ класу MyKeypad ---

MyKeypad::MyKeypad() {}
 80005ec:	b4b0      	push	{r4, r5, r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a0f      	ldr	r2, [pc, #60]	@ (8000634 <_ZN8MyKeypadC1Ev+0x48>)
 80005f8:	461c      	mov	r4, r3
 80005fa:	4615      	mov	r5, r2
 80005fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fe:	6020      	str	r0, [r4, #0]
 8000600:	6061      	str	r1, [r4, #4]
 8000602:	60a2      	str	r2, [r4, #8]
 8000604:	60e3      	str	r3, [r4, #12]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	490b      	ldr	r1, [pc, #44]	@ (8000638 <_ZN8MyKeypadC1Ev+0x4c>)
 800060a:	f103 0210 	add.w	r2, r3, #16
 800060e:	460b      	mov	r3, r1
 8000610:	cb03      	ldmia	r3!, {r0, r1}
 8000612:	6010      	str	r0, [r2, #0]
 8000614:	6051      	str	r1, [r2, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4908      	ldr	r1, [pc, #32]	@ (800063c <_ZN8MyKeypadC1Ev+0x50>)
 800061a:	f103 0218 	add.w	r2, r3, #24
 800061e:	460b      	mov	r3, r1
 8000620:	cb03      	ldmia	r3!, {r0, r1}
 8000622:	6010      	str	r0, [r2, #0]
 8000624:	6051      	str	r1, [r2, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	4618      	mov	r0, r3
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	bcb0      	pop	{r4, r5, r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	08008358 	.word	0x08008358
 8000638:	08008368 	.word	0x08008368
 800063c:	08008370 	.word	0x08008370

08000640 <_ZN8MyKeypad4initEv>:

void MyKeypad::init(void) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
    // Встановлюємо всі стовпці в "0" (LOW) - стан очікування
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800064e:	4803      	ldr	r0, [pc, #12]	@ (800065c <_ZN8MyKeypad4initEv+0x1c>)
 8000650:	f001 fd12 	bl	8002078 <HAL_GPIO_WritePin>
}
 8000654:	bf00      	nop
 8000656:	3708      	adds	r7, #8
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40010c00 	.word	0x40010c00

08000660 <_ZN8MyKeypad15scan_and_updateEv>:

/**
 * @brief Сканує клавіатуру, оновлює g_last_key і блокується для debounce.
 * @note Ця функція ПОВІННА викликатися з RTOS-задачі, оскільки містить vTaskDelay.
 */
void MyKeypad::scan_and_update(void) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    // Встановлюємо ВСІ стовпці у HIGH (неактивний стан)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800066e:	4834      	ldr	r0, [pc, #208]	@ (8000740 <_ZN8MyKeypad15scan_and_updateEv+0xe0>)
 8000670:	f001 fd02 	bl	8002078 <HAL_GPIO_WritePin>

    for (int c = 0; c < 4; c++) {
 8000674:	2300      	movs	r3, #0
 8000676:	60fb      	str	r3, [r7, #12]
 8000678:	e055      	b.n	8000726 <_ZN8MyKeypad15scan_and_updateEv+0xc6>
        // 1. Активуємо поточний стовпець (LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	68fa      	ldr	r2, [r7, #12]
 800067e:	320c      	adds	r2, #12
 8000680:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000684:	2200      	movs	r2, #0
 8000686:	4619      	mov	r1, r3
 8000688:	482d      	ldr	r0, [pc, #180]	@ (8000740 <_ZN8MyKeypad15scan_and_updateEv+0xe0>)
 800068a:	f001 fcf5 	bl	8002078 <HAL_GPIO_WritePin>

        for (int r = 0; r < 4; r++) {
 800068e:	2300      	movs	r3, #0
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	e038      	b.n	8000706 <_ZN8MyKeypad15scan_and_updateEv+0xa6>
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	68ba      	ldr	r2, [r7, #8]
 8000698:	3208      	adds	r2, #8
 800069a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800069e:	4619      	mov	r1, r3
 80006a0:	4828      	ldr	r0, [pc, #160]	@ (8000744 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 80006a2:	f001 fcc9 	bl	8002038 <HAL_GPIO_ReadPin>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	bf0c      	ite	eq
 80006ac:	2301      	moveq	r3, #1
 80006ae:	2300      	movne	r3, #0
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d024      	beq.n	8000700 <_ZN8MyKeypad15scan_and_updateEv+0xa0>
                // КНОПКА ЗНАЙДЕНА!

                // 1. МИТТЄВО оновлюємо глобальну змінну
                g_last_key = key_map[r][c];
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	68bb      	ldr	r3, [r7, #8]
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	441a      	add	r2, r3
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	4413      	add	r3, r2
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	4b20      	ldr	r3, [pc, #128]	@ (8000748 <_ZN8MyKeypad15scan_and_updateEv+0xe8>)
 80006c6:	701a      	strb	r2, [r3, #0]

                // 2. Тепер блокуємо ПОТІК, поки кнопку не відпустять
                while(HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80006c8:	e002      	b.n	80006d0 <_ZN8MyKeypad15scan_and_updateEv+0x70>
                    vTaskDelay(pdMS_TO_TICKS(20));
 80006ca:	2014      	movs	r0, #20
 80006cc:	f005 fada 	bl	8005c84 <vTaskDelay>
                while(HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	3208      	adds	r2, #8
 80006d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006da:	4619      	mov	r1, r3
 80006dc:	4819      	ldr	r0, [pc, #100]	@ (8000744 <_ZN8MyKeypad15scan_and_updateEv+0xe4>)
 80006de:	f001 fcab 	bl	8002038 <HAL_GPIO_ReadPin>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	bf0c      	ite	eq
 80006e8:	2301      	moveq	r3, #1
 80006ea:	2300      	movne	r3, #0
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1eb      	bne.n	80006ca <_ZN8MyKeypad15scan_and_updateEv+0x6a>
                }

                // 3. Повертаємо стовпці в стан очікування (LOW), як у вашому коді
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80006f8:	4811      	ldr	r0, [pc, #68]	@ (8000740 <_ZN8MyKeypad15scan_and_updateEv+0xe0>)
 80006fa:	f001 fcbd 	bl	8002078 <HAL_GPIO_WritePin>
                return; // Виходимо з функції scan
 80006fe:	e01b      	b.n	8000738 <_ZN8MyKeypad15scan_and_updateEv+0xd8>
        for (int r = 0; r < 4; r++) {
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	3301      	adds	r3, #1
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	2b03      	cmp	r3, #3
 800070a:	ddc3      	ble.n	8000694 <_ZN8MyKeypad15scan_and_updateEv+0x34>
            }
        }
        // 4. Деактивуємо поточний стовпець (HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	68fa      	ldr	r2, [r7, #12]
 8000710:	320c      	adds	r2, #12
 8000712:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000716:	2201      	movs	r2, #1
 8000718:	4619      	mov	r1, r3
 800071a:	4809      	ldr	r0, [pc, #36]	@ (8000740 <_ZN8MyKeypad15scan_and_updateEv+0xe0>)
 800071c:	f001 fcac 	bl	8002078 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	3301      	adds	r3, #1
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	2b03      	cmp	r3, #3
 800072a:	dda6      	ble.n	800067a <_ZN8MyKeypad15scan_and_updateEv+0x1a>
    }

    // 5. Повертаємо всі стовпці в стан очікування (LOW)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000732:	4803      	ldr	r0, [pc, #12]	@ (8000740 <_ZN8MyKeypad15scan_and_updateEv+0xe0>)
 8000734:	f001 fca0 	bl	8002078 <HAL_GPIO_WritePin>
}
 8000738:	3710      	adds	r7, #16
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	40010c00 	.word	0x40010c00
 8000744:	40010800 	.word	0x40010800
 8000748:	20000148 	.word	0x20000148

0800074c <keypad_task>:

// --- C-обгортки (міст до RTOS) ---
extern "C" {

void keypad_task(void* argument)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
    g_keypad.init();
 8000754:	4805      	ldr	r0, [pc, #20]	@ (800076c <keypad_task+0x20>)
 8000756:	f7ff ff73 	bl	8000640 <_ZN8MyKeypad4initEv>

    while (1)
    {
        // Просто викликаємо scan, який сам все зробить
        g_keypad.scan_and_update();
 800075a:	4804      	ldr	r0, [pc, #16]	@ (800076c <keypad_task+0x20>)
 800075c:	f7ff ff80 	bl	8000660 <_ZN8MyKeypad15scan_and_updateEv>

        // Чекаємо 20 мс перед *наступною* спробою сканування
        vTaskDelay(pdMS_TO_TICKS(20));
 8000760:	2014      	movs	r0, #20
 8000762:	f005 fa8f 	bl	8005c84 <vTaskDelay>
        g_keypad.scan_and_update();
 8000766:	bf00      	nop
 8000768:	e7f7      	b.n	800075a <keypad_task+0xe>
 800076a:	bf00      	nop
 800076c:	20000128 	.word	0x20000128

08000770 <keypad_get_key>:
    }
}

char keypad_get_key(void) {
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
    char key = g_last_key;
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <keypad_get_key+0x20>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	71fb      	strb	r3, [r7, #7]
    g_last_key = 0; // Скидаємо
 800077c:	4b04      	ldr	r3, [pc, #16]	@ (8000790 <keypad_get_key+0x20>)
 800077e:	2200      	movs	r2, #0
 8000780:	701a      	strb	r2, [r3, #0]
    return key;
 8000782:	79fb      	ldrb	r3, [r7, #7]
}
 8000784:	4618      	mov	r0, r3
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr
 800078e:	bf00      	nop
 8000790:	20000148 	.word	0x20000148

08000794 <_Z41__static_initialization_and_destruction_0v>:

} // extern "C"
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
static MyKeypad g_keypad;
 8000798:	4802      	ldr	r0, [pc, #8]	@ (80007a4 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800079a:	f7ff ff27 	bl	80005ec <_ZN8MyKeypadC1Ev>
} // extern "C"
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000128 	.word	0x20000128

080007a8 <_GLOBAL__sub_I__ZN8MyKeypadC2Ev>:
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	f7ff fff2 	bl	8000794 <_Z41__static_initialization_and_destruction_0v>
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b6:	f000 fd53 	bl	8001260 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ba:	f000 f812 	bl	80007e2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007be:	f7ff fdef 	bl	80003a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80007c2:	f7ff fd85 	bl	80002d0 <MX_DMA_Init>
  MX_I2C1_Init();
 80007c6:	f7ff fe7b 	bl	80004c0 <MX_I2C1_Init>
  MX_SPI1_Init();
 80007ca:	f000 f871 	bl	80008b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_init();
 80007ce:	f7ff fcff 	bl	80001d0 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80007d2:	f003 fff1 	bl	80047b8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80007d6:	f7ff fda9 	bl	800032c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80007da:	f004 f80f 	bl	80047fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007de:	bf00      	nop
 80007e0:	e7fd      	b.n	80007de <main+0x2c>

080007e2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007e2:	b580      	push	{r7, lr}
 80007e4:	b090      	sub	sp, #64	@ 0x40
 80007e6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007e8:	f107 0318 	add.w	r3, r7, #24
 80007ec:	2228      	movs	r2, #40	@ 0x28
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f007 f907 	bl	8007a04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007f6:	1d3b      	adds	r3, r7, #4
 80007f8:	2200      	movs	r2, #0
 80007fa:	601a      	str	r2, [r3, #0]
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	609a      	str	r2, [r3, #8]
 8000800:	60da      	str	r2, [r3, #12]
 8000802:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000804:	2301      	movs	r3, #1
 8000806:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000808:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800080c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000812:	2301      	movs	r3, #1
 8000814:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000816:	2302      	movs	r3, #2
 8000818:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800081a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800081e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000820:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000824:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000826:	f107 0318 	add.w	r3, r7, #24
 800082a:	4618      	mov	r0, r3
 800082c:	f002 fd5c 	bl	80032e8 <HAL_RCC_OscConfig>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000836:	f000 f82b 	bl	8000890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800083a:	230f      	movs	r3, #15
 800083c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083e:	2302      	movs	r3, #2
 8000840:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000842:	2300      	movs	r3, #0
 8000844:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000846:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800084a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000850:	1d3b      	adds	r3, r7, #4
 8000852:	2102      	movs	r1, #2
 8000854:	4618      	mov	r0, r3
 8000856:	f003 f8b5 	bl	80039c4 <HAL_RCC_ClockConfig>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000860:	f000 f816 	bl	8000890 <Error_Handler>
  }
}
 8000864:	bf00      	nop
 8000866:	3740      	adds	r7, #64	@ 0x40
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}

0800086c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a04      	ldr	r2, [pc, #16]	@ (800088c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d101      	bne.n	8000882 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800087e:	f000 fd05 	bl	800128c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000882:	bf00      	nop
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40012c00 	.word	0x40012c00

08000890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <Error_Handler+0x8>

0800089c <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
 80008a4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr

080008b0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008b4:	4b17      	ldr	r3, [pc, #92]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008b6:	4a18      	ldr	r2, [pc, #96]	@ (8000918 <MX_SPI1_Init+0x68>)
 80008b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008ba:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80008c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008c2:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008c8:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008ce:	4b11      	ldr	r3, [pc, #68]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80008da:	4b0e      	ldr	r3, [pc, #56]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80008e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008e4:	2210      	movs	r2, #16
 80008e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008ee:	4b09      	ldr	r3, [pc, #36]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008f4:	4b07      	ldr	r3, [pc, #28]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008fa:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <MX_SPI1_Init+0x64>)
 80008fc:	220a      	movs	r2, #10
 80008fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000900:	4804      	ldr	r0, [pc, #16]	@ (8000914 <MX_SPI1_Init+0x64>)
 8000902:	f003 fad5 	bl	8003eb0 <HAL_SPI_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800090c:	f7ff ffc0 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	2000014c 	.word	0x2000014c
 8000918:	40013000 	.word	0x40013000

0800091c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b088      	sub	sp, #32
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 0310 	add.w	r3, r7, #16
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a41      	ldr	r2, [pc, #260]	@ (8000a3c <HAL_SPI_MspInit+0x120>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d17b      	bne.n	8000a34 <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800093c:	4b40      	ldr	r3, [pc, #256]	@ (8000a40 <HAL_SPI_MspInit+0x124>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	4a3f      	ldr	r2, [pc, #252]	@ (8000a40 <HAL_SPI_MspInit+0x124>)
 8000942:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000946:	6193      	str	r3, [r2, #24]
 8000948:	4b3d      	ldr	r3, [pc, #244]	@ (8000a40 <HAL_SPI_MspInit+0x124>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000954:	4b3a      	ldr	r3, [pc, #232]	@ (8000a40 <HAL_SPI_MspInit+0x124>)
 8000956:	699b      	ldr	r3, [r3, #24]
 8000958:	4a39      	ldr	r2, [pc, #228]	@ (8000a40 <HAL_SPI_MspInit+0x124>)
 800095a:	f043 0304 	orr.w	r3, r3, #4
 800095e:	6193      	str	r3, [r2, #24]
 8000960:	4b37      	ldr	r3, [pc, #220]	@ (8000a40 <HAL_SPI_MspInit+0x124>)
 8000962:	699b      	ldr	r3, [r3, #24]
 8000964:	f003 0304 	and.w	r3, r3, #4
 8000968:	60bb      	str	r3, [r7, #8]
 800096a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800096c:	23a0      	movs	r3, #160	@ 0xa0
 800096e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000970:	2302      	movs	r3, #2
 8000972:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000974:	2303      	movs	r3, #3
 8000976:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000978:	f107 0310 	add.w	r3, r7, #16
 800097c:	4619      	mov	r1, r3
 800097e:	4831      	ldr	r0, [pc, #196]	@ (8000a44 <HAL_SPI_MspInit+0x128>)
 8000980:	f001 f8ec 	bl	8001b5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000984:	2340      	movs	r3, #64	@ 0x40
 8000986:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098c:	2300      	movs	r3, #0
 800098e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000990:	f107 0310 	add.w	r3, r7, #16
 8000994:	4619      	mov	r1, r3
 8000996:	482b      	ldr	r0, [pc, #172]	@ (8000a44 <HAL_SPI_MspInit+0x128>)
 8000998:	f001 f8e0 	bl	8001b5c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 800099c:	4b2a      	ldr	r3, [pc, #168]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 800099e:	4a2b      	ldr	r2, [pc, #172]	@ (8000a4c <HAL_SPI_MspInit+0x130>)
 80009a0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009a2:	4b29      	ldr	r3, [pc, #164]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009a4:	2210      	movs	r2, #16
 80009a6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009a8:	4b27      	ldr	r3, [pc, #156]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009ae:	4b26      	ldr	r3, [pc, #152]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009b0:	2280      	movs	r2, #128	@ 0x80
 80009b2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009b4:	4b24      	ldr	r3, [pc, #144]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009ba:	4b23      	ldr	r3, [pc, #140]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80009c0:	4b21      	ldr	r3, [pc, #132]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80009c6:	4b20      	ldr	r3, [pc, #128]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80009cc:	481e      	ldr	r0, [pc, #120]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009ce:	f000 fdab 	bl	8001528 <HAL_DMA_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 80009d8:	f7ff ff5a 	bl	8000890 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a1a      	ldr	r2, [pc, #104]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009e0:	649a      	str	r2, [r3, #72]	@ 0x48
 80009e2:	4a19      	ldr	r2, [pc, #100]	@ (8000a48 <HAL_SPI_MspInit+0x12c>)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80009e8:	4b19      	ldr	r3, [pc, #100]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 80009ea:	4a1a      	ldr	r2, [pc, #104]	@ (8000a54 <HAL_SPI_MspInit+0x138>)
 80009ec:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009ee:	4b18      	ldr	r3, [pc, #96]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009f4:	4b16      	ldr	r3, [pc, #88]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009fa:	4b15      	ldr	r3, [pc, #84]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 80009fc:	2280      	movs	r2, #128	@ 0x80
 80009fe:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a00:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a06:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000a0c:	4b10      	ldr	r3, [pc, #64]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a12:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000a18:	480d      	ldr	r0, [pc, #52]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a1a:	f000 fd85 	bl	8001528 <HAL_DMA_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8000a24:	f7ff ff34 	bl	8000890 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4a09      	ldr	r2, [pc, #36]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a2c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a2e:	4a08      	ldr	r2, [pc, #32]	@ (8000a50 <HAL_SPI_MspInit+0x134>)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000a34:	bf00      	nop
 8000a36:	3720      	adds	r7, #32
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40013000 	.word	0x40013000
 8000a40:	40021000 	.word	0x40021000
 8000a44:	40010800 	.word	0x40010800
 8000a48:	200001a4 	.word	0x200001a4
 8000a4c:	40020030 	.word	0x40020030
 8000a50:	200001e8 	.word	0x200001e8
 8000a54:	4002001c 	.word	0x4002001c

08000a58 <ssd1306_WriteCommand>:
// [1..512] = наш буфер
static uint8_t SSD1306_DMATransmitBuffer[sizeof(SSD1306_Buffer) + 1];

// Приватна функція для відправки команд (блокуюча)
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af04      	add	r7, sp, #16
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
    // Використовуємо короткий таймаут, а не HAL_MAX_DELAY
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, 100);
 8000a62:	2364      	movs	r3, #100	@ 0x64
 8000a64:	9302      	str	r3, [sp, #8]
 8000a66:	2301      	movs	r3, #1
 8000a68:	9301      	str	r3, [sp, #4]
 8000a6a:	1dfb      	adds	r3, r7, #7
 8000a6c:	9300      	str	r3, [sp, #0]
 8000a6e:	2301      	movs	r3, #1
 8000a70:	2200      	movs	r2, #0
 8000a72:	2178      	movs	r1, #120	@ 0x78
 8000a74:	4803      	ldr	r0, [pc, #12]	@ (8000a84 <ssd1306_WriteCommand+0x2c>)
 8000a76:	f001 fced 	bl	8002454 <HAL_I2C_Mem_Write>
 8000a7a:	4603      	mov	r3, r0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	20000090 	.word	0x20000090

08000a88 <ssd1306_Init>:

// Ініціалізація
uint8_t ssd1306_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
    // Затримка на ввімкнення
    HAL_Delay(100);
 8000a8c:	2064      	movs	r0, #100	@ 0x64
 8000a8e:	f000 fc19 	bl	80012c4 <HAL_Delay>

    // Послідовність ініціалізації для 128x32
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8000a92:	20ae      	movs	r0, #174	@ 0xae
 8000a94:	f7ff ffe0 	bl	8000a58 <ssd1306_WriteCommand>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <ssd1306_Init+0x1a>
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	e0d8      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8000aa2:	2020      	movs	r0, #32
 8000aa4:	f7ff ffd8 	bl	8000a58 <ssd1306_WriteCommand>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <ssd1306_Init+0x2a>
 8000aae:	2300      	movs	r3, #0
 8000ab0:	e0d0      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	f7ff ffd0 	bl	8000a58 <ssd1306_WriteCommand>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <ssd1306_Init+0x3a>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e0c8      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address (0xB0-B7)
 8000ac2:	20b0      	movs	r0, #176	@ 0xb0
 8000ac4:	f7ff ffc8 	bl	8000a58 <ssd1306_WriteCommand>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <ssd1306_Init+0x4a>
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e0c0      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8000ad2:	20c8      	movs	r0, #200	@ 0xc8
 8000ad4:	f7ff ffc0 	bl	8000a58 <ssd1306_WriteCommand>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <ssd1306_Init+0x5a>
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e0b8      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8000ae2:	2000      	movs	r0, #0
 8000ae4:	f7ff ffb8 	bl	8000a58 <ssd1306_WriteCommand>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <ssd1306_Init+0x6a>
 8000aee:	2300      	movs	r3, #0
 8000af0:	e0b0      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8000af2:	2010      	movs	r0, #16
 8000af4:	f7ff ffb0 	bl	8000a58 <ssd1306_WriteCommand>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <ssd1306_Init+0x7a>
 8000afe:	2300      	movs	r3, #0
 8000b00:	e0a8      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8000b02:	2040      	movs	r0, #64	@ 0x40
 8000b04:	f7ff ffa8 	bl	8000a58 <ssd1306_WriteCommand>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <ssd1306_Init+0x8a>
 8000b0e:	2300      	movs	r3, #0
 8000b10:	e0a0      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8000b12:	2081      	movs	r0, #129	@ 0x81
 8000b14:	f7ff ffa0 	bl	8000a58 <ssd1306_WriteCommand>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <ssd1306_Init+0x9a>
 8000b1e:	2300      	movs	r3, #0
 8000b20:	e098      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0;
 8000b22:	20ff      	movs	r0, #255	@ 0xff
 8000b24:	f7ff ff98 	bl	8000a58 <ssd1306_WriteCommand>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <ssd1306_Init+0xaa>
 8000b2e:	2300      	movs	r3, #0
 8000b30:	e090      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8000b32:	20a1      	movs	r0, #161	@ 0xa1
 8000b34:	f7ff ff90 	bl	8000a58 <ssd1306_WriteCommand>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <ssd1306_Init+0xba>
 8000b3e:	2300      	movs	r3, #0
 8000b40:	e088      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8000b42:	20a6      	movs	r0, #166	@ 0xa6
 8000b44:	f7ff ff88 	bl	8000a58 <ssd1306_WriteCommand>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <ssd1306_Init+0xca>
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e080      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8000b52:	20a8      	movs	r0, #168	@ 0xa8
 8000b54:	f7ff ff80 	bl	8000a58 <ssd1306_WriteCommand>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <ssd1306_Init+0xda>
 8000b5e:	2300      	movs	r3, #0
 8000b60:	e078      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x1F) != HAL_OK) return 0; // 1/32 duty (for 128x32)
 8000b62:	201f      	movs	r0, #31
 8000b64:	f7ff ff78 	bl	8000a58 <ssd1306_WriteCommand>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <ssd1306_Init+0xea>
 8000b6e:	2300      	movs	r3, #0
 8000b70:	e070      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8000b72:	20d3      	movs	r0, #211	@ 0xd3
 8000b74:	f7ff ff70 	bl	8000a58 <ssd1306_WriteCommand>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <ssd1306_Init+0xfa>
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e068      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8000b82:	2000      	movs	r0, #0
 8000b84:	f7ff ff68 	bl	8000a58 <ssd1306_WriteCommand>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <ssd1306_Init+0x10a>
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e060      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8000b92:	20d5      	movs	r0, #213	@ 0xd5
 8000b94:	f7ff ff60 	bl	8000a58 <ssd1306_WriteCommand>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <ssd1306_Init+0x11a>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	e058      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8000ba2:	2080      	movs	r0, #128	@ 0x80
 8000ba4:	f7ff ff58 	bl	8000a58 <ssd1306_WriteCommand>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <ssd1306_Init+0x12a>
 8000bae:	2300      	movs	r3, #0
 8000bb0:	e050      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8000bb2:	20d9      	movs	r0, #217	@ 0xd9
 8000bb4:	f7ff ff50 	bl	8000a58 <ssd1306_WriteCommand>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <ssd1306_Init+0x13a>
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	e048      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8000bc2:	20f1      	movs	r0, #241	@ 0xf1
 8000bc4:	f7ff ff48 	bl	8000a58 <ssd1306_WriteCommand>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <ssd1306_Init+0x14a>
 8000bce:	2300      	movs	r3, #0
 8000bd0:	e040      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8000bd2:	20da      	movs	r0, #218	@ 0xda
 8000bd4:	f7ff ff40 	bl	8000a58 <ssd1306_WriteCommand>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <ssd1306_Init+0x15a>
 8000bde:	2300      	movs	r3, #0
 8000be0:	e038      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x02) != HAL_OK) return 0; // (for 128x32)
 8000be2:	2002      	movs	r0, #2
 8000be4:	f7ff ff38 	bl	8000a58 <ssd1306_WriteCommand>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <ssd1306_Init+0x16a>
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e030      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8000bf2:	20db      	movs	r0, #219	@ 0xdb
 8000bf4:	f7ff ff30 	bl	8000a58 <ssd1306_WriteCommand>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <ssd1306_Init+0x17a>
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e028      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8000c02:	2040      	movs	r0, #64	@ 0x40
 8000c04:	f7ff ff28 	bl	8000a58 <ssd1306_WriteCommand>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <ssd1306_Init+0x18a>
 8000c0e:	2300      	movs	r3, #0
 8000c10:	e020      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8000c12:	208d      	movs	r0, #141	@ 0x8d
 8000c14:	f7ff ff20 	bl	8000a58 <ssd1306_WriteCommand>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <ssd1306_Init+0x19a>
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e018      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8000c22:	2014      	movs	r0, #20
 8000c24:	f7ff ff18 	bl	8000a58 <ssd1306_WriteCommand>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <ssd1306_Init+0x1aa>
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e010      	b.n	8000c54 <ssd1306_Init+0x1cc>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8000c32:	20af      	movs	r0, #175	@ 0xaf
 8000c34:	f7ff ff10 	bl	8000a58 <ssd1306_WriteCommand>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <ssd1306_Init+0x1ba>
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e008      	b.n	8000c54 <ssd1306_Init+0x1cc>

    // Очищуємо буфер
    ssd1306_Fill(Black);
 8000c42:	2000      	movs	r0, #0
 8000c44:	f000 f80a 	bl	8000c5c <ssd1306_Fill>
    // Оновлюємо екран (блокуючим методом, 1 раз)
    ssd1306_UpdateScreen();
 8000c48:	f000 f93c 	bl	8000ec4 <ssd1306_UpdateScreen>

    // Перший байт DMA-буфера - це завжди "Control Byte"
    // 0x40 = "я зараз буду надсилати дані"
    SSD1306_DMATransmitBuffer[0] = 0x40;
 8000c4c:	4b02      	ldr	r3, [pc, #8]	@ (8000c58 <ssd1306_Init+0x1d0>)
 8000c4e:	2240      	movs	r2, #64	@ 0x40
 8000c50:	701a      	strb	r2, [r3, #0]

    return 1; // Успіх
 8000c52:	2301      	movs	r3, #1
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	2000042c 	.word	0x2000042c

08000c5c <ssd1306_Fill>:

// Заповнення буфера
void ssd1306_Fill(uint8_t color)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	71fb      	strb	r3, [r7, #7]
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d101      	bne.n	8000c70 <ssd1306_Fill+0x14>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	e000      	b.n	8000c72 <ssd1306_Fill+0x16>
 8000c70:	23ff      	movs	r3, #255	@ 0xff
 8000c72:	72fb      	strb	r3, [r7, #11]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000c74:	2300      	movs	r3, #0
 8000c76:	60fb      	str	r3, [r7, #12]
 8000c78:	e007      	b.n	8000c8a <ssd1306_Fill+0x2e>
    {
        SSD1306_Buffer[i] = fill_val;
 8000c7a:	4a09      	ldr	r2, [pc, #36]	@ (8000ca0 <ssd1306_Fill+0x44>)
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	7afa      	ldrb	r2, [r7, #11]
 8000c82:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	3301      	adds	r3, #1
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c90:	d3f3      	bcc.n	8000c7a <ssd1306_Fill+0x1e>
    }
}
 8000c92:	bf00      	nop
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	2000022c 	.word	0x2000022c

08000ca4 <ssd1306_DrawPixel>:

// Малювання пікселя у буфер
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	71bb      	strb	r3, [r7, #6]
 8000cb2:	4613      	mov	r3, r2
 8000cb4:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	db3d      	blt.n	8000d3a <ssd1306_DrawPixel+0x96>
 8000cbe:	79bb      	ldrb	r3, [r7, #6]
 8000cc0:	2b1f      	cmp	r3, #31
 8000cc2:	d83a      	bhi.n	8000d3a <ssd1306_DrawPixel+0x96>
        return;
    }

    if (color == White) {
 8000cc4:	797b      	ldrb	r3, [r7, #5]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d11a      	bne.n	8000d00 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8000cca:	79fa      	ldrb	r2, [r7, #7]
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	b2d8      	uxtb	r0, r3
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	01db      	lsls	r3, r3, #7
 8000cd6:	4413      	add	r3, r2
 8000cd8:	4a1a      	ldr	r2, [pc, #104]	@ (8000d44 <ssd1306_DrawPixel+0xa0>)
 8000cda:	5cd3      	ldrb	r3, [r2, r3]
 8000cdc:	b25a      	sxtb	r2, r3
 8000cde:	79bb      	ldrb	r3, [r7, #6]
 8000ce0:	f003 0307 	and.w	r3, r3, #7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cea:	b25b      	sxtb	r3, r3
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b259      	sxtb	r1, r3
 8000cf0:	79fa      	ldrb	r2, [r7, #7]
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	01db      	lsls	r3, r3, #7
 8000cf6:	4413      	add	r3, r2
 8000cf8:	b2c9      	uxtb	r1, r1
 8000cfa:	4a12      	ldr	r2, [pc, #72]	@ (8000d44 <ssd1306_DrawPixel+0xa0>)
 8000cfc:	54d1      	strb	r1, [r2, r3]
 8000cfe:	e01d      	b.n	8000d3c <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000d00:	79fa      	ldrb	r2, [r7, #7]
 8000d02:	79bb      	ldrb	r3, [r7, #6]
 8000d04:	08db      	lsrs	r3, r3, #3
 8000d06:	b2d8      	uxtb	r0, r3
 8000d08:	4603      	mov	r3, r0
 8000d0a:	01db      	lsls	r3, r3, #7
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d44 <ssd1306_DrawPixel+0xa0>)
 8000d10:	5cd3      	ldrb	r3, [r2, r3]
 8000d12:	b25a      	sxtb	r2, r3
 8000d14:	79bb      	ldrb	r3, [r7, #6]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d20:	b25b      	sxtb	r3, r3
 8000d22:	43db      	mvns	r3, r3
 8000d24:	b25b      	sxtb	r3, r3
 8000d26:	4013      	ands	r3, r2
 8000d28:	b259      	sxtb	r1, r3
 8000d2a:	79fa      	ldrb	r2, [r7, #7]
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	01db      	lsls	r3, r3, #7
 8000d30:	4413      	add	r3, r2
 8000d32:	b2c9      	uxtb	r1, r1
 8000d34:	4a03      	ldr	r2, [pc, #12]	@ (8000d44 <ssd1306_DrawPixel+0xa0>)
 8000d36:	54d1      	strb	r1, [r2, r3]
 8000d38:	e000      	b.n	8000d3c <ssd1306_DrawPixel+0x98>
        return;
 8000d3a:	bf00      	nop
    }
}
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bc80      	pop	{r7}
 8000d42:	4770      	bx	lr
 8000d44:	2000022c 	.word	0x2000022c

08000d48 <ssd1306_SetCursor>:
// Встановлення курсора (потрібно для виводу тексту)
static uint8_t current_x = 0;
static uint8_t current_y = 0;

void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	460a      	mov	r2, r1
 8000d52:	71fb      	strb	r3, [r7, #7]
 8000d54:	4613      	mov	r3, r2
 8000d56:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8000d58:	4a05      	ldr	r2, [pc, #20]	@ (8000d70 <ssd1306_SetCursor+0x28>)
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8000d5e:	4a05      	ldr	r2, [pc, #20]	@ (8000d74 <ssd1306_SetCursor+0x2c>)
 8000d60:	79bb      	ldrb	r3, [r7, #6]
 8000d62:	7013      	strb	r3, [r2, #0]
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bc80      	pop	{r7}
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	2000062d 	.word	0x2000062d
 8000d74:	2000062e 	.word	0x2000062e

08000d78 <ssd1306_WriteChar>:

// Вивід символу у буфер
// Вивід символу у буфер (оновлено для 8-бітного шрифту)
// Вивід символу у буфер (16-бітний шрифт)
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	6039      	str	r1, [r7, #0]
 8000d82:	71fb      	strb	r3, [r7, #7]
 8000d84:	4613      	mov	r3, r2
 8000d86:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000d88:	4b39      	ldr	r3, [pc, #228]	@ (8000e70 <ssd1306_WriteChar+0xf8>)
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	4413      	add	r3, r2
 8000d94:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d96:	dc07      	bgt.n	8000da8 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8000d98:	4b36      	ldr	r3, [pc, #216]	@ (8000e74 <ssd1306_WriteChar+0xfc>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	785b      	ldrb	r3, [r3, #1]
 8000da2:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8000da4:	2b1f      	cmp	r3, #31
 8000da6:	dd01      	ble.n	8000dac <ssd1306_WriteChar+0x34>
    {
        return 0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	e05c      	b.n	8000e66 <ssd1306_WriteChar+0xee>
    }

    for (i = 0; i < Font->FontWidth; i++) {
 8000dac:	2300      	movs	r3, #0
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	e04a      	b.n	8000e48 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685a      	ldr	r2, [r3, #4]
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	3b20      	subs	r3, #32
 8000dba:	6839      	ldr	r1, [r7, #0]
 8000dbc:	7809      	ldrb	r1, [r1, #0]
 8000dbe:	fb01 f303 	mul.w	r3, r1, r3
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	440b      	add	r3, r1
 8000dc8:	4413      	add	r3, r2
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	e030      	b.n	8000e36 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8000dd4:	7bfa      	ldrb	r2, [r7, #15]
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	fa42 f303 	asr.w	r3, r2, r3
 8000ddc:	f003 0301 	and.w	r3, r3, #1
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d010      	beq.n	8000e06 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	4b21      	ldr	r3, [pc, #132]	@ (8000e70 <ssd1306_WriteChar+0xf8>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4413      	add	r3, r2
 8000dee:	b2d8      	uxtb	r0, r3
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e74 <ssd1306_WriteChar+0xfc>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	4413      	add	r3, r2
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	79ba      	ldrb	r2, [r7, #6]
 8000dfe:	4619      	mov	r1, r3
 8000e00:	f7ff ff50 	bl	8000ca4 <ssd1306_DrawPixel>
 8000e04:	e014      	b.n	8000e30 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4b19      	ldr	r3, [pc, #100]	@ (8000e70 <ssd1306_WriteChar+0xf8>)
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	4413      	add	r3, r2
 8000e10:	b2d8      	uxtb	r0, r3
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	4b17      	ldr	r3, [pc, #92]	@ (8000e74 <ssd1306_WriteChar+0xfc>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	4413      	add	r3, r2
 8000e1c:	b2d9      	uxtb	r1, r3
 8000e1e:	79bb      	ldrb	r3, [r7, #6]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	bf0c      	ite	eq
 8000e24:	2301      	moveq	r3, #1
 8000e26:	2300      	movne	r3, #0
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	f7ff ff3a 	bl	8000ca4 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	3301      	adds	r3, #1
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	785b      	ldrb	r3, [r3, #1]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	693b      	ldr	r3, [r7, #16]
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d3c8      	bcc.n	8000dd4 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	3301      	adds	r3, #1
 8000e46:	617b      	str	r3, [r7, #20]
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d3ae      	bcc.n	8000db2 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	781a      	ldrb	r2, [r3, #0]
 8000e58:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <ssd1306_WriteChar+0xf8>)
 8000e5a:	781b      	ldrb	r3, [r3, #0]
 8000e5c:	4413      	add	r3, r2
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	4b03      	ldr	r3, [pc, #12]	@ (8000e70 <ssd1306_WriteChar+0xf8>)
 8000e62:	701a      	strb	r2, [r3, #0]
    return ch;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3718      	adds	r7, #24
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	2000062d 	.word	0x2000062d
 8000e74:	2000062e 	.word	0x2000062e

08000e78 <ssd1306_WriteString>:

// Вивід рядка у буфер (оновлено для 8-бітного шрифту)
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	4613      	mov	r3, r2
 8000e84:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8000e86:	e012      	b.n	8000eae <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	781b      	ldrb	r3, [r3, #0]
 8000e8c:	79fa      	ldrb	r2, [r7, #7]
 8000e8e:	68b9      	ldr	r1, [r7, #8]
 8000e90:	4618      	mov	r0, r3
 8000e92:	f7ff ff71 	bl	8000d78 <ssd1306_WriteChar>
 8000e96:	4603      	mov	r3, r0
 8000e98:	461a      	mov	r2, r3
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d002      	beq.n	8000ea8 <ssd1306_WriteString+0x30>
            return *str;
 8000ea2:	68fb      	ldr	r3, [r7, #12]
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	e008      	b.n	8000eba <ssd1306_WriteString+0x42>
        }
        str++;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	3301      	adds	r3, #1
 8000eac:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1e8      	bne.n	8000e88 <ssd1306_WriteString+0x10>
    }
    return *str;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	781b      	ldrb	r3, [r3, #0]
}
 8000eba:	4618      	mov	r0, r3
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
	...

08000ec4 <ssd1306_UpdateScreen>:

// Блокуюча функція оновлення екрану (використовується в Init)
void ssd1306_UpdateScreen(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b084      	sub	sp, #16
 8000ec8:	af04      	add	r7, sp, #16
    ssd1306_WriteCommand(0x21); // Set column address
 8000eca:	2021      	movs	r0, #33	@ 0x21
 8000ecc:	f7ff fdc4 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f7ff fdc1 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8000ed6:	207f      	movs	r0, #127	@ 0x7f
 8000ed8:	f7ff fdbe 	bl	8000a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 8000edc:	2022      	movs	r0, #34	@ 0x22
 8000ede:	f7ff fdbb 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	f7ff fdb8 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (4 сторінки для 32px)
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f7ff fdb5 	bl	8000a58 <ssd1306_WriteCommand>

    // Відправляємо буфер (блокуючим методом)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8000eee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ef2:	9302      	str	r3, [sp, #8]
 8000ef4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ef8:	9301      	str	r3, [sp, #4]
 8000efa:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <ssd1306_UpdateScreen+0x4c>)
 8000efc:	9300      	str	r3, [sp, #0]
 8000efe:	2301      	movs	r3, #1
 8000f00:	2240      	movs	r2, #64	@ 0x40
 8000f02:	2178      	movs	r1, #120	@ 0x78
 8000f04:	4803      	ldr	r0, [pc, #12]	@ (8000f14 <ssd1306_UpdateScreen+0x50>)
 8000f06:	f001 faa5 	bl	8002454 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), 1000);
}
 8000f0a:	bf00      	nop
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000022c 	.word	0x2000022c
 8000f14:	20000090 	.word	0x20000090

08000f18 <ssd1306_UpdateScreenDMA>:

// *** НАША ГОЛОВНА ФУНКЦІЯ ***
// Неблокуюча функція оновлення через DMA
void ssd1306_UpdateScreenDMA(SemaphoreHandle_t sem)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af02      	add	r7, sp, #8
 8000f1e:	6078      	str	r0, [r7, #4]
    // 1. Встановлюємо адресацію
    ssd1306_WriteCommand(0x21); // Set column address
 8000f20:	2021      	movs	r0, #33	@ 0x21
 8000f22:	f7ff fd99 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff fd96 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8000f2c:	207f      	movs	r0, #127	@ 0x7f
 8000f2e:	f7ff fd93 	bl	8000a58 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x22); // Set page address
 8000f32:	2022      	movs	r0, #34	@ 0x22
 8000f34:	f7ff fd90 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0);    // Start
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f7ff fd8d 	bl	8000a58 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End
 8000f3e:	2003      	movs	r0, #3
 8000f40:	f7ff fd8a 	bl	8000a58 <ssd1306_WriteCommand>

    // 2. Запускаємо ПРАВИЛЬНУ DMA передачу
    // Ми передаємо наш головний буфер SSD1306_Buffer,
    // а HAL сам надсилає команду 0x40 (D/C# = 1)
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 8000f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f78 <ssd1306_UpdateScreenDMA+0x60>)
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2301      	movs	r3, #1
 8000f50:	2240      	movs	r2, #64	@ 0x40
 8000f52:	2178      	movs	r1, #120	@ 0x78
 8000f54:	4809      	ldr	r0, [pc, #36]	@ (8000f7c <ssd1306_UpdateScreenDMA+0x64>)
 8000f56:	f001 fb83 	bl	8002660 <HAL_I2C_Mem_Write_DMA>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	73fb      	strb	r3, [r7, #15]
                                    0x40, // "Адреса пам'яті" = "це дані"
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer, // Наш буфер
                                    sizeof(SSD1306_Buffer));

    if (status != HAL_OK)
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d005      	beq.n	8000f70 <ssd1306_UpdateScreenDMA+0x58>
    {
        // Якщо DMA не зміг стартувати, віддаємо семафор
        xSemaphoreGive(sem);
 8000f64:	2300      	movs	r3, #0
 8000f66:	2200      	movs	r2, #0
 8000f68:	2100      	movs	r1, #0
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f003 ff42 	bl	8004df4 <xQueueGenericSend>
    }
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	2000022c 	.word	0x2000022c
 8000f7c:	20000090 	.word	0x20000090

08000f80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f86:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <HAL_MspInit+0x68>)
 8000f88:	699b      	ldr	r3, [r3, #24]
 8000f8a:	4a17      	ldr	r2, [pc, #92]	@ (8000fe8 <HAL_MspInit+0x68>)
 8000f8c:	f043 0301 	orr.w	r3, r3, #1
 8000f90:	6193      	str	r3, [r2, #24]
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_MspInit+0x68>)
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	60bb      	str	r3, [r7, #8]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f9e:	4b12      	ldr	r3, [pc, #72]	@ (8000fe8 <HAL_MspInit+0x68>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	4a11      	ldr	r2, [pc, #68]	@ (8000fe8 <HAL_MspInit+0x68>)
 8000fa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa8:	61d3      	str	r3, [r2, #28]
 8000faa:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <HAL_MspInit+0x68>)
 8000fac:	69db      	ldr	r3, [r3, #28]
 8000fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	210f      	movs	r1, #15
 8000fba:	f06f 0001 	mvn.w	r0, #1
 8000fbe:	f000 fa6f 	bl	80014a0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <HAL_MspInit+0x6c>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000fce:	60fb      	str	r3, [r7, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	4a04      	ldr	r2, [pc, #16]	@ (8000fec <HAL_MspInit+0x6c>)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40021000 	.word	0x40021000
 8000fec:	40010000 	.word	0x40010000

08000ff0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08c      	sub	sp, #48	@ 0x30
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001000:	2300      	movs	r3, #0
 8001002:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001006:	4b2e      	ldr	r3, [pc, #184]	@ (80010c0 <HAL_InitTick+0xd0>)
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	4a2d      	ldr	r2, [pc, #180]	@ (80010c0 <HAL_InitTick+0xd0>)
 800100c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001010:	6193      	str	r3, [r2, #24]
 8001012:	4b2b      	ldr	r3, [pc, #172]	@ (80010c0 <HAL_InitTick+0xd0>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800101e:	f107 020c 	add.w	r2, r7, #12
 8001022:	f107 0310 	add.w	r3, r7, #16
 8001026:	4611      	mov	r1, r2
 8001028:	4618      	mov	r0, r3
 800102a:	f002 fee1 	bl	8003df0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800102e:	f002 fecb 	bl	8003dc8 <HAL_RCC_GetPCLK2Freq>
 8001032:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001036:	4a23      	ldr	r2, [pc, #140]	@ (80010c4 <HAL_InitTick+0xd4>)
 8001038:	fba2 2303 	umull	r2, r3, r2, r3
 800103c:	0c9b      	lsrs	r3, r3, #18
 800103e:	3b01      	subs	r3, #1
 8001040:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001042:	4b21      	ldr	r3, [pc, #132]	@ (80010c8 <HAL_InitTick+0xd8>)
 8001044:	4a21      	ldr	r2, [pc, #132]	@ (80010cc <HAL_InitTick+0xdc>)
 8001046:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001048:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <HAL_InitTick+0xd8>)
 800104a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800104e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001050:	4a1d      	ldr	r2, [pc, #116]	@ (80010c8 <HAL_InitTick+0xd8>)
 8001052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001054:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <HAL_InitTick+0xd8>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <HAL_InitTick+0xd8>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <HAL_InitTick+0xd8>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001068:	4817      	ldr	r0, [pc, #92]	@ (80010c8 <HAL_InitTick+0xd8>)
 800106a:	f003 f89f 	bl	80041ac <HAL_TIM_Base_Init>
 800106e:	4603      	mov	r3, r0
 8001070:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001074:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001078:	2b00      	cmp	r3, #0
 800107a:	d11b      	bne.n	80010b4 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <HAL_InitTick+0xd8>)
 800107e:	f003 f957 	bl	8004330 <HAL_TIM_Base_Start_IT>
 8001082:	4603      	mov	r3, r0
 8001084:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800108c:	2b00      	cmp	r3, #0
 800108e:	d111      	bne.n	80010b4 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001090:	2019      	movs	r0, #25
 8001092:	f000 fa31 	bl	80014f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b0f      	cmp	r3, #15
 800109a:	d808      	bhi.n	80010ae <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800109c:	2200      	movs	r2, #0
 800109e:	6879      	ldr	r1, [r7, #4]
 80010a0:	2019      	movs	r0, #25
 80010a2:	f000 f9fd 	bl	80014a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010a6:	4a0a      	ldr	r2, [pc, #40]	@ (80010d0 <HAL_InitTick+0xe0>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6013      	str	r3, [r2, #0]
 80010ac:	e002      	b.n	80010b4 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80010b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3730      	adds	r7, #48	@ 0x30
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40021000 	.word	0x40021000
 80010c4:	431bde83 	.word	0x431bde83
 80010c8:	20000630 	.word	0x20000630
 80010cc:	40012c00 	.word	0x40012c00
 80010d0:	2000000c 	.word	0x2000000c

080010d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <NMI_Handler+0x4>

080010dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <HardFault_Handler+0x4>

080010e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <MemManage_Handler+0x4>

080010ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010f0:	bf00      	nop
 80010f2:	e7fd      	b.n	80010f0 <BusFault_Handler+0x4>

080010f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010f8:	bf00      	nop
 80010fa:	e7fd      	b.n	80010f8 <UsageFault_Handler+0x4>

080010fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr

08001108 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800110c:	4802      	ldr	r0, [pc, #8]	@ (8001118 <DMA1_Channel2_IRQHandler+0x10>)
 800110e:	f000 fbf1 	bl	80018f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200001e8 	.word	0x200001e8

0800111c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001120:	4802      	ldr	r0, [pc, #8]	@ (800112c <DMA1_Channel3_IRQHandler+0x10>)
 8001122:	f000 fbe7 	bl	80018f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	200001a4 	.word	0x200001a4

08001130 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001134:	4802      	ldr	r0, [pc, #8]	@ (8001140 <DMA1_Channel6_IRQHandler+0x10>)
 8001136:	f000 fbdd 	bl	80018f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	200000e4 	.word	0x200000e4

08001144 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <TIM1_UP_IRQHandler+0x10>)
 800114a:	f003 f95d 	bl	8004408 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000630 	.word	0x20000630

08001158 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return 1;
 800115c:	2301      	movs	r3, #1
}
 800115e:	4618      	mov	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr

08001166 <_kill>:

int _kill(int pid, int sig)
{
 8001166:	b580      	push	{r7, lr}
 8001168:	b082      	sub	sp, #8
 800116a:	af00      	add	r7, sp, #0
 800116c:	6078      	str	r0, [r7, #4]
 800116e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001170:	f006 fd02 	bl	8007b78 <__errno>
 8001174:	4603      	mov	r3, r0
 8001176:	2216      	movs	r2, #22
 8001178:	601a      	str	r2, [r3, #0]
  return -1;
 800117a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <_exit>:

void _exit (int status)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	b082      	sub	sp, #8
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800118e:	f04f 31ff 	mov.w	r1, #4294967295
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f7ff ffe7 	bl	8001166 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <_exit+0x12>

0800119c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b086      	sub	sp, #24
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011a4:	4a14      	ldr	r2, [pc, #80]	@ (80011f8 <_sbrk+0x5c>)
 80011a6:	4b15      	ldr	r3, [pc, #84]	@ (80011fc <_sbrk+0x60>)
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <_sbrk+0x64>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d102      	bne.n	80011be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011b8:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <_sbrk+0x64>)
 80011ba:	4a12      	ldr	r2, [pc, #72]	@ (8001204 <_sbrk+0x68>)
 80011bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011be:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <_sbrk+0x64>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4413      	add	r3, r2
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d207      	bcs.n	80011dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011cc:	f006 fcd4 	bl	8007b78 <__errno>
 80011d0:	4603      	mov	r3, r0
 80011d2:	220c      	movs	r2, #12
 80011d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	e009      	b.n	80011f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011dc:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <_sbrk+0x64>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011e2:	4b07      	ldr	r3, [pc, #28]	@ (8001200 <_sbrk+0x64>)
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4413      	add	r3, r2
 80011ea:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <_sbrk+0x64>)
 80011ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ee:	68fb      	ldr	r3, [r7, #12]
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20005000 	.word	0x20005000
 80011fc:	00000400 	.word	0x00000400
 8001200:	20000678 	.word	0x20000678
 8001204:	200021b8 	.word	0x200021b8

08001208 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr

08001214 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001214:	f7ff fff8 	bl	8001208 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001218:	480b      	ldr	r0, [pc, #44]	@ (8001248 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800121a:	490c      	ldr	r1, [pc, #48]	@ (800124c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800121c:	4a0c      	ldr	r2, [pc, #48]	@ (8001250 <LoopFillZerobss+0x16>)
  movs r3, #0
 800121e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001220:	e002      	b.n	8001228 <LoopCopyDataInit>

08001222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001226:	3304      	adds	r3, #4

08001228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800122c:	d3f9      	bcc.n	8001222 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122e:	4a09      	ldr	r2, [pc, #36]	@ (8001254 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001230:	4c09      	ldr	r4, [pc, #36]	@ (8001258 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001234:	e001      	b.n	800123a <LoopFillZerobss>

08001236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001238:	3204      	adds	r2, #4

0800123a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800123c:	d3fb      	bcc.n	8001236 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800123e:	f006 fca1 	bl	8007b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001242:	f7ff fab6 	bl	80007b2 <main>
  bx lr
 8001246:	4770      	bx	lr
  ldr r0, =_sdata
 8001248:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800124c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001250:	080087ec 	.word	0x080087ec
  ldr r2, =_sbss
 8001254:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001258:	200021b4 	.word	0x200021b4

0800125c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800125c:	e7fe      	b.n	800125c <ADC1_2_IRQHandler>
	...

08001260 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001264:	4b08      	ldr	r3, [pc, #32]	@ (8001288 <HAL_Init+0x28>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a07      	ldr	r2, [pc, #28]	@ (8001288 <HAL_Init+0x28>)
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001270:	2003      	movs	r0, #3
 8001272:	f000 f8f5 	bl	8001460 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001276:	200f      	movs	r0, #15
 8001278:	f7ff feba 	bl	8000ff0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800127c:	f7ff fe80 	bl	8000f80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001280:	2300      	movs	r3, #0
}
 8001282:	4618      	mov	r0, r3
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40022000 	.word	0x40022000

0800128c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001290:	4b05      	ldr	r3, [pc, #20]	@ (80012a8 <HAL_IncTick+0x1c>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <HAL_IncTick+0x20>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4413      	add	r3, r2
 800129c:	4a03      	ldr	r2, [pc, #12]	@ (80012ac <HAL_IncTick+0x20>)
 800129e:	6013      	str	r3, [r2, #0]
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	20000010 	.word	0x20000010
 80012ac:	2000067c 	.word	0x2000067c

080012b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return uwTick;
 80012b4:	4b02      	ldr	r3, [pc, #8]	@ (80012c0 <HAL_GetTick+0x10>)
 80012b6:	681b      	ldr	r3, [r3, #0]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bc80      	pop	{r7}
 80012be:	4770      	bx	lr
 80012c0:	2000067c 	.word	0x2000067c

080012c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012cc:	f7ff fff0 	bl	80012b0 <HAL_GetTick>
 80012d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012dc:	d005      	beq.n	80012ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012de:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <HAL_Delay+0x44>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ea:	bf00      	nop
 80012ec:	f7ff ffe0 	bl	80012b0 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	68fa      	ldr	r2, [r7, #12]
 80012f8:	429a      	cmp	r2, r3
 80012fa:	d8f7      	bhi.n	80012ec <HAL_Delay+0x28>
  {
  }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000010 	.word	0x20000010

0800130c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b480      	push	{r7}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800131c:	4b0c      	ldr	r3, [pc, #48]	@ (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001322:	68ba      	ldr	r2, [r7, #8]
 8001324:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001328:	4013      	ands	r3, r2
 800132a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001334:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001338:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800133c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133e:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <__NVIC_SetPriorityGrouping+0x44>)
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	60d3      	str	r3, [r2, #12]
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	bc80      	pop	{r7}
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001358:	4b04      	ldr	r3, [pc, #16]	@ (800136c <__NVIC_GetPriorityGrouping+0x18>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	0a1b      	lsrs	r3, r3, #8
 800135e:	f003 0307 	and.w	r3, r3, #7
}
 8001362:	4618      	mov	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	2b00      	cmp	r3, #0
 8001380:	db0b      	blt.n	800139a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f003 021f 	and.w	r2, r3, #31
 8001388:	4906      	ldr	r1, [pc, #24]	@ (80013a4 <__NVIC_EnableIRQ+0x34>)
 800138a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	2001      	movs	r0, #1
 8001392:	fa00 f202 	lsl.w	r2, r0, r2
 8001396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800139a:	bf00      	nop
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	e000e100 	.word	0xe000e100

080013a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	6039      	str	r1, [r7, #0]
 80013b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	db0a      	blt.n	80013d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	490c      	ldr	r1, [pc, #48]	@ (80013f4 <__NVIC_SetPriority+0x4c>)
 80013c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c6:	0112      	lsls	r2, r2, #4
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	440b      	add	r3, r1
 80013cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d0:	e00a      	b.n	80013e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <__NVIC_SetPriority+0x50>)
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	f003 030f 	and.w	r3, r3, #15
 80013de:	3b04      	subs	r3, #4
 80013e0:	0112      	lsls	r2, r2, #4
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	440b      	add	r3, r1
 80013e6:	761a      	strb	r2, [r3, #24]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000e100 	.word	0xe000e100
 80013f8:	e000ed00 	.word	0xe000ed00

080013fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b089      	sub	sp, #36	@ 0x24
 8001400:	af00      	add	r7, sp, #0
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	60b9      	str	r1, [r7, #8]
 8001406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	f1c3 0307 	rsb	r3, r3, #7
 8001416:	2b04      	cmp	r3, #4
 8001418:	bf28      	it	cs
 800141a:	2304      	movcs	r3, #4
 800141c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3304      	adds	r3, #4
 8001422:	2b06      	cmp	r3, #6
 8001424:	d902      	bls.n	800142c <NVIC_EncodePriority+0x30>
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	3b03      	subs	r3, #3
 800142a:	e000      	b.n	800142e <NVIC_EncodePriority+0x32>
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001430:	f04f 32ff 	mov.w	r2, #4294967295
 8001434:	69bb      	ldr	r3, [r7, #24]
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43da      	mvns	r2, r3
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	401a      	ands	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001444:	f04f 31ff 	mov.w	r1, #4294967295
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	fa01 f303 	lsl.w	r3, r1, r3
 800144e:	43d9      	mvns	r1, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001454:	4313      	orrs	r3, r2
         );
}
 8001456:	4618      	mov	r0, r3
 8001458:	3724      	adds	r7, #36	@ 0x24
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2b07      	cmp	r3, #7
 800146c:	d00f      	beq.n	800148e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b06      	cmp	r3, #6
 8001472:	d00c      	beq.n	800148e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b05      	cmp	r3, #5
 8001478:	d009      	beq.n	800148e <HAL_NVIC_SetPriorityGrouping+0x2e>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b04      	cmp	r3, #4
 800147e:	d006      	beq.n	800148e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2b03      	cmp	r3, #3
 8001484:	d003      	beq.n	800148e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8001486:	2191      	movs	r1, #145	@ 0x91
 8001488:	4804      	ldr	r0, [pc, #16]	@ (800149c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800148a:	f7ff fa07 	bl	800089c <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f7ff ff3c 	bl	800130c <__NVIC_SetPriorityGrouping>
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	08008378 	.word	0x08008378

080014a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	4603      	mov	r3, r0
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
 80014ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2b0f      	cmp	r3, #15
 80014b6:	d903      	bls.n	80014c0 <HAL_NVIC_SetPriority+0x20>
 80014b8:	21a9      	movs	r1, #169	@ 0xa9
 80014ba:	480e      	ldr	r0, [pc, #56]	@ (80014f4 <HAL_NVIC_SetPriority+0x54>)
 80014bc:	f7ff f9ee 	bl	800089c <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	2b0f      	cmp	r3, #15
 80014c4:	d903      	bls.n	80014ce <HAL_NVIC_SetPriority+0x2e>
 80014c6:	21aa      	movs	r1, #170	@ 0xaa
 80014c8:	480a      	ldr	r0, [pc, #40]	@ (80014f4 <HAL_NVIC_SetPriority+0x54>)
 80014ca:	f7ff f9e7 	bl	800089c <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ce:	f7ff ff41 	bl	8001354 <__NVIC_GetPriorityGrouping>
 80014d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	6978      	ldr	r0, [r7, #20]
 80014da:	f7ff ff8f 	bl	80013fc <NVIC_EncodePriority>
 80014de:	4602      	mov	r2, r0
 80014e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff ff5e 	bl	80013a8 <__NVIC_SetPriority>
}
 80014ec:	bf00      	nop
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	08008378 	.word	0x08008378

080014f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001506:	2b00      	cmp	r3, #0
 8001508:	da03      	bge.n	8001512 <HAL_NVIC_EnableIRQ+0x1a>
 800150a:	21bd      	movs	r1, #189	@ 0xbd
 800150c:	4805      	ldr	r0, [pc, #20]	@ (8001524 <HAL_NVIC_EnableIRQ+0x2c>)
 800150e:	f7ff f9c5 	bl	800089c <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff ff2a 	bl	8001370 <__NVIC_EnableIRQ>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	08008378 	.word	0x08008378

08001528 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d101      	bne.n	800153e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e0da      	b.n	80016f4 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a6e      	ldr	r2, [pc, #440]	@ (80016fc <HAL_DMA_Init+0x1d4>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d021      	beq.n	800158c <HAL_DMA_Init+0x64>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a6c      	ldr	r2, [pc, #432]	@ (8001700 <HAL_DMA_Init+0x1d8>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d01c      	beq.n	800158c <HAL_DMA_Init+0x64>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a6b      	ldr	r2, [pc, #428]	@ (8001704 <HAL_DMA_Init+0x1dc>)
 8001558:	4293      	cmp	r3, r2
 800155a:	d017      	beq.n	800158c <HAL_DMA_Init+0x64>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a69      	ldr	r2, [pc, #420]	@ (8001708 <HAL_DMA_Init+0x1e0>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d012      	beq.n	800158c <HAL_DMA_Init+0x64>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a68      	ldr	r2, [pc, #416]	@ (800170c <HAL_DMA_Init+0x1e4>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d00d      	beq.n	800158c <HAL_DMA_Init+0x64>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a66      	ldr	r2, [pc, #408]	@ (8001710 <HAL_DMA_Init+0x1e8>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d008      	beq.n	800158c <HAL_DMA_Init+0x64>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a65      	ldr	r2, [pc, #404]	@ (8001714 <HAL_DMA_Init+0x1ec>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d003      	beq.n	800158c <HAL_DMA_Init+0x64>
 8001584:	2199      	movs	r1, #153	@ 0x99
 8001586:	4864      	ldr	r0, [pc, #400]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 8001588:	f7ff f988 	bl	800089c <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d00c      	beq.n	80015ae <HAL_DMA_Init+0x86>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b10      	cmp	r3, #16
 800159a:	d008      	beq.n	80015ae <HAL_DMA_Init+0x86>
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80015a4:	d003      	beq.n	80015ae <HAL_DMA_Init+0x86>
 80015a6:	219a      	movs	r1, #154	@ 0x9a
 80015a8:	485b      	ldr	r0, [pc, #364]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 80015aa:	f7ff f977 	bl	800089c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	2b40      	cmp	r3, #64	@ 0x40
 80015b4:	d007      	beq.n	80015c6 <HAL_DMA_Init+0x9e>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d003      	beq.n	80015c6 <HAL_DMA_Init+0x9e>
 80015be:	219b      	movs	r1, #155	@ 0x9b
 80015c0:	4855      	ldr	r0, [pc, #340]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 80015c2:	f7ff f96b 	bl	800089c <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	68db      	ldr	r3, [r3, #12]
 80015ca:	2b80      	cmp	r3, #128	@ 0x80
 80015cc:	d007      	beq.n	80015de <HAL_DMA_Init+0xb6>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d003      	beq.n	80015de <HAL_DMA_Init+0xb6>
 80015d6:	219c      	movs	r1, #156	@ 0x9c
 80015d8:	484f      	ldr	r0, [pc, #316]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 80015da:	f7ff f95f 	bl	800089c <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	691b      	ldr	r3, [r3, #16]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d00d      	beq.n	8001602 <HAL_DMA_Init+0xda>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80015ee:	d008      	beq.n	8001602 <HAL_DMA_Init+0xda>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015f8:	d003      	beq.n	8001602 <HAL_DMA_Init+0xda>
 80015fa:	219d      	movs	r1, #157	@ 0x9d
 80015fc:	4846      	ldr	r0, [pc, #280]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 80015fe:	f7ff f94d 	bl	800089c <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	695b      	ldr	r3, [r3, #20]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d00d      	beq.n	8001626 <HAL_DMA_Init+0xfe>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001612:	d008      	beq.n	8001626 <HAL_DMA_Init+0xfe>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	695b      	ldr	r3, [r3, #20]
 8001618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800161c:	d003      	beq.n	8001626 <HAL_DMA_Init+0xfe>
 800161e:	219e      	movs	r1, #158	@ 0x9e
 8001620:	483d      	ldr	r0, [pc, #244]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 8001622:	f7ff f93b 	bl	800089c <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d007      	beq.n	800163e <HAL_DMA_Init+0x116>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	699b      	ldr	r3, [r3, #24]
 8001632:	2b20      	cmp	r3, #32
 8001634:	d003      	beq.n	800163e <HAL_DMA_Init+0x116>
 8001636:	219f      	movs	r1, #159	@ 0x9f
 8001638:	4837      	ldr	r0, [pc, #220]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 800163a:	f7ff f92f 	bl	800089c <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d012      	beq.n	800166c <HAL_DMA_Init+0x144>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	69db      	ldr	r3, [r3, #28]
 800164a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800164e:	d00d      	beq.n	800166c <HAL_DMA_Init+0x144>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001658:	d008      	beq.n	800166c <HAL_DMA_Init+0x144>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69db      	ldr	r3, [r3, #28]
 800165e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001662:	d003      	beq.n	800166c <HAL_DMA_Init+0x144>
 8001664:	21a0      	movs	r1, #160	@ 0xa0
 8001666:	482c      	ldr	r0, [pc, #176]	@ (8001718 <HAL_DMA_Init+0x1f0>)
 8001668:	f7ff f918 	bl	800089c <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	461a      	mov	r2, r3
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <HAL_DMA_Init+0x1f4>)
 8001674:	4413      	add	r3, r2
 8001676:	4a2a      	ldr	r2, [pc, #168]	@ (8001720 <HAL_DMA_Init+0x1f8>)
 8001678:	fba2 2303 	umull	r2, r3, r2, r3
 800167c:	091b      	lsrs	r3, r3, #4
 800167e:	009a      	lsls	r2, r3, #2
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	4a27      	ldr	r2, [pc, #156]	@ (8001724 <HAL_DMA_Init+0x1fc>)
 8001688:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2202      	movs	r2, #2
 800168e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016a0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80016a4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80016ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	695b      	ldr	r3, [r3, #20]
 80016c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	69db      	ldr	r3, [r3, #28]
 80016cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	68fa      	ldr	r2, [r7, #12]
 80016da:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2201      	movs	r2, #1
 80016e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	40020008 	.word	0x40020008
 8001700:	4002001c 	.word	0x4002001c
 8001704:	40020030 	.word	0x40020030
 8001708:	40020044 	.word	0x40020044
 800170c:	40020058 	.word	0x40020058
 8001710:	4002006c 	.word	0x4002006c
 8001714:	40020080 	.word	0x40020080
 8001718:	080083b4 	.word	0x080083b4
 800171c:	bffdfff8 	.word	0xbffdfff8
 8001720:	cccccccd 	.word	0xcccccccd
 8001724:	40020000 	.word	0x40020000

08001728 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001736:	2300      	movs	r3, #0
 8001738:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d003      	beq.n	8001748 <HAL_DMA_Start_IT+0x20>
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001746:	d304      	bcc.n	8001752 <HAL_DMA_Start_IT+0x2a>
 8001748:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800174c:	482c      	ldr	r0, [pc, #176]	@ (8001800 <HAL_DMA_Start_IT+0xd8>)
 800174e:	f7ff f8a5 	bl	800089c <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d101      	bne.n	8001760 <HAL_DMA_Start_IT+0x38>
 800175c:	2302      	movs	r3, #2
 800175e:	e04b      	b.n	80017f8 <HAL_DMA_Start_IT+0xd0>
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2201      	movs	r2, #1
 8001764:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2b01      	cmp	r3, #1
 8001772:	d13a      	bne.n	80017ea <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2202      	movs	r2, #2
 8001778:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2200      	movs	r2, #0
 8001780:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0201 	bic.w	r2, r2, #1
 8001790:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	68f8      	ldr	r0, [r7, #12]
 800179a:	f000 f9b1 	bl	8001b00 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d008      	beq.n	80017b8 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f042 020e 	orr.w	r2, r2, #14
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e00f      	b.n	80017d8 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f022 0204 	bic.w	r2, r2, #4
 80017c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f042 020a 	orr.w	r2, r2, #10
 80017d6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0201 	orr.w	r2, r2, #1
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	e005      	b.n	80017f6 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80017f2:	2302      	movs	r3, #2
 80017f4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80017f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3718      	adds	r7, #24
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	080083b4 	.word	0x080083b4

08001804 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800180c:	2300      	movs	r3, #0
 800180e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d005      	beq.n	8001828 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2204      	movs	r2, #4
 8001820:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	73fb      	strb	r3, [r7, #15]
 8001826:	e051      	b.n	80018cc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 020e 	bic.w	r2, r2, #14
 8001836:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f022 0201 	bic.w	r2, r2, #1
 8001846:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a22      	ldr	r2, [pc, #136]	@ (80018d8 <HAL_DMA_Abort_IT+0xd4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d029      	beq.n	80018a6 <HAL_DMA_Abort_IT+0xa2>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a21      	ldr	r2, [pc, #132]	@ (80018dc <HAL_DMA_Abort_IT+0xd8>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d022      	beq.n	80018a2 <HAL_DMA_Abort_IT+0x9e>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a1f      	ldr	r2, [pc, #124]	@ (80018e0 <HAL_DMA_Abort_IT+0xdc>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d01a      	beq.n	800189c <HAL_DMA_Abort_IT+0x98>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a1e      	ldr	r2, [pc, #120]	@ (80018e4 <HAL_DMA_Abort_IT+0xe0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d012      	beq.n	8001896 <HAL_DMA_Abort_IT+0x92>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a1c      	ldr	r2, [pc, #112]	@ (80018e8 <HAL_DMA_Abort_IT+0xe4>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d00a      	beq.n	8001890 <HAL_DMA_Abort_IT+0x8c>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a1b      	ldr	r2, [pc, #108]	@ (80018ec <HAL_DMA_Abort_IT+0xe8>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d102      	bne.n	800188a <HAL_DMA_Abort_IT+0x86>
 8001884:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001888:	e00e      	b.n	80018a8 <HAL_DMA_Abort_IT+0xa4>
 800188a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800188e:	e00b      	b.n	80018a8 <HAL_DMA_Abort_IT+0xa4>
 8001890:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001894:	e008      	b.n	80018a8 <HAL_DMA_Abort_IT+0xa4>
 8001896:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800189a:	e005      	b.n	80018a8 <HAL_DMA_Abort_IT+0xa4>
 800189c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018a0:	e002      	b.n	80018a8 <HAL_DMA_Abort_IT+0xa4>
 80018a2:	2310      	movs	r3, #16
 80018a4:	e000      	b.n	80018a8 <HAL_DMA_Abort_IT+0xa4>
 80018a6:	2301      	movs	r3, #1
 80018a8:	4a11      	ldr	r2, [pc, #68]	@ (80018f0 <HAL_DMA_Abort_IT+0xec>)
 80018aa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d003      	beq.n	80018cc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	4798      	blx	r3
    } 
  }
  return status;
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40020008 	.word	0x40020008
 80018dc:	4002001c 	.word	0x4002001c
 80018e0:	40020030 	.word	0x40020030
 80018e4:	40020044 	.word	0x40020044
 80018e8:	40020058 	.word	0x40020058
 80018ec:	4002006c 	.word	0x4002006c
 80018f0:	40020000 	.word	0x40020000

080018f4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	2204      	movs	r2, #4
 8001912:	409a      	lsls	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4013      	ands	r3, r2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d04f      	beq.n	80019bc <HAL_DMA_IRQHandler+0xc8>
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	f003 0304 	and.w	r3, r3, #4
 8001922:	2b00      	cmp	r3, #0
 8001924:	d04a      	beq.n	80019bc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0320 	and.w	r3, r3, #32
 8001930:	2b00      	cmp	r3, #0
 8001932:	d107      	bne.n	8001944 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f022 0204 	bic.w	r2, r2, #4
 8001942:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a66      	ldr	r2, [pc, #408]	@ (8001ae4 <HAL_DMA_IRQHandler+0x1f0>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d029      	beq.n	80019a2 <HAL_DMA_IRQHandler+0xae>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a65      	ldr	r2, [pc, #404]	@ (8001ae8 <HAL_DMA_IRQHandler+0x1f4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d022      	beq.n	800199e <HAL_DMA_IRQHandler+0xaa>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a63      	ldr	r2, [pc, #396]	@ (8001aec <HAL_DMA_IRQHandler+0x1f8>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d01a      	beq.n	8001998 <HAL_DMA_IRQHandler+0xa4>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a62      	ldr	r2, [pc, #392]	@ (8001af0 <HAL_DMA_IRQHandler+0x1fc>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d012      	beq.n	8001992 <HAL_DMA_IRQHandler+0x9e>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a60      	ldr	r2, [pc, #384]	@ (8001af4 <HAL_DMA_IRQHandler+0x200>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d00a      	beq.n	800198c <HAL_DMA_IRQHandler+0x98>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a5f      	ldr	r2, [pc, #380]	@ (8001af8 <HAL_DMA_IRQHandler+0x204>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d102      	bne.n	8001986 <HAL_DMA_IRQHandler+0x92>
 8001980:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001984:	e00e      	b.n	80019a4 <HAL_DMA_IRQHandler+0xb0>
 8001986:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800198a:	e00b      	b.n	80019a4 <HAL_DMA_IRQHandler+0xb0>
 800198c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001990:	e008      	b.n	80019a4 <HAL_DMA_IRQHandler+0xb0>
 8001992:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001996:	e005      	b.n	80019a4 <HAL_DMA_IRQHandler+0xb0>
 8001998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800199c:	e002      	b.n	80019a4 <HAL_DMA_IRQHandler+0xb0>
 800199e:	2340      	movs	r3, #64	@ 0x40
 80019a0:	e000      	b.n	80019a4 <HAL_DMA_IRQHandler+0xb0>
 80019a2:	2304      	movs	r3, #4
 80019a4:	4a55      	ldr	r2, [pc, #340]	@ (8001afc <HAL_DMA_IRQHandler+0x208>)
 80019a6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 8094 	beq.w	8001ada <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80019ba:	e08e      	b.n	8001ada <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c0:	2202      	movs	r2, #2
 80019c2:	409a      	lsls	r2, r3
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4013      	ands	r3, r2
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d056      	beq.n	8001a7a <HAL_DMA_IRQHandler+0x186>
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	f003 0302 	and.w	r3, r3, #2
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d051      	beq.n	8001a7a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0320 	and.w	r3, r3, #32
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d10b      	bne.n	80019fc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 020a 	bic.w	r2, r2, #10
 80019f2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2201      	movs	r2, #1
 80019f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a38      	ldr	r2, [pc, #224]	@ (8001ae4 <HAL_DMA_IRQHandler+0x1f0>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d029      	beq.n	8001a5a <HAL_DMA_IRQHandler+0x166>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a37      	ldr	r2, [pc, #220]	@ (8001ae8 <HAL_DMA_IRQHandler+0x1f4>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d022      	beq.n	8001a56 <HAL_DMA_IRQHandler+0x162>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a35      	ldr	r2, [pc, #212]	@ (8001aec <HAL_DMA_IRQHandler+0x1f8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d01a      	beq.n	8001a50 <HAL_DMA_IRQHandler+0x15c>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a34      	ldr	r2, [pc, #208]	@ (8001af0 <HAL_DMA_IRQHandler+0x1fc>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d012      	beq.n	8001a4a <HAL_DMA_IRQHandler+0x156>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a32      	ldr	r2, [pc, #200]	@ (8001af4 <HAL_DMA_IRQHandler+0x200>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d00a      	beq.n	8001a44 <HAL_DMA_IRQHandler+0x150>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a31      	ldr	r2, [pc, #196]	@ (8001af8 <HAL_DMA_IRQHandler+0x204>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d102      	bne.n	8001a3e <HAL_DMA_IRQHandler+0x14a>
 8001a38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001a3c:	e00e      	b.n	8001a5c <HAL_DMA_IRQHandler+0x168>
 8001a3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a42:	e00b      	b.n	8001a5c <HAL_DMA_IRQHandler+0x168>
 8001a44:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a48:	e008      	b.n	8001a5c <HAL_DMA_IRQHandler+0x168>
 8001a4a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a4e:	e005      	b.n	8001a5c <HAL_DMA_IRQHandler+0x168>
 8001a50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a54:	e002      	b.n	8001a5c <HAL_DMA_IRQHandler+0x168>
 8001a56:	2320      	movs	r3, #32
 8001a58:	e000      	b.n	8001a5c <HAL_DMA_IRQHandler+0x168>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	4a27      	ldr	r2, [pc, #156]	@ (8001afc <HAL_DMA_IRQHandler+0x208>)
 8001a5e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d034      	beq.n	8001ada <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001a78:	e02f      	b.n	8001ada <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	2208      	movs	r2, #8
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d028      	beq.n	8001adc <HAL_DMA_IRQHandler+0x1e8>
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d023      	beq.n	8001adc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 020e 	bic.w	r2, r2, #14
 8001aa2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aac:	2101      	movs	r1, #1
 8001aae:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2201      	movs	r2, #1
 8001abe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d004      	beq.n	8001adc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	4798      	blx	r3
    }
  }
  return;
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
}
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40020008 	.word	0x40020008
 8001ae8:	4002001c 	.word	0x4002001c
 8001aec:	40020030 	.word	0x40020030
 8001af0:	40020044 	.word	0x40020044
 8001af4:	40020058 	.word	0x40020058
 8001af8:	4002006c 	.word	0x4002006c
 8001afc:	40020000 	.word	0x40020000

08001b00 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b085      	sub	sp, #20
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	60b9      	str	r1, [r7, #8]
 8001b0a:	607a      	str	r2, [r7, #4]
 8001b0c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	683a      	ldr	r2, [r7, #0]
 8001b24:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b10      	cmp	r3, #16
 8001b2c:	d108      	bne.n	8001b40 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001b3e:	e007      	b.n	8001b50 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	60da      	str	r2, [r3, #12]
}
 8001b50:	bf00      	nop
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr
	...

08001b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b08a      	sub	sp, #40	@ 0x28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b66:	2300      	movs	r3, #0
 8001b68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a96      	ldr	r2, [pc, #600]	@ (8001dcc <HAL_GPIO_Init+0x270>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d013      	beq.n	8001b9e <HAL_GPIO_Init+0x42>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a95      	ldr	r2, [pc, #596]	@ (8001dd0 <HAL_GPIO_Init+0x274>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d00f      	beq.n	8001b9e <HAL_GPIO_Init+0x42>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a94      	ldr	r2, [pc, #592]	@ (8001dd4 <HAL_GPIO_Init+0x278>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d00b      	beq.n	8001b9e <HAL_GPIO_Init+0x42>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a93      	ldr	r2, [pc, #588]	@ (8001dd8 <HAL_GPIO_Init+0x27c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d007      	beq.n	8001b9e <HAL_GPIO_Init+0x42>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a92      	ldr	r2, [pc, #584]	@ (8001ddc <HAL_GPIO_Init+0x280>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d003      	beq.n	8001b9e <HAL_GPIO_Init+0x42>
 8001b96:	21bd      	movs	r1, #189	@ 0xbd
 8001b98:	4891      	ldr	r0, [pc, #580]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001b9a:	f7fe fe7f 	bl	800089c <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d004      	beq.n	8001bb2 <HAL_GPIO_Init+0x56>
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bb0:	d303      	bcc.n	8001bba <HAL_GPIO_Init+0x5e>
 8001bb2:	21be      	movs	r1, #190	@ 0xbe
 8001bb4:	488a      	ldr	r0, [pc, #552]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001bb6:	f7fe fe71 	bl	800089c <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	f000 821d 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	f000 8218 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b11      	cmp	r3, #17
 8001bd4:	f000 8213 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	f000 820e 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	2b12      	cmp	r3, #18
 8001be8:	f000 8209 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4a7c      	ldr	r2, [pc, #496]	@ (8001de4 <HAL_GPIO_Init+0x288>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	f000 8203 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	4a7a      	ldr	r2, [pc, #488]	@ (8001de8 <HAL_GPIO_Init+0x28c>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	f000 81fd 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	4a78      	ldr	r2, [pc, #480]	@ (8001dec <HAL_GPIO_Init+0x290>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	f000 81f7 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	4a76      	ldr	r2, [pc, #472]	@ (8001df0 <HAL_GPIO_Init+0x294>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	f000 81f1 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4a74      	ldr	r2, [pc, #464]	@ (8001df4 <HAL_GPIO_Init+0x298>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	f000 81eb 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	4a72      	ldr	r2, [pc, #456]	@ (8001df8 <HAL_GPIO_Init+0x29c>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	f000 81e5 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	2b03      	cmp	r3, #3
 8001c3a:	f000 81e0 	beq.w	8001ffe <HAL_GPIO_Init+0x4a2>
 8001c3e:	21bf      	movs	r1, #191	@ 0xbf
 8001c40:	4867      	ldr	r0, [pc, #412]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001c42:	f7fe fe2b 	bl	800089c <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c46:	e1da      	b.n	8001ffe <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c48:	2201      	movs	r2, #1
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	69fa      	ldr	r2, [r7, #28]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	f040 81c9 	bne.w	8001ff8 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a58      	ldr	r2, [pc, #352]	@ (8001dcc <HAL_GPIO_Init+0x270>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d013      	beq.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a57      	ldr	r2, [pc, #348]	@ (8001dd0 <HAL_GPIO_Init+0x274>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d00f      	beq.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a56      	ldr	r2, [pc, #344]	@ (8001dd4 <HAL_GPIO_Init+0x278>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d00b      	beq.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a55      	ldr	r2, [pc, #340]	@ (8001dd8 <HAL_GPIO_Init+0x27c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d007      	beq.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a54      	ldr	r2, [pc, #336]	@ (8001ddc <HAL_GPIO_Init+0x280>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d003      	beq.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c8e:	21cd      	movs	r1, #205	@ 0xcd
 8001c90:	4853      	ldr	r0, [pc, #332]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001c92:	f7fe fe03 	bl	800089c <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	4a57      	ldr	r2, [pc, #348]	@ (8001df8 <HAL_GPIO_Init+0x29c>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	f000 80c2 	beq.w	8001e26 <HAL_GPIO_Init+0x2ca>
 8001ca2:	4a55      	ldr	r2, [pc, #340]	@ (8001df8 <HAL_GPIO_Init+0x29c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	f200 80e8 	bhi.w	8001e7a <HAL_GPIO_Init+0x31e>
 8001caa:	4a50      	ldr	r2, [pc, #320]	@ (8001dec <HAL_GPIO_Init+0x290>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	f000 80ba 	beq.w	8001e26 <HAL_GPIO_Init+0x2ca>
 8001cb2:	4a4e      	ldr	r2, [pc, #312]	@ (8001dec <HAL_GPIO_Init+0x290>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	f200 80e0 	bhi.w	8001e7a <HAL_GPIO_Init+0x31e>
 8001cba:	4a4e      	ldr	r2, [pc, #312]	@ (8001df4 <HAL_GPIO_Init+0x298>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	f000 80b2 	beq.w	8001e26 <HAL_GPIO_Init+0x2ca>
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_GPIO_Init+0x298>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	f200 80d8 	bhi.w	8001e7a <HAL_GPIO_Init+0x31e>
 8001cca:	4a47      	ldr	r2, [pc, #284]	@ (8001de8 <HAL_GPIO_Init+0x28c>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	f000 80aa 	beq.w	8001e26 <HAL_GPIO_Init+0x2ca>
 8001cd2:	4a45      	ldr	r2, [pc, #276]	@ (8001de8 <HAL_GPIO_Init+0x28c>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	f200 80d0 	bhi.w	8001e7a <HAL_GPIO_Init+0x31e>
 8001cda:	4a45      	ldr	r2, [pc, #276]	@ (8001df0 <HAL_GPIO_Init+0x294>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	f000 80a2 	beq.w	8001e26 <HAL_GPIO_Init+0x2ca>
 8001ce2:	4a43      	ldr	r2, [pc, #268]	@ (8001df0 <HAL_GPIO_Init+0x294>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	f200 80c8 	bhi.w	8001e7a <HAL_GPIO_Init+0x31e>
 8001cea:	2b12      	cmp	r3, #18
 8001cec:	d82c      	bhi.n	8001d48 <HAL_GPIO_Init+0x1ec>
 8001cee:	2b12      	cmp	r3, #18
 8001cf0:	f200 80c3 	bhi.w	8001e7a <HAL_GPIO_Init+0x31e>
 8001cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8001cfc <HAL_GPIO_Init+0x1a0>)
 8001cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cfa:	bf00      	nop
 8001cfc:	08001e27 	.word	0x08001e27
 8001d00:	08001d51 	.word	0x08001d51
 8001d04:	08001da3 	.word	0x08001da3
 8001d08:	08001e75 	.word	0x08001e75
 8001d0c:	08001e7b 	.word	0x08001e7b
 8001d10:	08001e7b 	.word	0x08001e7b
 8001d14:	08001e7b 	.word	0x08001e7b
 8001d18:	08001e7b 	.word	0x08001e7b
 8001d1c:	08001e7b 	.word	0x08001e7b
 8001d20:	08001e7b 	.word	0x08001e7b
 8001d24:	08001e7b 	.word	0x08001e7b
 8001d28:	08001e7b 	.word	0x08001e7b
 8001d2c:	08001e7b 	.word	0x08001e7b
 8001d30:	08001e7b 	.word	0x08001e7b
 8001d34:	08001e7b 	.word	0x08001e7b
 8001d38:	08001e7b 	.word	0x08001e7b
 8001d3c:	08001e7b 	.word	0x08001e7b
 8001d40:	08001d79 	.word	0x08001d79
 8001d44:	08001dfd 	.word	0x08001dfd
 8001d48:	4a26      	ldr	r2, [pc, #152]	@ (8001de4 <HAL_GPIO_Init+0x288>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d06b      	beq.n	8001e26 <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d4e:	e094      	b.n	8001e7a <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d00b      	beq.n	8001d70 <HAL_GPIO_Init+0x214>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d007      	beq.n	8001d70 <HAL_GPIO_Init+0x214>
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d003      	beq.n	8001d70 <HAL_GPIO_Init+0x214>
 8001d68:	21d5      	movs	r1, #213	@ 0xd5
 8001d6a:	481d      	ldr	r0, [pc, #116]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001d6c:	f7fe fd96 	bl	800089c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	623b      	str	r3, [r7, #32]
          break;
 8001d76:	e081      	b.n	8001e7c <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d00b      	beq.n	8001d98 <HAL_GPIO_Init+0x23c>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d007      	beq.n	8001d98 <HAL_GPIO_Init+0x23c>
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	2b03      	cmp	r3, #3
 8001d8e:	d003      	beq.n	8001d98 <HAL_GPIO_Init+0x23c>
 8001d90:	21dc      	movs	r1, #220	@ 0xdc
 8001d92:	4813      	ldr	r0, [pc, #76]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001d94:	f7fe fd82 	bl	800089c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	3304      	adds	r3, #4
 8001d9e:	623b      	str	r3, [r7, #32]
          break;
 8001da0:	e06c      	b.n	8001e7c <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d00b      	beq.n	8001dc2 <HAL_GPIO_Init+0x266>
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d007      	beq.n	8001dc2 <HAL_GPIO_Init+0x266>
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d003      	beq.n	8001dc2 <HAL_GPIO_Init+0x266>
 8001dba:	21e3      	movs	r1, #227	@ 0xe3
 8001dbc:	4808      	ldr	r0, [pc, #32]	@ (8001de0 <HAL_GPIO_Init+0x284>)
 8001dbe:	f7fe fd6d 	bl	800089c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	3308      	adds	r3, #8
 8001dc8:	623b      	str	r3, [r7, #32]
          break;
 8001dca:	e057      	b.n	8001e7c <HAL_GPIO_Init+0x320>
 8001dcc:	40010800 	.word	0x40010800
 8001dd0:	40010c00 	.word	0x40010c00
 8001dd4:	40011000 	.word	0x40011000
 8001dd8:	40011400 	.word	0x40011400
 8001ddc:	40011800 	.word	0x40011800
 8001de0:	080083ec 	.word	0x080083ec
 8001de4:	10110000 	.word	0x10110000
 8001de8:	10210000 	.word	0x10210000
 8001dec:	10310000 	.word	0x10310000
 8001df0:	10120000 	.word	0x10120000
 8001df4:	10220000 	.word	0x10220000
 8001df8:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d00b      	beq.n	8001e1c <HAL_GPIO_Init+0x2c0>
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d007      	beq.n	8001e1c <HAL_GPIO_Init+0x2c0>
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	68db      	ldr	r3, [r3, #12]
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	d003      	beq.n	8001e1c <HAL_GPIO_Init+0x2c0>
 8001e14:	21ea      	movs	r1, #234	@ 0xea
 8001e16:	4880      	ldr	r0, [pc, #512]	@ (8002018 <HAL_GPIO_Init+0x4bc>)
 8001e18:	f7fe fd40 	bl	800089c <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	330c      	adds	r3, #12
 8001e22:	623b      	str	r3, [r7, #32]
          break;
 8001e24:	e02a      	b.n	8001e7c <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00b      	beq.n	8001e46 <HAL_GPIO_Init+0x2ea>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d007      	beq.n	8001e46 <HAL_GPIO_Init+0x2ea>
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d003      	beq.n	8001e46 <HAL_GPIO_Init+0x2ea>
 8001e3e:	21f7      	movs	r1, #247	@ 0xf7
 8001e40:	4875      	ldr	r0, [pc, #468]	@ (8002018 <HAL_GPIO_Init+0x4bc>)
 8001e42:	f7fe fd2b 	bl	800089c <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	689b      	ldr	r3, [r3, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d102      	bne.n	8001e54 <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e4e:	2304      	movs	r3, #4
 8001e50:	623b      	str	r3, [r7, #32]
          break;
 8001e52:	e013      	b.n	8001e7c <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d105      	bne.n	8001e68 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e5c:	2308      	movs	r3, #8
 8001e5e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	611a      	str	r2, [r3, #16]
          break;
 8001e66:	e009      	b.n	8001e7c <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e68:	2308      	movs	r3, #8
 8001e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69fa      	ldr	r2, [r7, #28]
 8001e70:	615a      	str	r2, [r3, #20]
          break;
 8001e72:	e003      	b.n	8001e7c <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e74:	2300      	movs	r3, #0
 8001e76:	623b      	str	r3, [r7, #32]
          break;
 8001e78:	e000      	b.n	8001e7c <HAL_GPIO_Init+0x320>
          break;
 8001e7a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	2bff      	cmp	r3, #255	@ 0xff
 8001e80:	d801      	bhi.n	8001e86 <HAL_GPIO_Init+0x32a>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	e001      	b.n	8001e8a <HAL_GPIO_Init+0x32e>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e8c:	69bb      	ldr	r3, [r7, #24]
 8001e8e:	2bff      	cmp	r3, #255	@ 0xff
 8001e90:	d802      	bhi.n	8001e98 <HAL_GPIO_Init+0x33c>
 8001e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	e002      	b.n	8001e9e <HAL_GPIO_Init+0x342>
 8001e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9a:	3b08      	subs	r3, #8
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	210f      	movs	r1, #15
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	fa01 f303 	lsl.w	r3, r1, r3
 8001eac:	43db      	mvns	r3, r3
 8001eae:	401a      	ands	r2, r3
 8001eb0:	6a39      	ldr	r1, [r7, #32]
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb8:	431a      	orrs	r2, r3
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 8096 	beq.w	8001ff8 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ecc:	4b53      	ldr	r3, [pc, #332]	@ (800201c <HAL_GPIO_Init+0x4c0>)
 8001ece:	699b      	ldr	r3, [r3, #24]
 8001ed0:	4a52      	ldr	r2, [pc, #328]	@ (800201c <HAL_GPIO_Init+0x4c0>)
 8001ed2:	f043 0301 	orr.w	r3, r3, #1
 8001ed6:	6193      	str	r3, [r2, #24]
 8001ed8:	4b50      	ldr	r3, [pc, #320]	@ (800201c <HAL_GPIO_Init+0x4c0>)
 8001eda:	699b      	ldr	r3, [r3, #24]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ee4:	4a4e      	ldr	r2, [pc, #312]	@ (8002020 <HAL_GPIO_Init+0x4c4>)
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee8:	089b      	lsrs	r3, r3, #2
 8001eea:	3302      	adds	r3, #2
 8001eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ef0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	f003 0303 	and.w	r3, r3, #3
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	220f      	movs	r2, #15
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	4013      	ands	r3, r2
 8001f06:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4a46      	ldr	r2, [pc, #280]	@ (8002024 <HAL_GPIO_Init+0x4c8>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d013      	beq.n	8001f38 <HAL_GPIO_Init+0x3dc>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a45      	ldr	r2, [pc, #276]	@ (8002028 <HAL_GPIO_Init+0x4cc>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d00d      	beq.n	8001f34 <HAL_GPIO_Init+0x3d8>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a44      	ldr	r2, [pc, #272]	@ (800202c <HAL_GPIO_Init+0x4d0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d007      	beq.n	8001f30 <HAL_GPIO_Init+0x3d4>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a43      	ldr	r2, [pc, #268]	@ (8002030 <HAL_GPIO_Init+0x4d4>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d101      	bne.n	8001f2c <HAL_GPIO_Init+0x3d0>
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e006      	b.n	8001f3a <HAL_GPIO_Init+0x3de>
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	e004      	b.n	8001f3a <HAL_GPIO_Init+0x3de>
 8001f30:	2302      	movs	r3, #2
 8001f32:	e002      	b.n	8001f3a <HAL_GPIO_Init+0x3de>
 8001f34:	2301      	movs	r3, #1
 8001f36:	e000      	b.n	8001f3a <HAL_GPIO_Init+0x3de>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f3c:	f002 0203 	and.w	r2, r2, #3
 8001f40:	0092      	lsls	r2, r2, #2
 8001f42:	4093      	lsls	r3, r2
 8001f44:	68fa      	ldr	r2, [r7, #12]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f4a:	4935      	ldr	r1, [pc, #212]	@ (8002020 <HAL_GPIO_Init+0x4c4>)
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4e:	089b      	lsrs	r3, r3, #2
 8001f50:	3302      	adds	r3, #2
 8001f52:	68fa      	ldr	r2, [r7, #12]
 8001f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d006      	beq.n	8001f72 <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f64:	4b33      	ldr	r3, [pc, #204]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	4932      	ldr	r1, [pc, #200]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	608b      	str	r3, [r1, #8]
 8001f70:	e006      	b.n	8001f80 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f72:	4b30      	ldr	r3, [pc, #192]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f74:	689a      	ldr	r2, [r3, #8]
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	492e      	ldr	r1, [pc, #184]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d006      	beq.n	8001f9a <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f8c:	4b29      	ldr	r3, [pc, #164]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	4928      	ldr	r1, [pc, #160]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	60cb      	str	r3, [r1, #12]
 8001f98:	e006      	b.n	8001fa8 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f9a:	4b26      	ldr	r3, [pc, #152]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	69bb      	ldr	r3, [r7, #24]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	4924      	ldr	r1, [pc, #144]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d006      	beq.n	8001fc2 <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fb6:	685a      	ldr	r2, [r3, #4]
 8001fb8:	491e      	ldr	r1, [pc, #120]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]
 8001fc0:	e006      	b.n	8001fd0 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fc2:	4b1c      	ldr	r3, [pc, #112]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	43db      	mvns	r3, r3
 8001fca:	491a      	ldr	r1, [pc, #104]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fcc:	4013      	ands	r3, r2
 8001fce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d006      	beq.n	8001fea <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fdc:	4b15      	ldr	r3, [pc, #84]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	4914      	ldr	r1, [pc, #80]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]
 8001fe8:	e006      	b.n	8001ff8 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	4910      	ldr	r1, [pc, #64]	@ (8002034 <HAL_GPIO_Init+0x4d8>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002004:	fa22 f303 	lsr.w	r3, r2, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	f47f ae1d 	bne.w	8001c48 <HAL_GPIO_Init+0xec>
  }
}
 800200e:	bf00      	nop
 8002010:	bf00      	nop
 8002012:	3728      	adds	r7, #40	@ 0x28
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	080083ec 	.word	0x080083ec
 800201c:	40021000 	.word	0x40021000
 8002020:	40010000 	.word	0x40010000
 8002024:	40010800 	.word	0x40010800
 8002028:	40010c00 	.word	0x40010c00
 800202c:	40011000 	.word	0x40011000
 8002030:	40011400 	.word	0x40011400
 8002034:	40010400 	.word	0x40010400

08002038 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	460b      	mov	r3, r1
 8002042:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002044:	887b      	ldrh	r3, [r7, #2]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d104      	bne.n	8002054 <HAL_GPIO_ReadPin+0x1c>
 800204a:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 800204e:	4809      	ldr	r0, [pc, #36]	@ (8002074 <HAL_GPIO_ReadPin+0x3c>)
 8002050:	f7fe fc24 	bl	800089c <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689a      	ldr	r2, [r3, #8]
 8002058:	887b      	ldrh	r3, [r7, #2]
 800205a:	4013      	ands	r3, r2
 800205c:	2b00      	cmp	r3, #0
 800205e:	d002      	beq.n	8002066 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 8002060:	2301      	movs	r3, #1
 8002062:	73fb      	strb	r3, [r7, #15]
 8002064:	e001      	b.n	800206a <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002066:	2300      	movs	r3, #0
 8002068:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800206a:	7bfb      	ldrb	r3, [r7, #15]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	080083ec 	.word	0x080083ec

08002078 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
 8002084:	4613      	mov	r3, r2
 8002086:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002088:	887b      	ldrh	r3, [r7, #2]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d104      	bne.n	8002098 <HAL_GPIO_WritePin+0x20>
 800208e:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 8002092:	480e      	ldr	r0, [pc, #56]	@ (80020cc <HAL_GPIO_WritePin+0x54>)
 8002094:	f7fe fc02 	bl	800089c <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002098:	787b      	ldrb	r3, [r7, #1]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d007      	beq.n	80020ae <HAL_GPIO_WritePin+0x36>
 800209e:	787b      	ldrb	r3, [r7, #1]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d004      	beq.n	80020ae <HAL_GPIO_WritePin+0x36>
 80020a4:	f240 11d5 	movw	r1, #469	@ 0x1d5
 80020a8:	4808      	ldr	r0, [pc, #32]	@ (80020cc <HAL_GPIO_WritePin+0x54>)
 80020aa:	f7fe fbf7 	bl	800089c <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 80020ae:	787b      	ldrb	r3, [r7, #1]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020b4:	887a      	ldrh	r2, [r7, #2]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020ba:	e003      	b.n	80020c4 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020bc:	887b      	ldrh	r3, [r7, #2]
 80020be:	041a      	lsls	r2, r3, #16
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	611a      	str	r2, [r3, #16]
}
 80020c4:	bf00      	nop
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	080083ec 	.word	0x080083ec

080020d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e1b4      	b.n	800244c <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a9b      	ldr	r2, [pc, #620]	@ (8002354 <HAL_I2C_Init+0x284>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d009      	beq.n	8002100 <HAL_I2C_Init+0x30>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a99      	ldr	r2, [pc, #612]	@ (8002358 <HAL_I2C_Init+0x288>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d004      	beq.n	8002100 <HAL_I2C_Init+0x30>
 80020f6:	f240 11db 	movw	r1, #475	@ 0x1db
 80020fa:	4898      	ldr	r0, [pc, #608]	@ (800235c <HAL_I2C_Init+0x28c>)
 80020fc:	f7fe fbce 	bl	800089c <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d004      	beq.n	8002112 <HAL_I2C_Init+0x42>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	4a94      	ldr	r2, [pc, #592]	@ (8002360 <HAL_I2C_Init+0x290>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d904      	bls.n	800211c <HAL_I2C_Init+0x4c>
 8002112:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 8002116:	4891      	ldr	r0, [pc, #580]	@ (800235c <HAL_I2C_Init+0x28c>)
 8002118:	f7fe fbc0 	bl	800089c <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d009      	beq.n	8002138 <HAL_I2C_Init+0x68>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800212c:	d004      	beq.n	8002138 <HAL_I2C_Init+0x68>
 800212e:	f240 11dd 	movw	r1, #477	@ 0x1dd
 8002132:	488a      	ldr	r0, [pc, #552]	@ (800235c <HAL_I2C_Init+0x28c>)
 8002134:	f7fe fbb2 	bl	800089c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002140:	d304      	bcc.n	800214c <HAL_I2C_Init+0x7c>
 8002142:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8002146:	4885      	ldr	r0, [pc, #532]	@ (800235c <HAL_I2C_Init+0x28c>)
 8002148:	f7fe fba8 	bl	800089c <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002154:	d009      	beq.n	800216a <HAL_I2C_Init+0x9a>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	691b      	ldr	r3, [r3, #16]
 800215a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800215e:	d004      	beq.n	800216a <HAL_I2C_Init+0x9a>
 8002160:	f240 11df 	movw	r1, #479	@ 0x1df
 8002164:	487d      	ldr	r0, [pc, #500]	@ (800235c <HAL_I2C_Init+0x28c>)
 8002166:	f7fe fb99 	bl	800089c <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d008      	beq.n	8002184 <HAL_I2C_Init+0xb4>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d004      	beq.n	8002184 <HAL_I2C_Init+0xb4>
 800217a:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800217e:	4877      	ldr	r0, [pc, #476]	@ (800235c <HAL_I2C_Init+0x28c>)
 8002180:	f7fe fb8c 	bl	800089c <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 800218c:	2b00      	cmp	r3, #0
 800218e:	d004      	beq.n	800219a <HAL_I2C_Init+0xca>
 8002190:	f240 11e1 	movw	r1, #481	@ 0x1e1
 8002194:	4871      	ldr	r0, [pc, #452]	@ (800235c <HAL_I2C_Init+0x28c>)
 8002196:	f7fe fb81 	bl	800089c <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d008      	beq.n	80021b4 <HAL_I2C_Init+0xe4>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	2b40      	cmp	r3, #64	@ 0x40
 80021a8:	d004      	beq.n	80021b4 <HAL_I2C_Init+0xe4>
 80021aa:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 80021ae:	486b      	ldr	r0, [pc, #428]	@ (800235c <HAL_I2C_Init+0x28c>)
 80021b0:	f7fe fb74 	bl	800089c <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d008      	beq.n	80021ce <HAL_I2C_Init+0xfe>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	2b80      	cmp	r3, #128	@ 0x80
 80021c2:	d004      	beq.n	80021ce <HAL_I2C_Init+0xfe>
 80021c4:	f240 11e3 	movw	r1, #483	@ 0x1e3
 80021c8:	4864      	ldr	r0, [pc, #400]	@ (800235c <HAL_I2C_Init+0x28c>)
 80021ca:	f7fe fb67 	bl	800089c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d106      	bne.n	80021e8 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7fe f99a 	bl	800051c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2224      	movs	r2, #36	@ 0x24
 80021ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f022 0201 	bic.w	r2, r2, #1
 80021fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800220e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800221e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002220:	f001 fdbe 	bl	8003da0 <HAL_RCC_GetPCLK1Freq>
 8002224:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	4a4e      	ldr	r2, [pc, #312]	@ (8002364 <HAL_I2C_Init+0x294>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d807      	bhi.n	8002240 <HAL_I2C_Init+0x170>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4a4d      	ldr	r2, [pc, #308]	@ (8002368 <HAL_I2C_Init+0x298>)
 8002234:	4293      	cmp	r3, r2
 8002236:	bf94      	ite	ls
 8002238:	2301      	movls	r3, #1
 800223a:	2300      	movhi	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	e006      	b.n	800224e <HAL_I2C_Init+0x17e>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	4a4a      	ldr	r2, [pc, #296]	@ (800236c <HAL_I2C_Init+0x29c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	bf94      	ite	ls
 8002248:	2301      	movls	r3, #1
 800224a:	2300      	movhi	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0fa      	b.n	800244c <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	4a45      	ldr	r2, [pc, #276]	@ (8002370 <HAL_I2C_Init+0x2a0>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	0c9b      	lsrs	r3, r3, #18
 8002260:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68ba      	ldr	r2, [r7, #8]
 8002272:	430a      	orrs	r2, r1
 8002274:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a37      	ldr	r2, [pc, #220]	@ (8002364 <HAL_I2C_Init+0x294>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d802      	bhi.n	8002290 <HAL_I2C_Init+0x1c0>
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	3301      	adds	r3, #1
 800228e:	e009      	b.n	80022a4 <HAL_I2C_Init+0x1d4>
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002296:	fb02 f303 	mul.w	r3, r2, r3
 800229a:	4a36      	ldr	r2, [pc, #216]	@ (8002374 <HAL_I2C_Init+0x2a4>)
 800229c:	fba2 2303 	umull	r2, r3, r2, r3
 80022a0:	099b      	lsrs	r3, r3, #6
 80022a2:	3301      	adds	r3, #1
 80022a4:	687a      	ldr	r2, [r7, #4]
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	430b      	orrs	r3, r1
 80022aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	69db      	ldr	r3, [r3, #28]
 80022b2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80022b6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	4929      	ldr	r1, [pc, #164]	@ (8002364 <HAL_I2C_Init+0x294>)
 80022c0:	428b      	cmp	r3, r1
 80022c2:	d819      	bhi.n	80022f8 <HAL_I2C_Init+0x228>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	1e59      	subs	r1, r3, #1
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80022d2:	1c59      	adds	r1, r3, #1
 80022d4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80022d8:	400b      	ands	r3, r1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <HAL_I2C_Init+0x224>
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1e59      	subs	r1, r3, #1
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fbb1 f3f3 	udiv	r3, r1, r3
 80022ec:	3301      	adds	r3, #1
 80022ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022f2:	e064      	b.n	80023be <HAL_I2C_Init+0x2ee>
 80022f4:	2304      	movs	r3, #4
 80022f6:	e062      	b.n	80023be <HAL_I2C_Init+0x2ee>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d111      	bne.n	8002324 <HAL_I2C_Init+0x254>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	1e58      	subs	r0, r3, #1
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6859      	ldr	r1, [r3, #4]
 8002308:	460b      	mov	r3, r1
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	440b      	add	r3, r1
 800230e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002312:	3301      	adds	r3, #1
 8002314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002318:	2b00      	cmp	r3, #0
 800231a:	bf0c      	ite	eq
 800231c:	2301      	moveq	r3, #1
 800231e:	2300      	movne	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	e012      	b.n	800234a <HAL_I2C_Init+0x27a>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	1e58      	subs	r0, r3, #1
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6859      	ldr	r1, [r3, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	0099      	lsls	r1, r3, #2
 8002334:	440b      	add	r3, r1
 8002336:	fbb0 f3f3 	udiv	r3, r0, r3
 800233a:	3301      	adds	r3, #1
 800233c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002340:	2b00      	cmp	r3, #0
 8002342:	bf0c      	ite	eq
 8002344:	2301      	moveq	r3, #1
 8002346:	2300      	movne	r3, #0
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	d014      	beq.n	8002378 <HAL_I2C_Init+0x2a8>
 800234e:	2301      	movs	r3, #1
 8002350:	e035      	b.n	80023be <HAL_I2C_Init+0x2ee>
 8002352:	bf00      	nop
 8002354:	40005400 	.word	0x40005400
 8002358:	40005800 	.word	0x40005800
 800235c:	08008428 	.word	0x08008428
 8002360:	00061a80 	.word	0x00061a80
 8002364:	000186a0 	.word	0x000186a0
 8002368:	001e847f 	.word	0x001e847f
 800236c:	003d08ff 	.word	0x003d08ff
 8002370:	431bde83 	.word	0x431bde83
 8002374:	10624dd3 	.word	0x10624dd3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d10e      	bne.n	800239e <HAL_I2C_Init+0x2ce>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	1e58      	subs	r0, r3, #1
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6859      	ldr	r1, [r3, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	440b      	add	r3, r1
 800238e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002392:	3301      	adds	r3, #1
 8002394:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002398:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800239c:	e00f      	b.n	80023be <HAL_I2C_Init+0x2ee>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1e58      	subs	r0, r3, #1
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6859      	ldr	r1, [r3, #4]
 80023a6:	460b      	mov	r3, r1
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	440b      	add	r3, r1
 80023ac:	0099      	lsls	r1, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80023b4:	3301      	adds	r3, #1
 80023b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	6809      	ldr	r1, [r1, #0]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69da      	ldr	r2, [r3, #28]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a1b      	ldr	r3, [r3, #32]
 80023d8:	431a      	orrs	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	430a      	orrs	r2, r1
 80023e0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80023ec:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6911      	ldr	r1, [r2, #16]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	68d2      	ldr	r2, [r2, #12]
 80023f8:	4311      	orrs	r1, r2
 80023fa:	687a      	ldr	r2, [r7, #4]
 80023fc:	6812      	ldr	r2, [r2, #0]
 80023fe:	430b      	orrs	r3, r1
 8002400:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	695a      	ldr	r2, [r3, #20]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	431a      	orrs	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0201 	orr.w	r2, r2, #1
 800242c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2220      	movs	r2, #32
 8002438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b088      	sub	sp, #32
 8002458:	af02      	add	r7, sp, #8
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	4608      	mov	r0, r1
 800245e:	4611      	mov	r1, r2
 8002460:	461a      	mov	r2, r3
 8002462:	4603      	mov	r3, r0
 8002464:	817b      	strh	r3, [r7, #10]
 8002466:	460b      	mov	r3, r1
 8002468:	813b      	strh	r3, [r7, #8]
 800246a:	4613      	mov	r3, r2
 800246c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800246e:	f7fe ff1f 	bl	80012b0 <HAL_GetTick>
 8002472:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002474:	88fb      	ldrh	r3, [r7, #6]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d007      	beq.n	800248a <HAL_I2C_Mem_Write+0x36>
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	2b10      	cmp	r3, #16
 800247e:	d004      	beq.n	800248a <HAL_I2C_Mem_Write+0x36>
 8002480:	f640 2106 	movw	r1, #2566	@ 0xa06
 8002484:	4873      	ldr	r0, [pc, #460]	@ (8002654 <HAL_I2C_Mem_Write+0x200>)
 8002486:	f7fe fa09 	bl	800089c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002490:	b2db      	uxtb	r3, r3
 8002492:	2b20      	cmp	r3, #32
 8002494:	f040 80d9 	bne.w	800264a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	2319      	movs	r3, #25
 800249e:	2201      	movs	r2, #1
 80024a0:	496d      	ldr	r1, [pc, #436]	@ (8002658 <HAL_I2C_Mem_Write+0x204>)
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 fd48 	bl	8002f38 <I2C_WaitOnFlagUntilTimeout>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 80024ae:	2302      	movs	r3, #2
 80024b0:	e0cc      	b.n	800264c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d101      	bne.n	80024c0 <HAL_I2C_Mem_Write+0x6c>
 80024bc:	2302      	movs	r3, #2
 80024be:	e0c5      	b.n	800264c <HAL_I2C_Mem_Write+0x1f8>
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0301 	and.w	r3, r3, #1
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d007      	beq.n	80024e6 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f042 0201 	orr.w	r2, r2, #1
 80024e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024f4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2221      	movs	r2, #33	@ 0x21
 80024fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	2240      	movs	r2, #64	@ 0x40
 8002502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2200      	movs	r2, #0
 800250a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6a3a      	ldr	r2, [r7, #32]
 8002510:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002516:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800251c:	b29a      	uxth	r2, r3
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4a4d      	ldr	r2, [pc, #308]	@ (800265c <HAL_I2C_Mem_Write+0x208>)
 8002526:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002528:	88f8      	ldrh	r0, [r7, #6]
 800252a:	893a      	ldrh	r2, [r7, #8]
 800252c:	8979      	ldrh	r1, [r7, #10]
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	9301      	str	r3, [sp, #4]
 8002532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002534:	9300      	str	r3, [sp, #0]
 8002536:	4603      	mov	r3, r0
 8002538:	68f8      	ldr	r0, [r7, #12]
 800253a:	f000 fb51 	bl	8002be0 <I2C_RequestMemoryWrite>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d052      	beq.n	80025ea <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e081      	b.n	800264c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f000 fe0d 	bl	800316c <I2C_WaitOnTXEFlagUntilTimeout>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d00d      	beq.n	8002574 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255c:	2b04      	cmp	r3, #4
 800255e:	d107      	bne.n	8002570 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800256e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e06b      	b.n	800264c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	781a      	ldrb	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	1c5a      	adds	r2, r3, #1
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800258e:	3b01      	subs	r3, #1
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800259a:	b29b      	uxth	r3, r3
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	f003 0304 	and.w	r3, r3, #4
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	d11b      	bne.n	80025ea <HAL_I2C_Mem_Write+0x196>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d017      	beq.n	80025ea <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025be:	781a      	ldrb	r2, [r3, #0]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ca:	1c5a      	adds	r2, r3, #1
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025d4:	3b01      	subs	r3, #1
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	3b01      	subs	r3, #1
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1aa      	bne.n	8002548 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025f6:	68f8      	ldr	r0, [r7, #12]
 80025f8:	f000 fe00 	bl	80031fc <I2C_WaitOnBTFFlagUntilTimeout>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d00d      	beq.n	800261e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002606:	2b04      	cmp	r3, #4
 8002608:	d107      	bne.n	800261a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002618:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e016      	b.n	800264c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800262c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2220      	movs	r2, #32
 8002632:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2200      	movs	r2, #0
 8002642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002646:	2300      	movs	r3, #0
 8002648:	e000      	b.n	800264c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800264a:	2302      	movs	r3, #2
  }
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	08008428 	.word	0x08008428
 8002658:	00100002 	.word	0x00100002
 800265c:	ffff0000 	.word	0xffff0000

08002660 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08a      	sub	sp, #40	@ 0x28
 8002664:	af02      	add	r7, sp, #8
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	4608      	mov	r0, r1
 800266a:	4611      	mov	r1, r2
 800266c:	461a      	mov	r2, r3
 800266e:	4603      	mov	r3, r0
 8002670:	817b      	strh	r3, [r7, #10]
 8002672:	460b      	mov	r3, r1
 8002674:	813b      	strh	r3, [r7, #8]
 8002676:	4613      	mov	r3, r2
 8002678:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800267e:	f7fe fe17 	bl	80012b0 <HAL_GetTick>
 8002682:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d007      	beq.n	800269a <HAL_I2C_Mem_Write_DMA+0x3a>
 800268a:	88fb      	ldrh	r3, [r7, #6]
 800268c:	2b10      	cmp	r3, #16
 800268e:	d004      	beq.n	800269a <HAL_I2C_Mem_Write_DMA+0x3a>
 8002690:	f640 4161 	movw	r1, #3169	@ 0xc61
 8002694:	489e      	ldr	r0, [pc, #632]	@ (8002910 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8002696:	f7fe f901 	bl	800089c <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b20      	cmp	r3, #32
 80026a4:	f040 812e 	bne.w	8002904 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80026a8:	4b9a      	ldr	r3, [pc, #616]	@ (8002914 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	08db      	lsrs	r3, r3, #3
 80026ae:	4a9a      	ldr	r2, [pc, #616]	@ (8002918 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	0a1a      	lsrs	r2, r3, #8
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	009a      	lsls	r2, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	3b01      	subs	r3, #1
 80026c6:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d112      	bne.n	80026f4 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80026f0:	2302      	movs	r3, #2
 80026f2:	e108      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d0df      	beq.n	80026c2 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002708:	2b01      	cmp	r3, #1
 800270a:	d101      	bne.n	8002710 <HAL_I2C_Mem_Write_DMA+0xb0>
 800270c:	2302      	movs	r3, #2
 800270e:	e0fa      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b01      	cmp	r3, #1
 8002724:	d007      	beq.n	8002736 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002744:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2221      	movs	r2, #33	@ 0x21
 800274a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2240      	movs	r2, #64	@ 0x40
 8002752:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	2200      	movs	r2, #0
 800275a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002760:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002766:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800276c:	b29a      	uxth	r2, r3
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a69      	ldr	r2, [pc, #420]	@ (800291c <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8002776:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8002778:	897a      	ldrh	r2, [r7, #10]
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800277e:	893a      	ldrh	r2, [r7, #8]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002784:	88fa      	ldrh	r2, [r7, #6]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002794:	2b00      	cmp	r3, #0
 8002796:	f000 80a1 	beq.w	80028dc <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d022      	beq.n	80027e8 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a6:	4a5e      	ldr	r2, [pc, #376]	@ (8002920 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 80027a8:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027ae:	4a5d      	ldr	r2, [pc, #372]	@ (8002924 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 80027b0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027b6:	2200      	movs	r2, #0
 80027b8:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027be:	2200      	movs	r2, #0
 80027c0:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ca:	4619      	mov	r1, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3310      	adds	r3, #16
 80027d2:	461a      	mov	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d8:	f7fe ffa6 	bl	8001728 <HAL_DMA_Start_IT>
 80027dc:	4603      	mov	r3, r0
 80027de:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80027e0:	7efb      	ldrb	r3, [r7, #27]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d166      	bne.n	80028b4 <HAL_I2C_Mem_Write_DMA+0x254>
 80027e6:	e013      	b.n	8002810 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2220      	movs	r2, #32
 80027ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e07a      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002810:	88f8      	ldrh	r0, [r7, #6]
 8002812:	893a      	ldrh	r2, [r7, #8]
 8002814:	8979      	ldrh	r1, [r7, #10]
 8002816:	69fb      	ldr	r3, [r7, #28]
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	2323      	movs	r3, #35	@ 0x23
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	4603      	mov	r3, r0
 8002820:	68f8      	ldr	r0, [r7, #12]
 8002822:	f000 f9dd 	bl	8002be0 <I2C_RequestMemoryWrite>
 8002826:	4603      	mov	r3, r0
 8002828:	2b00      	cmp	r3, #0
 800282a:	d022      	beq.n	8002872 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002830:	4618      	mov	r0, r3
 8002832:	f7fe ffe7 	bl	8001804 <HAL_DMA_Abort_IT>
 8002836:	4603      	mov	r3, r0
 8002838:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800283e:	2200      	movs	r2, #0
 8002840:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002850:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0201 	bic.w	r2, r2, #1
 800286c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e049      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002872:	2300      	movs	r3, #0
 8002874:	613b      	str	r3, [r7, #16]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	695b      	ldr	r3, [r3, #20]
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	613b      	str	r3, [r7, #16]
 8002886:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2200      	movs	r2, #0
 800288c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800289e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028ae:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	e028      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2220      	movs	r2, #32
 80028b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c8:	f043 0210 	orr.w	r2, r3, #16
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e014      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2220      	movs	r2, #32
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8002904:	2302      	movs	r3, #2
  }
}
 8002906:	4618      	mov	r0, r3
 8002908:	3720      	adds	r7, #32
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	08008428 	.word	0x08008428
 8002914:	20000008 	.word	0x20000008
 8002918:	14f8b589 	.word	0x14f8b589
 800291c:	ffff0000 	.word	0xffff0000
 8002920:	08002d0d 	.word	0x08002d0d
 8002924:	08002ecb 	.word	0x08002ecb

08002928 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	@ 0x28
 800292c:	af02      	add	r7, sp, #8
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	607a      	str	r2, [r7, #4]
 8002932:	603b      	str	r3, [r7, #0]
 8002934:	460b      	mov	r3, r1
 8002936:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002938:	f7fe fcba 	bl	80012b0 <HAL_GetTick>
 800293c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800293e:	2300      	movs	r3, #0
 8002940:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b20      	cmp	r3, #32
 800294c:	f040 8111 	bne.w	8002b72 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	9300      	str	r3, [sp, #0]
 8002954:	2319      	movs	r3, #25
 8002956:	2201      	movs	r2, #1
 8002958:	4988      	ldr	r1, [pc, #544]	@ (8002b7c <HAL_I2C_IsDeviceReady+0x254>)
 800295a:	68f8      	ldr	r0, [r7, #12]
 800295c:	f000 faec 	bl	8002f38 <I2C_WaitOnFlagUntilTimeout>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002966:	2302      	movs	r3, #2
 8002968:	e104      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_I2C_IsDeviceReady+0x50>
 8002974:	2302      	movs	r3, #2
 8002976:	e0fd      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b01      	cmp	r3, #1
 800298c:	d007      	beq.n	800299e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f042 0201 	orr.w	r2, r2, #1
 800299c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2224      	movs	r2, #36	@ 0x24
 80029b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4a70      	ldr	r2, [pc, #448]	@ (8002b80 <HAL_I2C_IsDeviceReady+0x258>)
 80029c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80029d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	2200      	movs	r2, #0
 80029da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f000 faaa 	bl	8002f38 <I2C_WaitOnFlagUntilTimeout>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00d      	beq.n	8002a06 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029f8:	d103      	bne.n	8002a02 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a00:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e0b6      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a06:	897b      	ldrh	r3, [r7, #10]
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a14:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002a16:	f7fe fc4b 	bl	80012b0 <HAL_GetTick>
 8002a1a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	bf0c      	ite	eq
 8002a2a:	2301      	moveq	r3, #1
 8002a2c:	2300      	movne	r3, #0
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a40:	bf0c      	ite	eq
 8002a42:	2301      	moveq	r3, #1
 8002a44:	2300      	movne	r3, #0
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a4a:	e025      	b.n	8002a98 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a4c:	f7fe fc30 	bl	80012b0 <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	683a      	ldr	r2, [r7, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d302      	bcc.n	8002a62 <HAL_I2C_IsDeviceReady+0x13a>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d103      	bne.n	8002a6a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	22a0      	movs	r2, #160	@ 0xa0
 8002a66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	695b      	ldr	r3, [r3, #20]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	bf0c      	ite	eq
 8002a78:	2301      	moveq	r3, #1
 8002a7a:	2300      	movne	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a8e:	bf0c      	ite	eq
 8002a90:	2301      	moveq	r3, #1
 8002a92:	2300      	movne	r3, #0
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2ba0      	cmp	r3, #160	@ 0xa0
 8002aa2:	d005      	beq.n	8002ab0 <HAL_I2C_IsDeviceReady+0x188>
 8002aa4:	7dfb      	ldrb	r3, [r7, #23]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d102      	bne.n	8002ab0 <HAL_I2C_IsDeviceReady+0x188>
 8002aaa:	7dbb      	ldrb	r3, [r7, #22]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d0cd      	beq.n	8002a4c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	695b      	ldr	r3, [r3, #20]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d129      	bne.n	8002b1a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ad4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	695b      	ldr	r3, [r3, #20]
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	613b      	str	r3, [r7, #16]
 8002aea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	9300      	str	r3, [sp, #0]
 8002af0:	2319      	movs	r3, #25
 8002af2:	2201      	movs	r2, #1
 8002af4:	4921      	ldr	r1, [pc, #132]	@ (8002b7c <HAL_I2C_IsDeviceReady+0x254>)
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f000 fa1e 	bl	8002f38 <I2C_WaitOnFlagUntilTimeout>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e036      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2220      	movs	r2, #32
 8002b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e02c      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b28:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002b32:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	2319      	movs	r3, #25
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	490f      	ldr	r1, [pc, #60]	@ (8002b7c <HAL_I2C_IsDeviceReady+0x254>)
 8002b3e:	68f8      	ldr	r0, [r7, #12]
 8002b40:	f000 f9fa 	bl	8002f38 <I2C_WaitOnFlagUntilTimeout>
 8002b44:	4603      	mov	r3, r0
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d001      	beq.n	8002b4e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e012      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	3301      	adds	r3, #1
 8002b52:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	f4ff af32 	bcc.w	80029c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2220      	movs	r2, #32
 8002b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e000      	b.n	8002b74 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002b72:	2302      	movs	r3, #2
  }
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3720      	adds	r7, #32
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	00100002 	.word	0x00100002
 8002b80:	ffff0000 	.word	0xffff0000

08002b84 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bc80      	pop	{r7}
 8002b94:	4770      	bx	lr

08002b96 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002b96:	b480      	push	{r7}
 8002b98:	b083      	sub	sp, #12
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr

08002ba8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002bb0:	bf00      	nop
 8002bb2:	370c      	adds	r7, #12
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bc80      	pop	{r7}
 8002bb8:	4770      	bx	lr

08002bba <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b083      	sub	sp, #12
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr

08002bcc <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr
	...

08002be0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b088      	sub	sp, #32
 8002be4:	af02      	add	r7, sp, #8
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	4608      	mov	r0, r1
 8002bea:	4611      	mov	r1, r2
 8002bec:	461a      	mov	r2, r3
 8002bee:	4603      	mov	r3, r0
 8002bf0:	817b      	strh	r3, [r7, #10]
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	813b      	strh	r3, [r7, #8]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c08:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	6a3b      	ldr	r3, [r7, #32]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f000 f98e 	bl	8002f38 <I2C_WaitOnFlagUntilTimeout>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00d      	beq.n	8002c3e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c30:	d103      	bne.n	8002c3a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c38:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e05f      	b.n	8002cfe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c3e:	897b      	ldrh	r3, [r7, #10]
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c4c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c50:	6a3a      	ldr	r2, [r7, #32]
 8002c52:	492d      	ldr	r1, [pc, #180]	@ (8002d08 <I2C_RequestMemoryWrite+0x128>)
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	f000 f9e9 	bl	800302c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e04c      	b.n	8002cfe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	617b      	str	r3, [r7, #20]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	617b      	str	r3, [r7, #20]
 8002c78:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7c:	6a39      	ldr	r1, [r7, #32]
 8002c7e:	68f8      	ldr	r0, [r7, #12]
 8002c80:	f000 fa74 	bl	800316c <I2C_WaitOnTXEFlagUntilTimeout>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d00d      	beq.n	8002ca6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	d107      	bne.n	8002ca2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ca0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e02b      	b.n	8002cfe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ca6:	88fb      	ldrh	r3, [r7, #6]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d105      	bne.n	8002cb8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cac:	893b      	ldrh	r3, [r7, #8]
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	611a      	str	r2, [r3, #16]
 8002cb6:	e021      	b.n	8002cfc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002cb8:	893b      	ldrh	r3, [r7, #8]
 8002cba:	0a1b      	lsrs	r3, r3, #8
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc8:	6a39      	ldr	r1, [r7, #32]
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 fa4e 	bl	800316c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00d      	beq.n	8002cf2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	2b04      	cmp	r3, #4
 8002cdc:	d107      	bne.n	8002cee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e005      	b.n	8002cfe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cf2:	893b      	ldrh	r3, [r7, #8]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3718      	adds	r7, #24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	00010002 	.word	0x00010002

08002d0c <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d20:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d28:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d3e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d003      	beq.n	8002d60 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8002d60:	7cfb      	ldrb	r3, [r7, #19]
 8002d62:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8002d66:	2b21      	cmp	r3, #33	@ 0x21
 8002d68:	d007      	beq.n	8002d7a <I2C_DMAXferCplt+0x6e>
 8002d6a:	7cfb      	ldrb	r3, [r7, #19]
 8002d6c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8002d70:	2b22      	cmp	r3, #34	@ 0x22
 8002d72:	d131      	bne.n	8002dd8 <I2C_DMAXferCplt+0xcc>
 8002d74:	7cbb      	ldrb	r3, [r7, #18]
 8002d76:	2b20      	cmp	r3, #32
 8002d78:	d12e      	bne.n	8002dd8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d88:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002d90:	7cfb      	ldrb	r3, [r7, #19]
 8002d92:	2b29      	cmp	r3, #41	@ 0x29
 8002d94:	d10a      	bne.n	8002dac <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	2221      	movs	r2, #33	@ 0x21
 8002d9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	2228      	movs	r2, #40	@ 0x28
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002da4:	6978      	ldr	r0, [r7, #20]
 8002da6:	f7ff fef6 	bl	8002b96 <HAL_I2C_SlaveTxCpltCallback>
 8002daa:	e00c      	b.n	8002dc6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002dac:	7cfb      	ldrb	r3, [r7, #19]
 8002dae:	2b2a      	cmp	r3, #42	@ 0x2a
 8002db0:	d109      	bne.n	8002dc6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2222      	movs	r2, #34	@ 0x22
 8002db6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	2228      	movs	r2, #40	@ 0x28
 8002dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002dc0:	6978      	ldr	r0, [r7, #20]
 8002dc2:	f7ff fef1 	bl	8002ba8 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002dd4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002dd6:	e074      	b.n	8002ec2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d06e      	beq.n	8002ec2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d107      	bne.n	8002dfe <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dfc:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685a      	ldr	r2, [r3, #4]
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002e0c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e14:	d009      	beq.n	8002e2a <I2C_DMAXferCplt+0x11e>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d006      	beq.n	8002e2a <I2C_DMAXferCplt+0x11e>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002e22:	d002      	beq.n	8002e2a <I2C_DMAXferCplt+0x11e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b20      	cmp	r3, #32
 8002e28:	d107      	bne.n	8002e3a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e38:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e48:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e58:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d003      	beq.n	8002e70 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8002e68:	6978      	ldr	r0, [r7, #20]
 8002e6a:	f7ff feaf 	bl	8002bcc <HAL_I2C_ErrorCallback>
}
 8002e6e:	e028      	b.n	8002ec2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b40      	cmp	r3, #64	@ 0x40
 8002e82:	d10a      	bne.n	8002e9a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8002e92:	6978      	ldr	r0, [r7, #20]
 8002e94:	f7ff fe91 	bl	8002bba <HAL_I2C_MemRxCpltCallback>
}
 8002e98:	e013      	b.n	8002ec2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d002      	beq.n	8002eae <I2C_DMAXferCplt+0x1a2>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b20      	cmp	r3, #32
 8002eac:	d103      	bne.n	8002eb6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002eb4:	e002      	b.n	8002ebc <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2212      	movs	r2, #18
 8002eba:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8002ebc:	6978      	ldr	r0, [r7, #20]
 8002ebe:	f7ff fe61 	bl	8002b84 <HAL_I2C_MasterRxCpltCallback>
}
 8002ec2:	bf00      	nop
 8002ec4:	3718      	adds	r7, #24
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b084      	sub	sp, #16
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d003      	beq.n	8002ee8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f06:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2220      	movs	r2, #32
 8002f12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f22:	f043 0210 	orr.w	r2, r3, #16
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f7ff fe4e 	bl	8002bcc <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8002f30:	bf00      	nop
 8002f32:	3710      	adds	r7, #16
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	60f8      	str	r0, [r7, #12]
 8002f40:	60b9      	str	r1, [r7, #8]
 8002f42:	603b      	str	r3, [r7, #0]
 8002f44:	4613      	mov	r3, r2
 8002f46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f48:	e048      	b.n	8002fdc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f50:	d044      	beq.n	8002fdc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f52:	f7fe f9ad 	bl	80012b0 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d302      	bcc.n	8002f68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d139      	bne.n	8002fdc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	0c1b      	lsrs	r3, r3, #16
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d10d      	bne.n	8002f8e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	695b      	ldr	r3, [r3, #20]
 8002f78:	43da      	mvns	r2, r3
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	bf0c      	ite	eq
 8002f84:	2301      	moveq	r3, #1
 8002f86:	2300      	movne	r3, #0
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	e00c      	b.n	8002fa8 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	43da      	mvns	r2, r3
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	bf0c      	ite	eq
 8002fa0:	2301      	moveq	r3, #1
 8002fa2:	2300      	movne	r3, #0
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d116      	bne.n	8002fdc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2220      	movs	r2, #32
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc8:	f043 0220 	orr.w	r2, r3, #32
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e023      	b.n	8003024 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	0c1b      	lsrs	r3, r3, #16
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d10d      	bne.n	8003002 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	43da      	mvns	r2, r3
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	e00c      	b.n	800301c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	699b      	ldr	r3, [r3, #24]
 8003008:	43da      	mvns	r2, r3
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	4013      	ands	r3, r2
 800300e:	b29b      	uxth	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	bf0c      	ite	eq
 8003014:	2301      	moveq	r3, #1
 8003016:	2300      	movne	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	461a      	mov	r2, r3
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	429a      	cmp	r2, r3
 8003020:	d093      	beq.n	8002f4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b084      	sub	sp, #16
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
 8003038:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800303a:	e071      	b.n	8003120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800304a:	d123      	bne.n	8003094 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800305a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003064:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003080:	f043 0204 	orr.w	r2, r3, #4
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e067      	b.n	8003164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309a:	d041      	beq.n	8003120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800309c:	f7fe f908 	bl	80012b0 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d302      	bcc.n	80030b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d136      	bne.n	8003120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	0c1b      	lsrs	r3, r3, #16
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d10c      	bne.n	80030d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	43da      	mvns	r2, r3
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	4013      	ands	r3, r2
 80030c8:	b29b      	uxth	r3, r3
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	bf14      	ite	ne
 80030ce:	2301      	movne	r3, #1
 80030d0:	2300      	moveq	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	e00b      	b.n	80030ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	43da      	mvns	r2, r3
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	4013      	ands	r3, r2
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	bf14      	ite	ne
 80030e8:	2301      	movne	r3, #1
 80030ea:	2300      	moveq	r3, #0
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d016      	beq.n	8003120 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2220      	movs	r2, #32
 80030fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2200      	movs	r2, #0
 8003104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310c:	f043 0220 	orr.w	r2, r3, #32
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e021      	b.n	8003164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	0c1b      	lsrs	r3, r3, #16
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b01      	cmp	r3, #1
 8003128:	d10c      	bne.n	8003144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	43da      	mvns	r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	4013      	ands	r3, r2
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	bf14      	ite	ne
 800313c:	2301      	movne	r3, #1
 800313e:	2300      	moveq	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	e00b      	b.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	43da      	mvns	r2, r3
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	4013      	ands	r3, r2
 8003150:	b29b      	uxth	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	bf14      	ite	ne
 8003156:	2301      	movne	r3, #1
 8003158:	2300      	moveq	r3, #0
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b00      	cmp	r3, #0
 800315e:	f47f af6d 	bne.w	800303c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003178:	e034      	b.n	80031e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 f886 	bl	800328c <I2C_IsAcknowledgeFailed>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e034      	b.n	80031f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003190:	d028      	beq.n	80031e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003192:	f7fe f88d 	bl	80012b0 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	68ba      	ldr	r2, [r7, #8]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d302      	bcc.n	80031a8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d11d      	bne.n	80031e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	695b      	ldr	r3, [r3, #20]
 80031ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b2:	2b80      	cmp	r3, #128	@ 0x80
 80031b4:	d016      	beq.n	80031e4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	f043 0220 	orr.w	r2, r3, #32
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e007      	b.n	80031f4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ee:	2b80      	cmp	r3, #128	@ 0x80
 80031f0:	d1c3      	bne.n	800317a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003208:	e034      	b.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 f83e 	bl	800328c <I2C_IsAcknowledgeFailed>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e034      	b.n	8003284 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003220:	d028      	beq.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003222:	f7fe f845 	bl	80012b0 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	68ba      	ldr	r2, [r7, #8]
 800322e:	429a      	cmp	r2, r3
 8003230:	d302      	bcc.n	8003238 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d11d      	bne.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b04      	cmp	r3, #4
 8003244:	d016      	beq.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2220      	movs	r2, #32
 8003250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003260:	f043 0220 	orr.w	r2, r3, #32
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e007      	b.n	8003284 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b04      	cmp	r3, #4
 8003280:	d1c3      	bne.n	800320a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}

0800328c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a2:	d11b      	bne.n	80032dc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032ac:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2220      	movs	r2, #32
 80032b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c8:	f043 0204 	orr.w	r2, r3, #4
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e000      	b.n	80032de <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr

080032e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e35a      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d01c      	beq.n	800333c <HAL_RCC_OscConfig+0x54>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d116      	bne.n	800333c <HAL_RCC_OscConfig+0x54>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d110      	bne.n	800333c <HAL_RCC_OscConfig+0x54>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10a      	bne.n	800333c <HAL_RCC_OscConfig+0x54>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0304 	and.w	r3, r3, #4
 800332e:	2b00      	cmp	r3, #0
 8003330:	d104      	bne.n	800333c <HAL_RCC_OscConfig+0x54>
 8003332:	f240 1165 	movw	r1, #357	@ 0x165
 8003336:	488f      	ldr	r0, [pc, #572]	@ (8003574 <HAL_RCC_OscConfig+0x28c>)
 8003338:	f7fd fab0 	bl	800089c <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 809a 	beq.w	800347e <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00e      	beq.n	8003370 <HAL_RCC_OscConfig+0x88>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800335a:	d009      	beq.n	8003370 <HAL_RCC_OscConfig+0x88>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003364:	d004      	beq.n	8003370 <HAL_RCC_OscConfig+0x88>
 8003366:	f240 116b 	movw	r1, #363	@ 0x16b
 800336a:	4882      	ldr	r0, [pc, #520]	@ (8003574 <HAL_RCC_OscConfig+0x28c>)
 800336c:	f7fd fa96 	bl	800089c <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003370:	4b81      	ldr	r3, [pc, #516]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 030c 	and.w	r3, r3, #12
 8003378:	2b04      	cmp	r3, #4
 800337a:	d00c      	beq.n	8003396 <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800337c:	4b7e      	ldr	r3, [pc, #504]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 030c 	and.w	r3, r3, #12
 8003384:	2b08      	cmp	r3, #8
 8003386:	d112      	bne.n	80033ae <HAL_RCC_OscConfig+0xc6>
 8003388:	4b7b      	ldr	r3, [pc, #492]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003390:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003394:	d10b      	bne.n	80033ae <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003396:	4b78      	ldr	r3, [pc, #480]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d06c      	beq.n	800347c <HAL_RCC_OscConfig+0x194>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d168      	bne.n	800347c <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e300      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033b6:	d106      	bne.n	80033c6 <HAL_RCC_OscConfig+0xde>
 80033b8:	4b6f      	ldr	r3, [pc, #444]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a6e      	ldr	r2, [pc, #440]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033c2:	6013      	str	r3, [r2, #0]
 80033c4:	e02e      	b.n	8003424 <HAL_RCC_OscConfig+0x13c>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d10c      	bne.n	80033e8 <HAL_RCC_OscConfig+0x100>
 80033ce:	4b6a      	ldr	r3, [pc, #424]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a69      	ldr	r2, [pc, #420]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033d8:	6013      	str	r3, [r2, #0]
 80033da:	4b67      	ldr	r3, [pc, #412]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a66      	ldr	r2, [pc, #408]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	e01d      	b.n	8003424 <HAL_RCC_OscConfig+0x13c>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f0:	d10c      	bne.n	800340c <HAL_RCC_OscConfig+0x124>
 80033f2:	4b61      	ldr	r3, [pc, #388]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a60      	ldr	r2, [pc, #384]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80033f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	4b5e      	ldr	r3, [pc, #376]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a5d      	ldr	r2, [pc, #372]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e00b      	b.n	8003424 <HAL_RCC_OscConfig+0x13c>
 800340c:	4b5a      	ldr	r3, [pc, #360]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a59      	ldr	r2, [pc, #356]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003416:	6013      	str	r3, [r2, #0]
 8003418:	4b57      	ldr	r3, [pc, #348]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a56      	ldr	r2, [pc, #344]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 800341e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003422:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d013      	beq.n	8003454 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342c:	f7fd ff40 	bl	80012b0 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003432:	e008      	b.n	8003446 <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003434:	f7fd ff3c 	bl	80012b0 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	@ 0x64
 8003440:	d901      	bls.n	8003446 <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e2b4      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003446:	4b4c      	ldr	r3, [pc, #304]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0f0      	beq.n	8003434 <HAL_RCC_OscConfig+0x14c>
 8003452:	e014      	b.n	800347e <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003454:	f7fd ff2c 	bl	80012b0 <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800345c:	f7fd ff28 	bl	80012b0 <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b64      	cmp	r3, #100	@ 0x64
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e2a0      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800346e:	4b42      	ldr	r3, [pc, #264]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d1f0      	bne.n	800345c <HAL_RCC_OscConfig+0x174>
 800347a:	e000      	b.n	800347e <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800347c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 8080 	beq.w	800358c <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d008      	beq.n	80034a6 <HAL_RCC_OscConfig+0x1be>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d004      	beq.n	80034a6 <HAL_RCC_OscConfig+0x1be>
 800349c:	f240 119f 	movw	r1, #415	@ 0x19f
 80034a0:	4834      	ldr	r0, [pc, #208]	@ (8003574 <HAL_RCC_OscConfig+0x28c>)
 80034a2:	f7fd f9fb 	bl	800089c <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	2b1f      	cmp	r3, #31
 80034ac:	d904      	bls.n	80034b8 <HAL_RCC_OscConfig+0x1d0>
 80034ae:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 80034b2:	4830      	ldr	r0, [pc, #192]	@ (8003574 <HAL_RCC_OscConfig+0x28c>)
 80034b4:	f7fd f9f2 	bl	800089c <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034b8:	4b2f      	ldr	r3, [pc, #188]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f003 030c 	and.w	r3, r3, #12
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00b      	beq.n	80034dc <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034c4:	4b2c      	ldr	r3, [pc, #176]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f003 030c 	and.w	r3, r3, #12
 80034cc:	2b08      	cmp	r3, #8
 80034ce:	d11c      	bne.n	800350a <HAL_RCC_OscConfig+0x222>
 80034d0:	4b29      	ldr	r3, [pc, #164]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d116      	bne.n	800350a <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034dc:	4b26      	ldr	r3, [pc, #152]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d005      	beq.n	80034f4 <HAL_RCC_OscConfig+0x20c>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691b      	ldr	r3, [r3, #16]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d001      	beq.n	80034f4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e25d      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f4:	4b20      	ldr	r3, [pc, #128]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	491d      	ldr	r1, [pc, #116]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003504:	4313      	orrs	r3, r2
 8003506:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003508:	e040      	b.n	800358c <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d020      	beq.n	8003554 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003512:	4b1a      	ldr	r3, [pc, #104]	@ (800357c <HAL_RCC_OscConfig+0x294>)
 8003514:	2201      	movs	r2, #1
 8003516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003518:	f7fd feca 	bl	80012b0 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003520:	f7fd fec6 	bl	80012b0 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e23e      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003532:	4b11      	ldr	r3, [pc, #68]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0f0      	beq.n	8003520 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353e:	4b0e      	ldr	r3, [pc, #56]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	490a      	ldr	r1, [pc, #40]	@ (8003578 <HAL_RCC_OscConfig+0x290>)
 800354e:	4313      	orrs	r3, r2
 8003550:	600b      	str	r3, [r1, #0]
 8003552:	e01b      	b.n	800358c <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003554:	4b09      	ldr	r3, [pc, #36]	@ (800357c <HAL_RCC_OscConfig+0x294>)
 8003556:	2200      	movs	r2, #0
 8003558:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355a:	f7fd fea9 	bl	80012b0 <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003560:	e00e      	b.n	8003580 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003562:	f7fd fea5 	bl	80012b0 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d907      	bls.n	8003580 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e21d      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
 8003574:	08008460 	.word	0x08008460
 8003578:	40021000 	.word	0x40021000
 800357c:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003580:	4b7d      	ldr	r3, [pc, #500]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0302 	and.w	r3, r3, #2
 8003588:	2b00      	cmp	r3, #0
 800358a:	d1ea      	bne.n	8003562 <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d040      	beq.n	800361a <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	699b      	ldr	r3, [r3, #24]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d008      	beq.n	80035b2 <HAL_RCC_OscConfig+0x2ca>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d004      	beq.n	80035b2 <HAL_RCC_OscConfig+0x2ca>
 80035a8:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80035ac:	4873      	ldr	r0, [pc, #460]	@ (800377c <HAL_RCC_OscConfig+0x494>)
 80035ae:	f7fd f975 	bl	800089c <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d019      	beq.n	80035ee <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ba:	4b71      	ldr	r3, [pc, #452]	@ (8003780 <HAL_RCC_OscConfig+0x498>)
 80035bc:	2201      	movs	r2, #1
 80035be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035c0:	f7fd fe76 	bl	80012b0 <HAL_GetTick>
 80035c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035c6:	e008      	b.n	80035da <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c8:	f7fd fe72 	bl	80012b0 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e1ea      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035da:	4b67      	ldr	r3, [pc, #412]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80035dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d0f0      	beq.n	80035c8 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035e6:	2001      	movs	r0, #1
 80035e8:	f000 fc44 	bl	8003e74 <RCC_Delay>
 80035ec:	e015      	b.n	800361a <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ee:	4b64      	ldr	r3, [pc, #400]	@ (8003780 <HAL_RCC_OscConfig+0x498>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035f4:	f7fd fe5c 	bl	80012b0 <HAL_GetTick>
 80035f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035fa:	e008      	b.n	800360e <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035fc:	f7fd fe58 	bl	80012b0 <HAL_GetTick>
 8003600:	4602      	mov	r2, r0
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	1ad3      	subs	r3, r2, r3
 8003606:	2b02      	cmp	r3, #2
 8003608:	d901      	bls.n	800360e <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e1d0      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800360e:	4b5a      	ldr	r3, [pc, #360]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d1f0      	bne.n	80035fc <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0304 	and.w	r3, r3, #4
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 80bf 	beq.w	80037a6 <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003628:	2300      	movs	r3, #0
 800362a:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00c      	beq.n	800364e <HAL_RCC_OscConfig+0x366>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d008      	beq.n	800364e <HAL_RCC_OscConfig+0x366>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2b05      	cmp	r3, #5
 8003642:	d004      	beq.n	800364e <HAL_RCC_OscConfig+0x366>
 8003644:	f240 210f 	movw	r1, #527	@ 0x20f
 8003648:	484c      	ldr	r0, [pc, #304]	@ (800377c <HAL_RCC_OscConfig+0x494>)
 800364a:	f7fd f927 	bl	800089c <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800364e:	4b4a      	ldr	r3, [pc, #296]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10d      	bne.n	8003676 <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365a:	4b47      	ldr	r3, [pc, #284]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	4a46      	ldr	r2, [pc, #280]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003664:	61d3      	str	r3, [r2, #28]
 8003666:	4b44      	ldr	r3, [pc, #272]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003672:	2301      	movs	r3, #1
 8003674:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003676:	4b43      	ldr	r3, [pc, #268]	@ (8003784 <HAL_RCC_OscConfig+0x49c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367e:	2b00      	cmp	r3, #0
 8003680:	d118      	bne.n	80036b4 <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003682:	4b40      	ldr	r3, [pc, #256]	@ (8003784 <HAL_RCC_OscConfig+0x49c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a3f      	ldr	r2, [pc, #252]	@ (8003784 <HAL_RCC_OscConfig+0x49c>)
 8003688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800368c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800368e:	f7fd fe0f 	bl	80012b0 <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003696:	f7fd fe0b 	bl	80012b0 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b64      	cmp	r3, #100	@ 0x64
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e183      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	4b36      	ldr	r3, [pc, #216]	@ (8003784 <HAL_RCC_OscConfig+0x49c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d106      	bne.n	80036ca <HAL_RCC_OscConfig+0x3e2>
 80036bc:	4b2e      	ldr	r3, [pc, #184]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4a2d      	ldr	r2, [pc, #180]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036c2:	f043 0301 	orr.w	r3, r3, #1
 80036c6:	6213      	str	r3, [r2, #32]
 80036c8:	e02d      	b.n	8003726 <HAL_RCC_OscConfig+0x43e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10c      	bne.n	80036ec <HAL_RCC_OscConfig+0x404>
 80036d2:	4b29      	ldr	r3, [pc, #164]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	4a28      	ldr	r2, [pc, #160]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	6213      	str	r3, [r2, #32]
 80036de:	4b26      	ldr	r3, [pc, #152]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4a25      	ldr	r2, [pc, #148]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036e4:	f023 0304 	bic.w	r3, r3, #4
 80036e8:	6213      	str	r3, [r2, #32]
 80036ea:	e01c      	b.n	8003726 <HAL_RCC_OscConfig+0x43e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	2b05      	cmp	r3, #5
 80036f2:	d10c      	bne.n	800370e <HAL_RCC_OscConfig+0x426>
 80036f4:	4b20      	ldr	r3, [pc, #128]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a1f      	ldr	r2, [pc, #124]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	6213      	str	r3, [r2, #32]
 8003700:	4b1d      	ldr	r3, [pc, #116]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a1c      	ldr	r2, [pc, #112]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	e00b      	b.n	8003726 <HAL_RCC_OscConfig+0x43e>
 800370e:	4b1a      	ldr	r3, [pc, #104]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	4a19      	ldr	r2, [pc, #100]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003714:	f023 0301 	bic.w	r3, r3, #1
 8003718:	6213      	str	r3, [r2, #32]
 800371a:	4b17      	ldr	r3, [pc, #92]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a16      	ldr	r2, [pc, #88]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 8003720:	f023 0304 	bic.w	r3, r3, #4
 8003724:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d015      	beq.n	800375a <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372e:	f7fd fdbf 	bl	80012b0 <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003734:	e00a      	b.n	800374c <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003736:	f7fd fdbb 	bl	80012b0 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003744:	4293      	cmp	r3, r2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e131      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800374c:	4b0a      	ldr	r3, [pc, #40]	@ (8003778 <HAL_RCC_OscConfig+0x490>)
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ee      	beq.n	8003736 <HAL_RCC_OscConfig+0x44e>
 8003758:	e01c      	b.n	8003794 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375a:	f7fd fda9 	bl	80012b0 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003760:	e012      	b.n	8003788 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fd fda5 	bl	80012b0 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d909      	bls.n	8003788 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e11b      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
 8003778:	40021000 	.word	0x40021000
 800377c:	08008460 	.word	0x08008460
 8003780:	42420480 	.word	0x42420480
 8003784:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003788:	4b8b      	ldr	r3, [pc, #556]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1e6      	bne.n	8003762 <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003794:	7dfb      	ldrb	r3, [r7, #23]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d105      	bne.n	80037a6 <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800379a:	4b87      	ldr	r3, [pc, #540]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	4a86      	ldr	r2, [pc, #536]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 80037a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037a4:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69db      	ldr	r3, [r3, #28]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00c      	beq.n	80037c8 <HAL_RCC_OscConfig+0x4e0>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d008      	beq.n	80037c8 <HAL_RCC_OscConfig+0x4e0>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d004      	beq.n	80037c8 <HAL_RCC_OscConfig+0x4e0>
 80037be:	f240 21ad 	movw	r1, #685	@ 0x2ad
 80037c2:	487e      	ldr	r0, [pc, #504]	@ (80039bc <HAL_RCC_OscConfig+0x6d4>)
 80037c4:	f7fd f86a 	bl	800089c <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 80ee 	beq.w	80039ae <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037d2:	4b79      	ldr	r3, [pc, #484]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 030c 	and.w	r3, r3, #12
 80037da:	2b08      	cmp	r3, #8
 80037dc:	f000 80ce 	beq.w	800397c <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	f040 80b2 	bne.w	800394e <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d009      	beq.n	8003806 <HAL_RCC_OscConfig+0x51e>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037fa:	d004      	beq.n	8003806 <HAL_RCC_OscConfig+0x51e>
 80037fc:	f240 21b6 	movw	r1, #694	@ 0x2b6
 8003800:	486e      	ldr	r0, [pc, #440]	@ (80039bc <HAL_RCC_OscConfig+0x6d4>)
 8003802:	f7fd f84b 	bl	800089c <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380a:	2b00      	cmp	r3, #0
 800380c:	d04a      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003812:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003816:	d045      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800381c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003820:	d040      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800382a:	d03b      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003834:	d036      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800383e:	d031      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003848:	d02c      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003852:	d027      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003858:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800385c:	d022      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003862:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003866:	d01d      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003870:	d018      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003876:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800387a:	d013      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003880:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003884:	d00e      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388a:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 800388e:	d009      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003894:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8003898:	d004      	beq.n	80038a4 <HAL_RCC_OscConfig+0x5bc>
 800389a:	f240 21b7 	movw	r1, #695	@ 0x2b7
 800389e:	4847      	ldr	r0, [pc, #284]	@ (80039bc <HAL_RCC_OscConfig+0x6d4>)
 80038a0:	f7fc fffc 	bl	800089c <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038a4:	4b46      	ldr	r3, [pc, #280]	@ (80039c0 <HAL_RCC_OscConfig+0x6d8>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038aa:	f7fd fd01 	bl	80012b0 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b2:	f7fd fcfd 	bl	80012b0 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e075      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038c4:	4b3c      	ldr	r3, [pc, #240]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f0      	bne.n	80038b2 <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a1b      	ldr	r3, [r3, #32]
 80038d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038d8:	d116      	bne.n	8003908 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_RCC_OscConfig+0x60e>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038ea:	d004      	beq.n	80038f6 <HAL_RCC_OscConfig+0x60e>
 80038ec:	f240 21cd 	movw	r1, #717	@ 0x2cd
 80038f0:	4832      	ldr	r0, [pc, #200]	@ (80039bc <HAL_RCC_OscConfig+0x6d4>)
 80038f2:	f7fc ffd3 	bl	800089c <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038f6:	4b30      	ldr	r3, [pc, #192]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	492d      	ldr	r1, [pc, #180]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 8003904:	4313      	orrs	r3, r2
 8003906:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003908:	4b2b      	ldr	r3, [pc, #172]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a19      	ldr	r1, [r3, #32]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003918:	430b      	orrs	r3, r1
 800391a:	4927      	ldr	r1, [pc, #156]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 800391c:	4313      	orrs	r3, r2
 800391e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003920:	4b27      	ldr	r3, [pc, #156]	@ (80039c0 <HAL_RCC_OscConfig+0x6d8>)
 8003922:	2201      	movs	r2, #1
 8003924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003926:	f7fd fcc3 	bl	80012b0 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800392e:	f7fd fcbf 	bl	80012b0 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e037      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003940:	4b1d      	ldr	r3, [pc, #116]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0f0      	beq.n	800392e <HAL_RCC_OscConfig+0x646>
 800394c:	e02f      	b.n	80039ae <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800394e:	4b1c      	ldr	r3, [pc, #112]	@ (80039c0 <HAL_RCC_OscConfig+0x6d8>)
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003954:	f7fd fcac 	bl	80012b0 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395c:	f7fd fca8 	bl	80012b0 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b02      	cmp	r3, #2
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e020      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800396e:	4b12      	ldr	r3, [pc, #72]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f0      	bne.n	800395c <HAL_RCC_OscConfig+0x674>
 800397a:	e018      	b.n	80039ae <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e013      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003988:	4b0b      	ldr	r3, [pc, #44]	@ (80039b8 <HAL_RCC_OscConfig+0x6d0>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	429a      	cmp	r2, r3
 800399a:	d106      	bne.n	80039aa <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d001      	beq.n	80039ae <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3718      	adds	r7, #24
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40021000 	.word	0x40021000
 80039bc:	08008460 	.word	0x08008460
 80039c0:	42420060 	.word	0x42420060

080039c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e176      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0301 	and.w	r3, r3, #1
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d116      	bne.n	8003a12 <HAL_RCC_ClockConfig+0x4e>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d110      	bne.n	8003a12 <HAL_RCC_ClockConfig+0x4e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10a      	bne.n	8003a12 <HAL_RCC_ClockConfig+0x4e>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d104      	bne.n	8003a12 <HAL_RCC_ClockConfig+0x4e>
 8003a08:	f240 3136 	movw	r1, #822	@ 0x336
 8003a0c:	4874      	ldr	r0, [pc, #464]	@ (8003be0 <HAL_RCC_ClockConfig+0x21c>)
 8003a0e:	f7fc ff45 	bl	800089c <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00a      	beq.n	8003a2e <HAL_RCC_ClockConfig+0x6a>
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d007      	beq.n	8003a2e <HAL_RCC_ClockConfig+0x6a>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d004      	beq.n	8003a2e <HAL_RCC_ClockConfig+0x6a>
 8003a24:	f240 3137 	movw	r1, #823	@ 0x337
 8003a28:	486d      	ldr	r0, [pc, #436]	@ (8003be0 <HAL_RCC_ClockConfig+0x21c>)
 8003a2a:	f7fc ff37 	bl	800089c <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a2e:	4b6d      	ldr	r3, [pc, #436]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0307 	and.w	r3, r3, #7
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d910      	bls.n	8003a5e <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a3c:	4b69      	ldr	r3, [pc, #420]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f023 0207 	bic.w	r2, r3, #7
 8003a44:	4967      	ldr	r1, [pc, #412]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a4c:	4b65      	ldr	r3, [pc, #404]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 0307 	and.w	r3, r3, #7
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	429a      	cmp	r2, r3
 8003a58:	d001      	beq.n	8003a5e <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e133      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d049      	beq.n	8003afe <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0304 	and.w	r3, r3, #4
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d005      	beq.n	8003a82 <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a76:	4b5c      	ldr	r3, [pc, #368]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	4a5b      	ldr	r2, [pc, #364]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003a7c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a80:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0308 	and.w	r3, r3, #8
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d005      	beq.n	8003a9a <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a8e:	4b56      	ldr	r3, [pc, #344]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	4a55      	ldr	r2, [pc, #340]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003a94:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a98:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d024      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b80      	cmp	r3, #128	@ 0x80
 8003aa8:	d020      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	2b90      	cmp	r3, #144	@ 0x90
 8003ab0:	d01c      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ab8:	d018      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	2bb0      	cmp	r3, #176	@ 0xb0
 8003ac0:	d014      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ac8:	d010      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	2bd0      	cmp	r3, #208	@ 0xd0
 8003ad0:	d00c      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2be0      	cmp	r3, #224	@ 0xe0
 8003ad8:	d008      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	2bf0      	cmp	r3, #240	@ 0xf0
 8003ae0:	d004      	beq.n	8003aec <HAL_RCC_ClockConfig+0x128>
 8003ae2:	f240 315d 	movw	r1, #861	@ 0x35d
 8003ae6:	483e      	ldr	r0, [pc, #248]	@ (8003be0 <HAL_RCC_ClockConfig+0x21c>)
 8003ae8:	f7fc fed8 	bl	800089c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003aec:	4b3e      	ldr	r3, [pc, #248]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	493b      	ldr	r1, [pc, #236]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0301 	and.w	r3, r3, #1
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d051      	beq.n	8003bae <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d00c      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x168>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d008      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x168>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d004      	beq.n	8003b2c <HAL_RCC_ClockConfig+0x168>
 8003b22:	f44f 7159 	mov.w	r1, #868	@ 0x364
 8003b26:	482e      	ldr	r0, [pc, #184]	@ (8003be0 <HAL_RCC_ClockConfig+0x21c>)
 8003b28:	f7fc feb8 	bl	800089c <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d107      	bne.n	8003b44 <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b34:	4b2c      	ldr	r3, [pc, #176]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d115      	bne.n	8003b6c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e0c0      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	2b02      	cmp	r3, #2
 8003b4a:	d107      	bne.n	8003b5c <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b4c:	4b26      	ldr	r3, [pc, #152]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d109      	bne.n	8003b6c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e0b4      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b5c:	4b22      	ldr	r3, [pc, #136]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e0ac      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f023 0203 	bic.w	r2, r3, #3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	491b      	ldr	r1, [pc, #108]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b7e:	f7fd fb97 	bl	80012b0 <HAL_GetTick>
 8003b82:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b84:	e00a      	b.n	8003b9c <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b86:	f7fd fb93 	bl	80012b0 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d901      	bls.n	8003b9c <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8003b98:	2303      	movs	r3, #3
 8003b9a:	e094      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b9c:	4b12      	ldr	r3, [pc, #72]	@ (8003be8 <HAL_RCC_ClockConfig+0x224>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f003 020c 	and.w	r2, r3, #12
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d1eb      	bne.n	8003b86 <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bae:	4b0d      	ldr	r3, [pc, #52]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d217      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bbc:	4b09      	ldr	r3, [pc, #36]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 0207 	bic.w	r2, r3, #7
 8003bc4:	4907      	ldr	r1, [pc, #28]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bcc:	4b05      	ldr	r3, [pc, #20]	@ (8003be4 <HAL_RCC_ClockConfig+0x220>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d008      	beq.n	8003bec <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e073      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x302>
 8003bde:	bf00      	nop
 8003be0:	08008460 	.word	0x08008460
 8003be4:	40022000 	.word	0x40022000
 8003be8:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d025      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d018      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x26e>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c08:	d013      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x26e>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003c12:	d00e      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x26e>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003c1c:	d009      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x26e>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c26:	d004      	beq.n	8003c32 <HAL_RCC_ClockConfig+0x26e>
 8003c28:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8003c2c:	4828      	ldr	r0, [pc, #160]	@ (8003cd0 <HAL_RCC_ClockConfig+0x30c>)
 8003c2e:	f7fc fe35 	bl	800089c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c32:	4b28      	ldr	r3, [pc, #160]	@ (8003cd4 <HAL_RCC_ClockConfig+0x310>)
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	4925      	ldr	r1, [pc, #148]	@ (8003cd4 <HAL_RCC_ClockConfig+0x310>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d026      	beq.n	8003c9e <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d018      	beq.n	8003c8a <HAL_RCC_ClockConfig+0x2c6>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c60:	d013      	beq.n	8003c8a <HAL_RCC_ClockConfig+0x2c6>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003c6a:	d00e      	beq.n	8003c8a <HAL_RCC_ClockConfig+0x2c6>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691b      	ldr	r3, [r3, #16]
 8003c70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003c74:	d009      	beq.n	8003c8a <HAL_RCC_ClockConfig+0x2c6>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c7e:	d004      	beq.n	8003c8a <HAL_RCC_ClockConfig+0x2c6>
 8003c80:	f240 31a9 	movw	r1, #937	@ 0x3a9
 8003c84:	4812      	ldr	r0, [pc, #72]	@ (8003cd0 <HAL_RCC_ClockConfig+0x30c>)
 8003c86:	f7fc fe09 	bl	800089c <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c8a:	4b12      	ldr	r3, [pc, #72]	@ (8003cd4 <HAL_RCC_ClockConfig+0x310>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	490e      	ldr	r1, [pc, #56]	@ (8003cd4 <HAL_RCC_ClockConfig+0x310>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c9e:	f000 f821 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd4 <HAL_RCC_ClockConfig+0x310>)
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	091b      	lsrs	r3, r3, #4
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	490a      	ldr	r1, [pc, #40]	@ (8003cd8 <HAL_RCC_ClockConfig+0x314>)
 8003cb0:	5ccb      	ldrb	r3, [r1, r3]
 8003cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb6:	4a09      	ldr	r2, [pc, #36]	@ (8003cdc <HAL_RCC_ClockConfig+0x318>)
 8003cb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003cba:	4b09      	ldr	r3, [pc, #36]	@ (8003ce0 <HAL_RCC_ClockConfig+0x31c>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fd f996 	bl	8000ff0 <HAL_InitTick>

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	08008460 	.word	0x08008460
 8003cd4:	40021000 	.word	0x40021000
 8003cd8:	08008780 	.word	0x08008780
 8003cdc:	20000008 	.word	0x20000008
 8003ce0:	2000000c 	.word	0x2000000c

08003ce4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b087      	sub	sp, #28
 8003ce8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]
 8003cee:	2300      	movs	r3, #0
 8003cf0:	60bb      	str	r3, [r7, #8]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f003 030c 	and.w	r3, r3, #12
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	d002      	beq.n	8003d14 <HAL_RCC_GetSysClockFreq+0x30>
 8003d0e:	2b08      	cmp	r3, #8
 8003d10:	d003      	beq.n	8003d1a <HAL_RCC_GetSysClockFreq+0x36>
 8003d12:	e027      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d14:	4b19      	ldr	r3, [pc, #100]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d16:	613b      	str	r3, [r7, #16]
      break;
 8003d18:	e027      	b.n	8003d6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	0c9b      	lsrs	r3, r3, #18
 8003d1e:	f003 030f 	and.w	r3, r3, #15
 8003d22:	4a17      	ldr	r2, [pc, #92]	@ (8003d80 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d24:	5cd3      	ldrb	r3, [r2, r3]
 8003d26:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d010      	beq.n	8003d54 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d32:	4b11      	ldr	r3, [pc, #68]	@ (8003d78 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	0c5b      	lsrs	r3, r3, #17
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	4a11      	ldr	r2, [pc, #68]	@ (8003d84 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d3e:	5cd3      	ldrb	r3, [r2, r3]
 8003d40:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4a0d      	ldr	r2, [pc, #52]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d46:	fb03 f202 	mul.w	r2, r3, r2
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d50:	617b      	str	r3, [r7, #20]
 8003d52:	e004      	b.n	8003d5e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a0c      	ldr	r2, [pc, #48]	@ (8003d88 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003d58:	fb02 f303 	mul.w	r3, r2, r3
 8003d5c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	613b      	str	r3, [r7, #16]
      break;
 8003d62:	e002      	b.n	8003d6a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003d64:	4b05      	ldr	r3, [pc, #20]	@ (8003d7c <HAL_RCC_GetSysClockFreq+0x98>)
 8003d66:	613b      	str	r3, [r7, #16]
      break;
 8003d68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d6a:	693b      	ldr	r3, [r7, #16]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	371c      	adds	r7, #28
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	007a1200 	.word	0x007a1200
 8003d80:	08008798 	.word	0x08008798
 8003d84:	080087a8 	.word	0x080087a8
 8003d88:	003d0900 	.word	0x003d0900

08003d8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d90:	4b02      	ldr	r3, [pc, #8]	@ (8003d9c <HAL_RCC_GetHCLKFreq+0x10>)
 8003d92:	681b      	ldr	r3, [r3, #0]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bc80      	pop	{r7}
 8003d9a:	4770      	bx	lr
 8003d9c:	20000008 	.word	0x20000008

08003da0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003da4:	f7ff fff2 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003da8:	4602      	mov	r2, r0
 8003daa:	4b05      	ldr	r3, [pc, #20]	@ (8003dc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	0a1b      	lsrs	r3, r3, #8
 8003db0:	f003 0307 	and.w	r3, r3, #7
 8003db4:	4903      	ldr	r1, [pc, #12]	@ (8003dc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003db6:	5ccb      	ldrb	r3, [r1, r3]
 8003db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	08008790 	.word	0x08008790

08003dc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003dcc:	f7ff ffde 	bl	8003d8c <HAL_RCC_GetHCLKFreq>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	4b05      	ldr	r3, [pc, #20]	@ (8003de8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	0adb      	lsrs	r3, r3, #11
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	4903      	ldr	r1, [pc, #12]	@ (8003dec <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dde:	5ccb      	ldrb	r3, [r1, r3]
 8003de0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	40021000 	.word	0x40021000
 8003dec:	08008790 	.word	0x08008790

08003df0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d104      	bne.n	8003e0a <HAL_RCC_GetClockConfig+0x1a>
 8003e00:	f240 5121 	movw	r1, #1313	@ 0x521
 8003e04:	4818      	ldr	r0, [pc, #96]	@ (8003e68 <HAL_RCC_GetClockConfig+0x78>)
 8003e06:	f7fc fd49 	bl	800089c <assert_failed>
  assert_param(pFLatency != NULL);
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d104      	bne.n	8003e1a <HAL_RCC_GetClockConfig+0x2a>
 8003e10:	f240 5122 	movw	r1, #1314	@ 0x522
 8003e14:	4814      	ldr	r0, [pc, #80]	@ (8003e68 <HAL_RCC_GetClockConfig+0x78>)
 8003e16:	f7fc fd41 	bl	800089c <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	220f      	movs	r2, #15
 8003e1e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003e20:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <HAL_RCC_GetClockConfig+0x7c>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f003 0203 	and.w	r2, r3, #3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003e6c <HAL_RCC_GetClockConfig+0x7c>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003e38:	4b0c      	ldr	r3, [pc, #48]	@ (8003e6c <HAL_RCC_GetClockConfig+0x7c>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003e44:	4b09      	ldr	r3, [pc, #36]	@ (8003e6c <HAL_RCC_GetClockConfig+0x7c>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	08db      	lsrs	r3, r3, #3
 8003e4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003e52:	4b07      	ldr	r3, [pc, #28]	@ (8003e70 <HAL_RCC_GetClockConfig+0x80>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0207 	and.w	r2, r3, #7
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	08008460 	.word	0x08008460
 8003e6c:	40021000 	.word	0x40021000
 8003e70:	40022000 	.word	0x40022000

08003e74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b085      	sub	sp, #20
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea8 <RCC_Delay+0x34>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a0a      	ldr	r2, [pc, #40]	@ (8003eac <RCC_Delay+0x38>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	0a5b      	lsrs	r3, r3, #9
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	fb02 f303 	mul.w	r3, r2, r3
 8003e8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003e90:	bf00      	nop
  }
  while (Delay --);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1e5a      	subs	r2, r3, #1
 8003e96:	60fa      	str	r2, [r7, #12]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1f9      	bne.n	8003e90 <RCC_Delay+0x1c>
}
 8003e9c:	bf00      	nop
 8003e9e:	bf00      	nop
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr
 8003ea8:	20000008 	.word	0x20000008
 8003eac:	10624dd3 	.word	0x10624dd3

08003eb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b082      	sub	sp, #8
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d101      	bne.n	8003ec2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e16d      	b.n	800419e <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a6b      	ldr	r2, [pc, #428]	@ (8004074 <HAL_SPI_Init+0x1c4>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d009      	beq.n	8003ee0 <HAL_SPI_Init+0x30>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a69      	ldr	r2, [pc, #420]	@ (8004078 <HAL_SPI_Init+0x1c8>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d004      	beq.n	8003ee0 <HAL_SPI_Init+0x30>
 8003ed6:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8003eda:	4868      	ldr	r0, [pc, #416]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003edc:	f7fc fcde 	bl	800089c <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d009      	beq.n	8003efc <HAL_SPI_Init+0x4c>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ef0:	d004      	beq.n	8003efc <HAL_SPI_Init+0x4c>
 8003ef2:	f240 1159 	movw	r1, #345	@ 0x159
 8003ef6:	4861      	ldr	r0, [pc, #388]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003ef8:	f7fc fcd0 	bl	800089c <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00e      	beq.n	8003f22 <HAL_SPI_Init+0x72>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f0c:	d009      	beq.n	8003f22 <HAL_SPI_Init+0x72>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f16:	d004      	beq.n	8003f22 <HAL_SPI_Init+0x72>
 8003f18:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 8003f1c:	4857      	ldr	r0, [pc, #348]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003f1e:	f7fc fcbd 	bl	800089c <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f2a:	d008      	beq.n	8003f3e <HAL_SPI_Init+0x8e>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d004      	beq.n	8003f3e <HAL_SPI_Init+0x8e>
 8003f34:	f240 115b 	movw	r1, #347	@ 0x15b
 8003f38:	4850      	ldr	r0, [pc, #320]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003f3a:	f7fc fcaf 	bl	800089c <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f46:	d00d      	beq.n	8003f64 <HAL_SPI_Init+0xb4>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	699b      	ldr	r3, [r3, #24]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d009      	beq.n	8003f64 <HAL_SPI_Init+0xb4>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f58:	d004      	beq.n	8003f64 <HAL_SPI_Init+0xb4>
 8003f5a:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8003f5e:	4847      	ldr	r0, [pc, #284]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003f60:	f7fc fc9c 	bl	800089c <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	69db      	ldr	r3, [r3, #28]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d020      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	69db      	ldr	r3, [r3, #28]
 8003f70:	2b08      	cmp	r3, #8
 8003f72:	d01c      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	69db      	ldr	r3, [r3, #28]
 8003f78:	2b10      	cmp	r3, #16
 8003f7a:	d018      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	2b18      	cmp	r3, #24
 8003f82:	d014      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	69db      	ldr	r3, [r3, #28]
 8003f88:	2b20      	cmp	r3, #32
 8003f8a:	d010      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	69db      	ldr	r3, [r3, #28]
 8003f90:	2b28      	cmp	r3, #40	@ 0x28
 8003f92:	d00c      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	69db      	ldr	r3, [r3, #28]
 8003f98:	2b30      	cmp	r3, #48	@ 0x30
 8003f9a:	d008      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	69db      	ldr	r3, [r3, #28]
 8003fa0:	2b38      	cmp	r3, #56	@ 0x38
 8003fa2:	d004      	beq.n	8003fae <HAL_SPI_Init+0xfe>
 8003fa4:	f240 115d 	movw	r1, #349	@ 0x15d
 8003fa8:	4834      	ldr	r0, [pc, #208]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003faa:	f7fc fc77 	bl	800089c <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d008      	beq.n	8003fc8 <HAL_SPI_Init+0x118>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	2b80      	cmp	r3, #128	@ 0x80
 8003fbc:	d004      	beq.n	8003fc8 <HAL_SPI_Init+0x118>
 8003fbe:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 8003fc2:	482e      	ldr	r0, [pc, #184]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003fc4:	f7fc fc6a 	bl	800089c <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d004      	beq.n	8003fda <HAL_SPI_Init+0x12a>
 8003fd0:	f240 1161 	movw	r1, #353	@ 0x161
 8003fd4:	4829      	ldr	r0, [pc, #164]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003fd6:	f7fc fc61 	bl	800089c <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d14e      	bne.n	8004080 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <HAL_SPI_Init+0x14c>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	691b      	ldr	r3, [r3, #16]
 8003fee:	2b02      	cmp	r3, #2
 8003ff0:	d004      	beq.n	8003ffc <HAL_SPI_Init+0x14c>
 8003ff2:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 8003ff6:	4821      	ldr	r0, [pc, #132]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8003ff8:	f7fc fc50 	bl	800089c <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d008      	beq.n	8004016 <HAL_SPI_Init+0x166>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d004      	beq.n	8004016 <HAL_SPI_Init+0x166>
 800400c:	f240 1165 	movw	r1, #357	@ 0x165
 8004010:	481a      	ldr	r0, [pc, #104]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8004012:	f7fc fc43 	bl	800089c <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800401e:	d125      	bne.n	800406c <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	69db      	ldr	r3, [r3, #28]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d056      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	69db      	ldr	r3, [r3, #28]
 800402c:	2b08      	cmp	r3, #8
 800402e:	d052      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	69db      	ldr	r3, [r3, #28]
 8004034:	2b10      	cmp	r3, #16
 8004036:	d04e      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	69db      	ldr	r3, [r3, #28]
 800403c:	2b18      	cmp	r3, #24
 800403e:	d04a      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	69db      	ldr	r3, [r3, #28]
 8004044:	2b20      	cmp	r3, #32
 8004046:	d046      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	2b28      	cmp	r3, #40	@ 0x28
 800404e:	d042      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	2b30      	cmp	r3, #48	@ 0x30
 8004056:	d03e      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	69db      	ldr	r3, [r3, #28]
 800405c:	2b38      	cmp	r3, #56	@ 0x38
 800405e:	d03a      	beq.n	80040d6 <HAL_SPI_Init+0x226>
 8004060:	f240 1169 	movw	r1, #361	@ 0x169
 8004064:	4805      	ldr	r0, [pc, #20]	@ (800407c <HAL_SPI_Init+0x1cc>)
 8004066:	f7fc fc19 	bl	800089c <assert_failed>
 800406a:	e034      	b.n	80040d6 <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	61da      	str	r2, [r3, #28]
 8004072:	e030      	b.n	80040d6 <HAL_SPI_Init+0x226>
 8004074:	40013000 	.word	0x40013000
 8004078:	40003800 	.word	0x40003800
 800407c:	08008498 	.word	0x08008498
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	69db      	ldr	r3, [r3, #28]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d020      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	69db      	ldr	r3, [r3, #28]
 800408c:	2b08      	cmp	r3, #8
 800408e:	d01c      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	2b10      	cmp	r3, #16
 8004096:	d018      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	69db      	ldr	r3, [r3, #28]
 800409c:	2b18      	cmp	r3, #24
 800409e:	d014      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	69db      	ldr	r3, [r3, #28]
 80040a4:	2b20      	cmp	r3, #32
 80040a6:	d010      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	2b28      	cmp	r3, #40	@ 0x28
 80040ae:	d00c      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	2b30      	cmp	r3, #48	@ 0x30
 80040b6:	d008      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	69db      	ldr	r3, [r3, #28]
 80040bc:	2b38      	cmp	r3, #56	@ 0x38
 80040be:	d004      	beq.n	80040ca <HAL_SPI_Init+0x21a>
 80040c0:	f240 1173 	movw	r1, #371	@ 0x173
 80040c4:	4838      	ldr	r0, [pc, #224]	@ (80041a8 <HAL_SPI_Init+0x2f8>)
 80040c6:	f7fc fbe9 	bl	800089c <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d106      	bne.n	80040f6 <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7fc fc13 	bl	800091c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2202      	movs	r2, #2
 80040fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800410c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800411e:	431a      	orrs	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	431a      	orrs	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	431a      	orrs	r2, r3
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	699b      	ldr	r3, [r3, #24]
 8004142:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004150:	431a      	orrs	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800415a:	ea42 0103 	orr.w	r1, r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004162:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	430a      	orrs	r2, r1
 800416c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	699b      	ldr	r3, [r3, #24]
 8004172:	0c1a      	lsrs	r2, r3, #16
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f002 0204 	and.w	r2, r2, #4
 800417c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	69da      	ldr	r2, [r3, #28]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800418c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	08008498 	.word	0x08008498

080041ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e0a1      	b.n	8004302 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a52      	ldr	r2, [pc, #328]	@ (800430c <HAL_TIM_Base_Init+0x160>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d013      	beq.n	80041f0 <HAL_TIM_Base_Init+0x44>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041d0:	d00e      	beq.n	80041f0 <HAL_TIM_Base_Init+0x44>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a4e      	ldr	r2, [pc, #312]	@ (8004310 <HAL_TIM_Base_Init+0x164>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d009      	beq.n	80041f0 <HAL_TIM_Base_Init+0x44>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a4c      	ldr	r2, [pc, #304]	@ (8004314 <HAL_TIM_Base_Init+0x168>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d004      	beq.n	80041f0 <HAL_TIM_Base_Init+0x44>
 80041e6:	f240 1113 	movw	r1, #275	@ 0x113
 80041ea:	484b      	ldr	r0, [pc, #300]	@ (8004318 <HAL_TIM_Base_Init+0x16c>)
 80041ec:	f7fc fb56 	bl	800089c <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d014      	beq.n	8004222 <HAL_TIM_Base_Init+0x76>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	2b10      	cmp	r3, #16
 80041fe:	d010      	beq.n	8004222 <HAL_TIM_Base_Init+0x76>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	2b20      	cmp	r3, #32
 8004206:	d00c      	beq.n	8004222 <HAL_TIM_Base_Init+0x76>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	2b40      	cmp	r3, #64	@ 0x40
 800420e:	d008      	beq.n	8004222 <HAL_TIM_Base_Init+0x76>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	2b60      	cmp	r3, #96	@ 0x60
 8004216:	d004      	beq.n	8004222 <HAL_TIM_Base_Init+0x76>
 8004218:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800421c:	483e      	ldr	r0, [pc, #248]	@ (8004318 <HAL_TIM_Base_Init+0x16c>)
 800421e:	f7fc fb3d 	bl	800089c <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d00e      	beq.n	8004248 <HAL_TIM_Base_Init+0x9c>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004232:	d009      	beq.n	8004248 <HAL_TIM_Base_Init+0x9c>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	691b      	ldr	r3, [r3, #16]
 8004238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800423c:	d004      	beq.n	8004248 <HAL_TIM_Base_Init+0x9c>
 800423e:	f240 1115 	movw	r1, #277	@ 0x115
 8004242:	4835      	ldr	r0, [pc, #212]	@ (8004318 <HAL_TIM_Base_Init+0x16c>)
 8004244:	f7fc fb2a 	bl	800089c <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d004      	beq.n	800425a <HAL_TIM_Base_Init+0xae>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004258:	d304      	bcc.n	8004264 <HAL_TIM_Base_Init+0xb8>
 800425a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800425e:	482e      	ldr	r0, [pc, #184]	@ (8004318 <HAL_TIM_Base_Init+0x16c>)
 8004260:	f7fc fb1c 	bl	800089c <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	699b      	ldr	r3, [r3, #24]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d008      	beq.n	800427e <HAL_TIM_Base_Init+0xd2>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	2b80      	cmp	r3, #128	@ 0x80
 8004272:	d004      	beq.n	800427e <HAL_TIM_Base_Init+0xd2>
 8004274:	f240 1117 	movw	r1, #279	@ 0x117
 8004278:	4827      	ldr	r0, [pc, #156]	@ (8004318 <HAL_TIM_Base_Init+0x16c>)
 800427a:	f7fc fb0f 	bl	800089c <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004284:	b2db      	uxtb	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d106      	bne.n	8004298 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 f842 	bl	800431c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2202      	movs	r2, #2
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3304      	adds	r3, #4
 80042a8:	4619      	mov	r1, r3
 80042aa:	4610      	mov	r0, r2
 80042ac:	f000 f9c0 	bl	8004630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	40012c00 	.word	0x40012c00
 8004310:	40000400 	.word	0x40000400
 8004314:	40000800 	.word	0x40000800
 8004318:	080084d0 	.word	0x080084d0

0800431c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	bc80      	pop	{r7}
 800432c:	4770      	bx	lr
	...

08004330 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a2e      	ldr	r2, [pc, #184]	@ (80043f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d013      	beq.n	800436a <HAL_TIM_Base_Start_IT+0x3a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800434a:	d00e      	beq.n	800436a <HAL_TIM_Base_Start_IT+0x3a>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a2a      	ldr	r2, [pc, #168]	@ (80043fc <HAL_TIM_Base_Start_IT+0xcc>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d009      	beq.n	800436a <HAL_TIM_Base_Start_IT+0x3a>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a29      	ldr	r2, [pc, #164]	@ (8004400 <HAL_TIM_Base_Start_IT+0xd0>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d004      	beq.n	800436a <HAL_TIM_Base_Start_IT+0x3a>
 8004360:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 8004364:	4827      	ldr	r0, [pc, #156]	@ (8004404 <HAL_TIM_Base_Start_IT+0xd4>)
 8004366:	f7fc fa99 	bl	800089c <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b01      	cmp	r3, #1
 8004374:	d001      	beq.n	800437a <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e03a      	b.n	80043f0 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2202      	movs	r2, #2
 800437e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68da      	ldr	r2, [r3, #12]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f042 0201 	orr.w	r2, r2, #1
 8004390:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a18      	ldr	r2, [pc, #96]	@ (80043f8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00e      	beq.n	80043ba <HAL_TIM_Base_Start_IT+0x8a>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a4:	d009      	beq.n	80043ba <HAL_TIM_Base_Start_IT+0x8a>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a14      	ldr	r2, [pc, #80]	@ (80043fc <HAL_TIM_Base_Start_IT+0xcc>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d004      	beq.n	80043ba <HAL_TIM_Base_Start_IT+0x8a>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a12      	ldr	r2, [pc, #72]	@ (8004400 <HAL_TIM_Base_Start_IT+0xd0>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d111      	bne.n	80043de <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f003 0307 	and.w	r3, r3, #7
 80043c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b06      	cmp	r3, #6
 80043ca:	d010      	beq.n	80043ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0201 	orr.w	r2, r2, #1
 80043da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043dc:	e007      	b.n	80043ee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f042 0201 	orr.w	r2, r2, #1
 80043ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40012c00 	.word	0x40012c00
 80043fc:	40000400 	.word	0x40000400
 8004400:	40000800 	.word	0x40000800
 8004404:	080084d0 	.word	0x080084d0

08004408 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	f003 0302 	and.w	r3, r3, #2
 8004426:	2b00      	cmp	r3, #0
 8004428:	d020      	beq.n	800446c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d01b      	beq.n	800446c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f06f 0202 	mvn.w	r2, #2
 800443c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2201      	movs	r2, #1
 8004442:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f003 0303 	and.w	r3, r3, #3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f8d1 	bl	80045fa <HAL_TIM_IC_CaptureCallback>
 8004458:	e005      	b.n	8004466 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f8c4 	bl	80045e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f8d3 	bl	800460c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	f003 0304 	and.w	r3, r3, #4
 8004472:	2b00      	cmp	r3, #0
 8004474:	d020      	beq.n	80044b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d01b      	beq.n	80044b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f06f 0204 	mvn.w	r2, #4
 8004488:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2202      	movs	r2, #2
 800448e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 f8ab 	bl	80045fa <HAL_TIM_IC_CaptureCallback>
 80044a4:	e005      	b.n	80044b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f89e 	bl	80045e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 f8ad 	bl	800460c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	f003 0308 	and.w	r3, r3, #8
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d020      	beq.n	8004504 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d01b      	beq.n	8004504 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f06f 0208 	mvn.w	r2, #8
 80044d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2204      	movs	r2, #4
 80044da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f885 	bl	80045fa <HAL_TIM_IC_CaptureCallback>
 80044f0:	e005      	b.n	80044fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 f878 	bl	80045e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f887 	bl	800460c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	f003 0310 	and.w	r3, r3, #16
 800450a:	2b00      	cmp	r3, #0
 800450c:	d020      	beq.n	8004550 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f003 0310 	and.w	r3, r3, #16
 8004514:	2b00      	cmp	r3, #0
 8004516:	d01b      	beq.n	8004550 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f06f 0210 	mvn.w	r2, #16
 8004520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2208      	movs	r2, #8
 8004526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	69db      	ldr	r3, [r3, #28]
 800452e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f000 f85f 	bl	80045fa <HAL_TIM_IC_CaptureCallback>
 800453c:	e005      	b.n	800454a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 f852 	bl	80045e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	f000 f861 	bl	800460c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0301 	and.w	r3, r3, #1
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f06f 0201 	mvn.w	r2, #1
 800456c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7fc f97c 	bl	800086c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00c      	beq.n	8004598 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004584:	2b00      	cmp	r3, #0
 8004586:	d007      	beq.n	8004598 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f8c3 	bl	800471e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00c      	beq.n	80045bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d007      	beq.n	80045bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80045b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f831 	bl	800461e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	f003 0320 	and.w	r3, r3, #32
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d00c      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f003 0320 	and.w	r3, r3, #32
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d007      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f06f 0220 	mvn.w	r2, #32
 80045d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f896 	bl	800470c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045e0:	bf00      	nop
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045f0:	bf00      	nop
 80045f2:	370c      	adds	r7, #12
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bc80      	pop	{r7}
 80045f8:	4770      	bx	lr

080045fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045fa:	b480      	push	{r7}
 80045fc:	b083      	sub	sp, #12
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	bc80      	pop	{r7}
 800461c:	4770      	bx	lr

0800461e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800461e:	b480      	push	{r7}
 8004620:	b083      	sub	sp, #12
 8004622:	af00      	add	r7, sp, #0
 8004624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004626:	bf00      	nop
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a2f      	ldr	r2, [pc, #188]	@ (8004700 <TIM_Base_SetConfig+0xd0>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d00b      	beq.n	8004660 <TIM_Base_SetConfig+0x30>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800464e:	d007      	beq.n	8004660 <TIM_Base_SetConfig+0x30>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a2c      	ldr	r2, [pc, #176]	@ (8004704 <TIM_Base_SetConfig+0xd4>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d003      	beq.n	8004660 <TIM_Base_SetConfig+0x30>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a2b      	ldr	r2, [pc, #172]	@ (8004708 <TIM_Base_SetConfig+0xd8>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d108      	bne.n	8004672 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004666:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	4313      	orrs	r3, r2
 8004670:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a22      	ldr	r2, [pc, #136]	@ (8004700 <TIM_Base_SetConfig+0xd0>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d00b      	beq.n	8004692 <TIM_Base_SetConfig+0x62>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004680:	d007      	beq.n	8004692 <TIM_Base_SetConfig+0x62>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a1f      	ldr	r2, [pc, #124]	@ (8004704 <TIM_Base_SetConfig+0xd4>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d003      	beq.n	8004692 <TIM_Base_SetConfig+0x62>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a1e      	ldr	r2, [pc, #120]	@ (8004708 <TIM_Base_SetConfig+0xd8>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d108      	bne.n	80046a4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68fa      	ldr	r2, [r7, #12]
 80046b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	689a      	ldr	r2, [r3, #8]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004700 <TIM_Base_SetConfig+0xd0>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d103      	bne.n	80046d8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	691a      	ldr	r2, [r3, #16]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	691b      	ldr	r3, [r3, #16]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	f023 0201 	bic.w	r2, r3, #1
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	611a      	str	r2, [r3, #16]
  }
}
 80046f6:	bf00      	nop
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bc80      	pop	{r7}
 80046fe:	4770      	bx	lr
 8004700:	40012c00 	.word	0x40012c00
 8004704:	40000400 	.word	0x40000400
 8004708:	40000800 	.word	0x40000800

0800470c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004714:	bf00      	nop
 8004716:	370c      	adds	r7, #12
 8004718:	46bd      	mov	sp, r7
 800471a:	bc80      	pop	{r7}
 800471c:	4770      	bx	lr

0800471e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800471e:	b480      	push	{r7}
 8004720:	b083      	sub	sp, #12
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004726:	bf00      	nop
 8004728:	370c      	adds	r7, #12
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr

08004730 <__NVIC_SetPriority>:
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	4603      	mov	r3, r0
 8004738:	6039      	str	r1, [r7, #0]
 800473a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800473c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004740:	2b00      	cmp	r3, #0
 8004742:	db0a      	blt.n	800475a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	b2da      	uxtb	r2, r3
 8004748:	490c      	ldr	r1, [pc, #48]	@ (800477c <__NVIC_SetPriority+0x4c>)
 800474a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474e:	0112      	lsls	r2, r2, #4
 8004750:	b2d2      	uxtb	r2, r2
 8004752:	440b      	add	r3, r1
 8004754:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004758:	e00a      	b.n	8004770 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	b2da      	uxtb	r2, r3
 800475e:	4908      	ldr	r1, [pc, #32]	@ (8004780 <__NVIC_SetPriority+0x50>)
 8004760:	79fb      	ldrb	r3, [r7, #7]
 8004762:	f003 030f 	and.w	r3, r3, #15
 8004766:	3b04      	subs	r3, #4
 8004768:	0112      	lsls	r2, r2, #4
 800476a:	b2d2      	uxtb	r2, r2
 800476c:	440b      	add	r3, r1
 800476e:	761a      	strb	r2, [r3, #24]
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	bc80      	pop	{r7}
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	e000e100 	.word	0xe000e100
 8004780:	e000ed00 	.word	0xe000ed00

08004784 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004788:	4b05      	ldr	r3, [pc, #20]	@ (80047a0 <SysTick_Handler+0x1c>)
 800478a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800478c:	f001 ff10 	bl	80065b0 <xTaskGetSchedulerState>
 8004790:	4603      	mov	r3, r0
 8004792:	2b01      	cmp	r3, #1
 8004794:	d001      	beq.n	800479a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004796:	f002 fdb7 	bl	8007308 <xPortSysTickHandler>
  }
}
 800479a:	bf00      	nop
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	e000e010 	.word	0xe000e010

080047a4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80047a8:	2100      	movs	r1, #0
 80047aa:	f06f 0004 	mvn.w	r0, #4
 80047ae:	f7ff ffbf 	bl	8004730 <__NVIC_SetPriority>
#endif
}
 80047b2:	bf00      	nop
 80047b4:	bd80      	pop	{r7, pc}
	...

080047b8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047be:	f3ef 8305 	mrs	r3, IPSR
 80047c2:	603b      	str	r3, [r7, #0]
  return(result);
 80047c4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d003      	beq.n	80047d2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80047ca:	f06f 0305 	mvn.w	r3, #5
 80047ce:	607b      	str	r3, [r7, #4]
 80047d0:	e00c      	b.n	80047ec <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80047d2:	4b09      	ldr	r3, [pc, #36]	@ (80047f8 <osKernelInitialize+0x40>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d105      	bne.n	80047e6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80047da:	4b07      	ldr	r3, [pc, #28]	@ (80047f8 <osKernelInitialize+0x40>)
 80047dc:	2201      	movs	r2, #1
 80047de:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80047e0:	2300      	movs	r3, #0
 80047e2:	607b      	str	r3, [r7, #4]
 80047e4:	e002      	b.n	80047ec <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80047e6:	f04f 33ff 	mov.w	r3, #4294967295
 80047ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80047ec:	687b      	ldr	r3, [r7, #4]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bc80      	pop	{r7}
 80047f6:	4770      	bx	lr
 80047f8:	20000680 	.word	0x20000680

080047fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004802:	f3ef 8305 	mrs	r3, IPSR
 8004806:	603b      	str	r3, [r7, #0]
  return(result);
 8004808:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800480a:	2b00      	cmp	r3, #0
 800480c:	d003      	beq.n	8004816 <osKernelStart+0x1a>
    stat = osErrorISR;
 800480e:	f06f 0305 	mvn.w	r3, #5
 8004812:	607b      	str	r3, [r7, #4]
 8004814:	e010      	b.n	8004838 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004816:	4b0b      	ldr	r3, [pc, #44]	@ (8004844 <osKernelStart+0x48>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2b01      	cmp	r3, #1
 800481c:	d109      	bne.n	8004832 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800481e:	f7ff ffc1 	bl	80047a4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004822:	4b08      	ldr	r3, [pc, #32]	@ (8004844 <osKernelStart+0x48>)
 8004824:	2202      	movs	r2, #2
 8004826:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004828:	f001 fa62 	bl	8005cf0 <vTaskStartScheduler>
      stat = osOK;
 800482c:	2300      	movs	r3, #0
 800482e:	607b      	str	r3, [r7, #4]
 8004830:	e002      	b.n	8004838 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004832:	f04f 33ff 	mov.w	r3, #4294967295
 8004836:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004838:	687b      	ldr	r3, [r7, #4]
}
 800483a:	4618      	mov	r0, r3
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20000680 	.word	0x20000680

08004848 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004848:	b580      	push	{r7, lr}
 800484a:	b08e      	sub	sp, #56	@ 0x38
 800484c:	af04      	add	r7, sp, #16
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004858:	f3ef 8305 	mrs	r3, IPSR
 800485c:	617b      	str	r3, [r7, #20]
  return(result);
 800485e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004860:	2b00      	cmp	r3, #0
 8004862:	d17e      	bne.n	8004962 <osThreadNew+0x11a>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d07b      	beq.n	8004962 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800486a:	2380      	movs	r3, #128	@ 0x80
 800486c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800486e:	2318      	movs	r3, #24
 8004870:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004872:	2300      	movs	r3, #0
 8004874:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004876:	f04f 33ff 	mov.w	r3, #4294967295
 800487a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d045      	beq.n	800490e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <osThreadNew+0x48>
        name = attr->name;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	699b      	ldr	r3, [r3, #24]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d002      	beq.n	800489e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d008      	beq.n	80048b6 <osThreadNew+0x6e>
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	2b38      	cmp	r3, #56	@ 0x38
 80048a8:	d805      	bhi.n	80048b6 <osThreadNew+0x6e>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d001      	beq.n	80048ba <osThreadNew+0x72>
        return (NULL);
 80048b6:	2300      	movs	r3, #0
 80048b8:	e054      	b.n	8004964 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d003      	beq.n	80048ca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	695b      	ldr	r3, [r3, #20]
 80048c6:	089b      	lsrs	r3, r3, #2
 80048c8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00e      	beq.n	80048f0 <osThreadNew+0xa8>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	2ba7      	cmp	r3, #167	@ 0xa7
 80048d8:	d90a      	bls.n	80048f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d006      	beq.n	80048f0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d002      	beq.n	80048f0 <osThreadNew+0xa8>
        mem = 1;
 80048ea:	2301      	movs	r3, #1
 80048ec:	61bb      	str	r3, [r7, #24]
 80048ee:	e010      	b.n	8004912 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d10c      	bne.n	8004912 <osThreadNew+0xca>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d108      	bne.n	8004912 <osThreadNew+0xca>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d104      	bne.n	8004912 <osThreadNew+0xca>
          mem = 0;
 8004908:	2300      	movs	r3, #0
 800490a:	61bb      	str	r3, [r7, #24]
 800490c:	e001      	b.n	8004912 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d110      	bne.n	800493a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004920:	9202      	str	r2, [sp, #8]
 8004922:	9301      	str	r3, [sp, #4]
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	6a3a      	ldr	r2, [r7, #32]
 800492c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f000 ff76 	bl	8005820 <xTaskCreateStatic>
 8004934:	4603      	mov	r3, r0
 8004936:	613b      	str	r3, [r7, #16]
 8004938:	e013      	b.n	8004962 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d110      	bne.n	8004962 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004940:	6a3b      	ldr	r3, [r7, #32]
 8004942:	b29a      	uxth	r2, r3
 8004944:	f107 0310 	add.w	r3, r7, #16
 8004948:	9301      	str	r3, [sp, #4]
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	9300      	str	r3, [sp, #0]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 ffc4 	bl	80058e0 <xTaskCreate>
 8004958:	4603      	mov	r3, r0
 800495a:	2b01      	cmp	r3, #1
 800495c:	d001      	beq.n	8004962 <osThreadNew+0x11a>
            hTask = NULL;
 800495e:	2300      	movs	r3, #0
 8004960:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004962:	693b      	ldr	r3, [r7, #16]
}
 8004964:	4618      	mov	r0, r3
 8004966:	3728      	adds	r7, #40	@ 0x28
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004974:	f3ef 8305 	mrs	r3, IPSR
 8004978:	60bb      	str	r3, [r7, #8]
  return(result);
 800497a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800497c:	2b00      	cmp	r3, #0
 800497e:	d003      	beq.n	8004988 <osDelay+0x1c>
    stat = osErrorISR;
 8004980:	f06f 0305 	mvn.w	r3, #5
 8004984:	60fb      	str	r3, [r7, #12]
 8004986:	e007      	b.n	8004998 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d002      	beq.n	8004998 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f001 f976 	bl	8005c84 <vTaskDelay>
    }
  }

  return (stat);
 8004998:	68fb      	ldr	r3, [r7, #12]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	4a06      	ldr	r2, [pc, #24]	@ (80049cc <vApplicationGetIdleTaskMemory+0x28>)
 80049b4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	4a05      	ldr	r2, [pc, #20]	@ (80049d0 <vApplicationGetIdleTaskMemory+0x2c>)
 80049ba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2280      	movs	r2, #128	@ 0x80
 80049c0:	601a      	str	r2, [r3, #0]
}
 80049c2:	bf00      	nop
 80049c4:	3714      	adds	r7, #20
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bc80      	pop	{r7}
 80049ca:	4770      	bx	lr
 80049cc:	20000684 	.word	0x20000684
 80049d0:	2000072c 	.word	0x2000072c

080049d4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	4a07      	ldr	r2, [pc, #28]	@ (8004a00 <vApplicationGetTimerTaskMemory+0x2c>)
 80049e4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	4a06      	ldr	r2, [pc, #24]	@ (8004a04 <vApplicationGetTimerTaskMemory+0x30>)
 80049ea:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80049f2:	601a      	str	r2, [r3, #0]
}
 80049f4:	bf00      	nop
 80049f6:	3714      	adds	r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	2000092c 	.word	0x2000092c
 8004a04:	200009d4 	.word	0x200009d4

08004a08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f103 0208 	add.w	r2, r3, #8
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004a20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f103 0208 	add.w	r2, r3, #8
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f103 0208 	add.w	r2, r3, #8
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bc80      	pop	{r7}
 8004a44:	4770      	bx	lr

08004a46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a46:	b480      	push	{r7}
 8004a48:	b083      	sub	sp, #12
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a54:	bf00      	nop
 8004a56:	370c      	adds	r7, #12
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bc80      	pop	{r7}
 8004a5c:	4770      	bx	lr

08004a5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b085      	sub	sp, #20
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
 8004a66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	683a      	ldr	r2, [r7, #0]
 8004a82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	1c5a      	adds	r2, r3, #1
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	601a      	str	r2, [r3, #0]
}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr

08004aa4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aba:	d103      	bne.n	8004ac4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	60fb      	str	r3, [r7, #12]
 8004ac2:	e00c      	b.n	8004ade <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	3308      	adds	r3, #8
 8004ac8:	60fb      	str	r3, [r7, #12]
 8004aca:	e002      	b.n	8004ad2 <vListInsert+0x2e>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d2f6      	bcs.n	8004acc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	683a      	ldr	r2, [r7, #0]
 8004aec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	1c5a      	adds	r2, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	601a      	str	r2, [r3, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bc80      	pop	{r7}
 8004b12:	4770      	bx	lr

08004b14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	691b      	ldr	r3, [r3, #16]
 8004b20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	6892      	ldr	r2, [r2, #8]
 8004b2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6852      	ldr	r2, [r2, #4]
 8004b34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	429a      	cmp	r2, r3
 8004b3e:	d103      	bne.n	8004b48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	1e5a      	subs	r2, r3, #1
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3714      	adds	r7, #20
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc80      	pop	{r7}
 8004b64:	4770      	bx	lr
	...

08004b68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10b      	bne.n	8004b94 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b80:	f383 8811 	msr	BASEPRI, r3
 8004b84:	f3bf 8f6f 	isb	sy
 8004b88:	f3bf 8f4f 	dsb	sy
 8004b8c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004b8e:	bf00      	nop
 8004b90:	bf00      	nop
 8004b92:	e7fd      	b.n	8004b90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004b94:	f002 fb3a 	bl	800720c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ba0:	68f9      	ldr	r1, [r7, #12]
 8004ba2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004ba4:	fb01 f303 	mul.w	r3, r1, r3
 8004ba8:	441a      	add	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	68f9      	ldr	r1, [r7, #12]
 8004bc8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004bca:	fb01 f303 	mul.w	r3, r1, r3
 8004bce:	441a      	add	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	22ff      	movs	r2, #255	@ 0xff
 8004bd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	22ff      	movs	r2, #255	@ 0xff
 8004be0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d114      	bne.n	8004c14 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	691b      	ldr	r3, [r3, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d01a      	beq.n	8004c28 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	3310      	adds	r3, #16
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f001 fb14 	bl	8006224 <xTaskRemoveFromEventList>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d012      	beq.n	8004c28 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c02:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <xQueueGenericReset+0xd0>)
 8004c04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c08:	601a      	str	r2, [r3, #0]
 8004c0a:	f3bf 8f4f 	dsb	sy
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	e009      	b.n	8004c28 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	3310      	adds	r3, #16
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7ff fef5 	bl	8004a08 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	3324      	adds	r3, #36	@ 0x24
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff fef0 	bl	8004a08 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c28:	f002 fb20 	bl	800726c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c2c:	2301      	movs	r3, #1
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	e000ed04 	.word	0xe000ed04

08004c3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08e      	sub	sp, #56	@ 0x38
 8004c40:	af02      	add	r7, sp, #8
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
 8004c48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d10b      	bne.n	8004c68 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c54:	f383 8811 	msr	BASEPRI, r3
 8004c58:	f3bf 8f6f 	isb	sy
 8004c5c:	f3bf 8f4f 	dsb	sy
 8004c60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c62:	bf00      	nop
 8004c64:	bf00      	nop
 8004c66:	e7fd      	b.n	8004c64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10b      	bne.n	8004c86 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c72:	f383 8811 	msr	BASEPRI, r3
 8004c76:	f3bf 8f6f 	isb	sy
 8004c7a:	f3bf 8f4f 	dsb	sy
 8004c7e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004c80:	bf00      	nop
 8004c82:	bf00      	nop
 8004c84:	e7fd      	b.n	8004c82 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d002      	beq.n	8004c92 <xQueueGenericCreateStatic+0x56>
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d001      	beq.n	8004c96 <xQueueGenericCreateStatic+0x5a>
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <xQueueGenericCreateStatic+0x5c>
 8004c96:	2300      	movs	r3, #0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10b      	bne.n	8004cb4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	623b      	str	r3, [r7, #32]
}
 8004cae:	bf00      	nop
 8004cb0:	bf00      	nop
 8004cb2:	e7fd      	b.n	8004cb0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d102      	bne.n	8004cc0 <xQueueGenericCreateStatic+0x84>
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d101      	bne.n	8004cc4 <xQueueGenericCreateStatic+0x88>
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e000      	b.n	8004cc6 <xQueueGenericCreateStatic+0x8a>
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10b      	bne.n	8004ce2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cce:	f383 8811 	msr	BASEPRI, r3
 8004cd2:	f3bf 8f6f 	isb	sy
 8004cd6:	f3bf 8f4f 	dsb	sy
 8004cda:	61fb      	str	r3, [r7, #28]
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	e7fd      	b.n	8004cde <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004ce2:	2350      	movs	r3, #80	@ 0x50
 8004ce4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	2b50      	cmp	r3, #80	@ 0x50
 8004cea:	d00b      	beq.n	8004d04 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf0:	f383 8811 	msr	BASEPRI, r3
 8004cf4:	f3bf 8f6f 	isb	sy
 8004cf8:	f3bf 8f4f 	dsb	sy
 8004cfc:	61bb      	str	r3, [r7, #24]
}
 8004cfe:	bf00      	nop
 8004d00:	bf00      	nop
 8004d02:	e7fd      	b.n	8004d00 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d04:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00d      	beq.n	8004d2c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d18:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	4613      	mov	r3, r2
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	68b9      	ldr	r1, [r7, #8]
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 f840 	bl	8004dac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3730      	adds	r7, #48	@ 0x30
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b08a      	sub	sp, #40	@ 0x28
 8004d3a:	af02      	add	r7, sp, #8
 8004d3c:	60f8      	str	r0, [r7, #12]
 8004d3e:	60b9      	str	r1, [r7, #8]
 8004d40:	4613      	mov	r3, r2
 8004d42:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10b      	bne.n	8004d62 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	613b      	str	r3, [r7, #16]
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	3350      	adds	r3, #80	@ 0x50
 8004d70:	4618      	mov	r0, r3
 8004d72:	f002 fb4d 	bl	8007410 <pvPortMalloc>
 8004d76:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d011      	beq.n	8004da2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	3350      	adds	r3, #80	@ 0x50
 8004d86:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d90:	79fa      	ldrb	r2, [r7, #7]
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	4613      	mov	r3, r2
 8004d98:	697a      	ldr	r2, [r7, #20]
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f805 	bl	8004dac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004da2:	69bb      	ldr	r3, [r7, #24]
	}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3720      	adds	r7, #32
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}

08004dac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	60f8      	str	r0, [r7, #12]
 8004db4:	60b9      	str	r1, [r7, #8]
 8004db6:	607a      	str	r2, [r7, #4]
 8004db8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d103      	bne.n	8004dc8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	69ba      	ldr	r2, [r7, #24]
 8004dc4:	601a      	str	r2, [r3, #0]
 8004dc6:	e002      	b.n	8004dce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	68fa      	ldr	r2, [r7, #12]
 8004dd2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004dda:	2101      	movs	r1, #1
 8004ddc:	69b8      	ldr	r0, [r7, #24]
 8004dde:	f7ff fec3 	bl	8004b68 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	78fa      	ldrb	r2, [r7, #3]
 8004de6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004dea:	bf00      	nop
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
	...

08004df4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08e      	sub	sp, #56	@ 0x38
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]
 8004e00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004e02:	2300      	movs	r3, #0
 8004e04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10b      	bne.n	8004e28 <xQueueGenericSend+0x34>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d103      	bne.n	8004e36 <xQueueGenericSend+0x42>
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <xQueueGenericSend+0x46>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e000      	b.n	8004e3c <xQueueGenericSend+0x48>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10b      	bne.n	8004e58 <xQueueGenericSend+0x64>
	__asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004e52:	bf00      	nop
 8004e54:	bf00      	nop
 8004e56:	e7fd      	b.n	8004e54 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d103      	bne.n	8004e66 <xQueueGenericSend+0x72>
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d101      	bne.n	8004e6a <xQueueGenericSend+0x76>
 8004e66:	2301      	movs	r3, #1
 8004e68:	e000      	b.n	8004e6c <xQueueGenericSend+0x78>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d10b      	bne.n	8004e88 <xQueueGenericSend+0x94>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	623b      	str	r3, [r7, #32]
}
 8004e82:	bf00      	nop
 8004e84:	bf00      	nop
 8004e86:	e7fd      	b.n	8004e84 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e88:	f001 fb92 	bl	80065b0 <xTaskGetSchedulerState>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d102      	bne.n	8004e98 <xQueueGenericSend+0xa4>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d101      	bne.n	8004e9c <xQueueGenericSend+0xa8>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <xQueueGenericSend+0xaa>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10b      	bne.n	8004eba <xQueueGenericSend+0xc6>
	__asm volatile
 8004ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	61fb      	str	r3, [r7, #28]
}
 8004eb4:	bf00      	nop
 8004eb6:	bf00      	nop
 8004eb8:	e7fd      	b.n	8004eb6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004eba:	f002 f9a7 	bl	800720c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d302      	bcc.n	8004ed0 <xQueueGenericSend+0xdc>
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d129      	bne.n	8004f24 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	68b9      	ldr	r1, [r7, #8]
 8004ed4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004ed6:	f000 fb36 	bl	8005546 <prvCopyDataToQueue>
 8004eda:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d010      	beq.n	8004f06 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee6:	3324      	adds	r3, #36	@ 0x24
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f001 f99b 	bl	8006224 <xTaskRemoveFromEventList>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d013      	beq.n	8004f1c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004ef4:	4b3f      	ldr	r3, [pc, #252]	@ (8004ff4 <xQueueGenericSend+0x200>)
 8004ef6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	f3bf 8f4f 	dsb	sy
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	e00a      	b.n	8004f1c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d007      	beq.n	8004f1c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004f0c:	4b39      	ldr	r3, [pc, #228]	@ (8004ff4 <xQueueGenericSend+0x200>)
 8004f0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f12:	601a      	str	r2, [r3, #0]
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004f1c:	f002 f9a6 	bl	800726c <vPortExitCritical>
				return pdPASS;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e063      	b.n	8004fec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d103      	bne.n	8004f32 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004f2a:	f002 f99f 	bl	800726c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	e05c      	b.n	8004fec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d106      	bne.n	8004f46 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f38:	f107 0314 	add.w	r3, r7, #20
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f001 f9d5 	bl	80062ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f42:	2301      	movs	r3, #1
 8004f44:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f46:	f002 f991 	bl	800726c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f4a:	f000 ff41 	bl	8005dd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f4e:	f002 f95d 	bl	800720c <vPortEnterCritical>
 8004f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f58:	b25b      	sxtb	r3, r3
 8004f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5e:	d103      	bne.n	8004f68 <xQueueGenericSend+0x174>
 8004f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f6e:	b25b      	sxtb	r3, r3
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d103      	bne.n	8004f7e <xQueueGenericSend+0x18a>
 8004f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f7e:	f002 f975 	bl	800726c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f82:	1d3a      	adds	r2, r7, #4
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	4611      	mov	r1, r2
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f001 f9c4 	bl	8006318 <xTaskCheckForTimeOut>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d124      	bne.n	8004fe0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004f96:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004f98:	f000 fbcd 	bl	8005736 <prvIsQueueFull>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d018      	beq.n	8004fd4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fa4:	3310      	adds	r3, #16
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	4611      	mov	r1, r2
 8004faa:	4618      	mov	r0, r3
 8004fac:	f001 f8e8 	bl	8006180 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004fb0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fb2:	f000 fb58 	bl	8005666 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004fb6:	f000 ff19 	bl	8005dec <xTaskResumeAll>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f47f af7c 	bne.w	8004eba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004fc2:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff4 <xQueueGenericSend+0x200>)
 8004fc4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fc8:	601a      	str	r2, [r3, #0]
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	f3bf 8f6f 	isb	sy
 8004fd2:	e772      	b.n	8004eba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004fd4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fd6:	f000 fb46 	bl	8005666 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fda:	f000 ff07 	bl	8005dec <xTaskResumeAll>
 8004fde:	e76c      	b.n	8004eba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004fe0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004fe2:	f000 fb40 	bl	8005666 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fe6:	f000 ff01 	bl	8005dec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004fea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3738      	adds	r7, #56	@ 0x38
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	e000ed04 	.word	0xe000ed04

08004ff8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b090      	sub	sp, #64	@ 0x40
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
 8005004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800500a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10b      	bne.n	8005028 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005014:	f383 8811 	msr	BASEPRI, r3
 8005018:	f3bf 8f6f 	isb	sy
 800501c:	f3bf 8f4f 	dsb	sy
 8005020:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005022:	bf00      	nop
 8005024:	bf00      	nop
 8005026:	e7fd      	b.n	8005024 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d103      	bne.n	8005036 <xQueueGenericSendFromISR+0x3e>
 800502e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005032:	2b00      	cmp	r3, #0
 8005034:	d101      	bne.n	800503a <xQueueGenericSendFromISR+0x42>
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <xQueueGenericSendFromISR+0x44>
 800503a:	2300      	movs	r3, #0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	2b02      	cmp	r3, #2
 800505c:	d103      	bne.n	8005066 <xQueueGenericSendFromISR+0x6e>
 800505e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005062:	2b01      	cmp	r3, #1
 8005064:	d101      	bne.n	800506a <xQueueGenericSendFromISR+0x72>
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <xQueueGenericSendFromISR+0x74>
 800506a:	2300      	movs	r3, #0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10b      	bne.n	8005088 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	623b      	str	r3, [r7, #32]
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005088:	f002 f982 	bl	8007390 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800508c:	f3ef 8211 	mrs	r2, BASEPRI
 8005090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	61fa      	str	r2, [r7, #28]
 80050a2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80050a4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80050a6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d302      	bcc.n	80050ba <xQueueGenericSendFromISR+0xc2>
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d12f      	bne.n	800511a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80050ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050bc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80050c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	68b9      	ldr	r1, [r7, #8]
 80050ce:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80050d0:	f000 fa39 	bl	8005546 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80050d4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050dc:	d112      	bne.n	8005104 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d016      	beq.n	8005114 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e8:	3324      	adds	r3, #36	@ 0x24
 80050ea:	4618      	mov	r0, r3
 80050ec:	f001 f89a 	bl	8006224 <xTaskRemoveFromEventList>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00e      	beq.n	8005114 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00b      	beq.n	8005114 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	601a      	str	r2, [r3, #0]
 8005102:	e007      	b.n	8005114 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005108:	3301      	adds	r3, #1
 800510a:	b2db      	uxtb	r3, r3
 800510c:	b25a      	sxtb	r2, r3
 800510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005114:	2301      	movs	r3, #1
 8005116:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005118:	e001      	b.n	800511e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800511a:	2300      	movs	r3, #0
 800511c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800511e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005120:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005128:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800512a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800512c:	4618      	mov	r0, r3
 800512e:	3740      	adds	r7, #64	@ 0x40
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b08c      	sub	sp, #48	@ 0x30
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005140:	2300      	movs	r3, #0
 8005142:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800514a:	2b00      	cmp	r3, #0
 800514c:	d10b      	bne.n	8005166 <xQueueReceive+0x32>
	__asm volatile
 800514e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005152:	f383 8811 	msr	BASEPRI, r3
 8005156:	f3bf 8f6f 	isb	sy
 800515a:	f3bf 8f4f 	dsb	sy
 800515e:	623b      	str	r3, [r7, #32]
}
 8005160:	bf00      	nop
 8005162:	bf00      	nop
 8005164:	e7fd      	b.n	8005162 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d103      	bne.n	8005174 <xQueueReceive+0x40>
 800516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005170:	2b00      	cmp	r3, #0
 8005172:	d101      	bne.n	8005178 <xQueueReceive+0x44>
 8005174:	2301      	movs	r3, #1
 8005176:	e000      	b.n	800517a <xQueueReceive+0x46>
 8005178:	2300      	movs	r3, #0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10b      	bne.n	8005196 <xQueueReceive+0x62>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	61fb      	str	r3, [r7, #28]
}
 8005190:	bf00      	nop
 8005192:	bf00      	nop
 8005194:	e7fd      	b.n	8005192 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005196:	f001 fa0b 	bl	80065b0 <xTaskGetSchedulerState>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d102      	bne.n	80051a6 <xQueueReceive+0x72>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <xQueueReceive+0x76>
 80051a6:	2301      	movs	r3, #1
 80051a8:	e000      	b.n	80051ac <xQueueReceive+0x78>
 80051aa:	2300      	movs	r3, #0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d10b      	bne.n	80051c8 <xQueueReceive+0x94>
	__asm volatile
 80051b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b4:	f383 8811 	msr	BASEPRI, r3
 80051b8:	f3bf 8f6f 	isb	sy
 80051bc:	f3bf 8f4f 	dsb	sy
 80051c0:	61bb      	str	r3, [r7, #24]
}
 80051c2:	bf00      	nop
 80051c4:	bf00      	nop
 80051c6:	e7fd      	b.n	80051c4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051c8:	f002 f820 	bl	800720c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80051cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80051d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d01f      	beq.n	8005218 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80051d8:	68b9      	ldr	r1, [r7, #8]
 80051da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051dc:	f000 fa1d 	bl	800561a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	1e5a      	subs	r2, r3, #1
 80051e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80051e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00f      	beq.n	8005210 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80051f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051f2:	3310      	adds	r3, #16
 80051f4:	4618      	mov	r0, r3
 80051f6:	f001 f815 	bl	8006224 <xTaskRemoveFromEventList>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d007      	beq.n	8005210 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005200:	4b3c      	ldr	r3, [pc, #240]	@ (80052f4 <xQueueReceive+0x1c0>)
 8005202:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005210:	f002 f82c 	bl	800726c <vPortExitCritical>
				return pdPASS;
 8005214:	2301      	movs	r3, #1
 8005216:	e069      	b.n	80052ec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d103      	bne.n	8005226 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800521e:	f002 f825 	bl	800726c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005222:	2300      	movs	r3, #0
 8005224:	e062      	b.n	80052ec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005228:	2b00      	cmp	r3, #0
 800522a:	d106      	bne.n	800523a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800522c:	f107 0310 	add.w	r3, r7, #16
 8005230:	4618      	mov	r0, r3
 8005232:	f001 f85b 	bl	80062ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005236:	2301      	movs	r3, #1
 8005238:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800523a:	f002 f817 	bl	800726c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800523e:	f000 fdc7 	bl	8005dd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005242:	f001 ffe3 	bl	800720c <vPortEnterCritical>
 8005246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005248:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800524c:	b25b      	sxtb	r3, r3
 800524e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005252:	d103      	bne.n	800525c <xQueueReceive+0x128>
 8005254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005262:	b25b      	sxtb	r3, r3
 8005264:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005268:	d103      	bne.n	8005272 <xQueueReceive+0x13e>
 800526a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005272:	f001 fffb 	bl	800726c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005276:	1d3a      	adds	r2, r7, #4
 8005278:	f107 0310 	add.w	r3, r7, #16
 800527c:	4611      	mov	r1, r2
 800527e:	4618      	mov	r0, r3
 8005280:	f001 f84a 	bl	8006318 <xTaskCheckForTimeOut>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d123      	bne.n	80052d2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800528a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800528c:	f000 fa3d 	bl	800570a <prvIsQueueEmpty>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d017      	beq.n	80052c6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005298:	3324      	adds	r3, #36	@ 0x24
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4611      	mov	r1, r2
 800529e:	4618      	mov	r0, r3
 80052a0:	f000 ff6e 	bl	8006180 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80052a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052a6:	f000 f9de 	bl	8005666 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80052aa:	f000 fd9f 	bl	8005dec <xTaskResumeAll>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d189      	bne.n	80051c8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80052b4:	4b0f      	ldr	r3, [pc, #60]	@ (80052f4 <xQueueReceive+0x1c0>)
 80052b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052ba:	601a      	str	r2, [r3, #0]
 80052bc:	f3bf 8f4f 	dsb	sy
 80052c0:	f3bf 8f6f 	isb	sy
 80052c4:	e780      	b.n	80051c8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80052c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052c8:	f000 f9cd 	bl	8005666 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052cc:	f000 fd8e 	bl	8005dec <xTaskResumeAll>
 80052d0:	e77a      	b.n	80051c8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80052d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052d4:	f000 f9c7 	bl	8005666 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052d8:	f000 fd88 	bl	8005dec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052de:	f000 fa14 	bl	800570a <prvIsQueueEmpty>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f43f af6f 	beq.w	80051c8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80052ea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3730      	adds	r7, #48	@ 0x30
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bd80      	pop	{r7, pc}
 80052f4:	e000ed04 	.word	0xe000ed04

080052f8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08e      	sub	sp, #56	@ 0x38
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005302:	2300      	movs	r3, #0
 8005304:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800530a:	2300      	movs	r3, #0
 800530c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10b      	bne.n	800532c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005318:	f383 8811 	msr	BASEPRI, r3
 800531c:	f3bf 8f6f 	isb	sy
 8005320:	f3bf 8f4f 	dsb	sy
 8005324:	623b      	str	r3, [r7, #32]
}
 8005326:	bf00      	nop
 8005328:	bf00      	nop
 800532a:	e7fd      	b.n	8005328 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800532c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800532e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00b      	beq.n	800534c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005334:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005338:	f383 8811 	msr	BASEPRI, r3
 800533c:	f3bf 8f6f 	isb	sy
 8005340:	f3bf 8f4f 	dsb	sy
 8005344:	61fb      	str	r3, [r7, #28]
}
 8005346:	bf00      	nop
 8005348:	bf00      	nop
 800534a:	e7fd      	b.n	8005348 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800534c:	f001 f930 	bl	80065b0 <xTaskGetSchedulerState>
 8005350:	4603      	mov	r3, r0
 8005352:	2b00      	cmp	r3, #0
 8005354:	d102      	bne.n	800535c <xQueueSemaphoreTake+0x64>
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <xQueueSemaphoreTake+0x68>
 800535c:	2301      	movs	r3, #1
 800535e:	e000      	b.n	8005362 <xQueueSemaphoreTake+0x6a>
 8005360:	2300      	movs	r3, #0
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10b      	bne.n	800537e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800536a:	f383 8811 	msr	BASEPRI, r3
 800536e:	f3bf 8f6f 	isb	sy
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	61bb      	str	r3, [r7, #24]
}
 8005378:	bf00      	nop
 800537a:	bf00      	nop
 800537c:	e7fd      	b.n	800537a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800537e:	f001 ff45 	bl	800720c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005386:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538a:	2b00      	cmp	r3, #0
 800538c:	d024      	beq.n	80053d8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800538e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005390:	1e5a      	subs	r2, r3, #1
 8005392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005394:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d104      	bne.n	80053a8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800539e:	f001 fa81 	bl	80068a4 <pvTaskIncrementMutexHeldCount>
 80053a2:	4602      	mov	r2, r0
 80053a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053aa:	691b      	ldr	r3, [r3, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00f      	beq.n	80053d0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053b2:	3310      	adds	r3, #16
 80053b4:	4618      	mov	r0, r3
 80053b6:	f000 ff35 	bl	8006224 <xTaskRemoveFromEventList>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d007      	beq.n	80053d0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053c0:	4b54      	ldr	r3, [pc, #336]	@ (8005514 <xQueueSemaphoreTake+0x21c>)
 80053c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053c6:	601a      	str	r2, [r3, #0]
 80053c8:	f3bf 8f4f 	dsb	sy
 80053cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053d0:	f001 ff4c 	bl	800726c <vPortExitCritical>
				return pdPASS;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e098      	b.n	800550a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d112      	bne.n	8005404 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80053de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00b      	beq.n	80053fc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80053e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	617b      	str	r3, [r7, #20]
}
 80053f6:	bf00      	nop
 80053f8:	bf00      	nop
 80053fa:	e7fd      	b.n	80053f8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80053fc:	f001 ff36 	bl	800726c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005400:	2300      	movs	r3, #0
 8005402:	e082      	b.n	800550a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005406:	2b00      	cmp	r3, #0
 8005408:	d106      	bne.n	8005418 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800540a:	f107 030c 	add.w	r3, r7, #12
 800540e:	4618      	mov	r0, r3
 8005410:	f000 ff6c 	bl	80062ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005414:	2301      	movs	r3, #1
 8005416:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005418:	f001 ff28 	bl	800726c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800541c:	f000 fcd8 	bl	8005dd0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005420:	f001 fef4 	bl	800720c <vPortEnterCritical>
 8005424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005426:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800542a:	b25b      	sxtb	r3, r3
 800542c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005430:	d103      	bne.n	800543a <xQueueSemaphoreTake+0x142>
 8005432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800543a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005440:	b25b      	sxtb	r3, r3
 8005442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005446:	d103      	bne.n	8005450 <xQueueSemaphoreTake+0x158>
 8005448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800544a:	2200      	movs	r2, #0
 800544c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005450:	f001 ff0c 	bl	800726c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005454:	463a      	mov	r2, r7
 8005456:	f107 030c 	add.w	r3, r7, #12
 800545a:	4611      	mov	r1, r2
 800545c:	4618      	mov	r0, r3
 800545e:	f000 ff5b 	bl	8006318 <xTaskCheckForTimeOut>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d132      	bne.n	80054ce <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005468:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800546a:	f000 f94e 	bl	800570a <prvIsQueueEmpty>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d026      	beq.n	80054c2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d109      	bne.n	8005490 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800547c:	f001 fec6 	bl	800720c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005482:	689b      	ldr	r3, [r3, #8]
 8005484:	4618      	mov	r0, r3
 8005486:	f001 f8b1 	bl	80065ec <xTaskPriorityInherit>
 800548a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800548c:	f001 feee 	bl	800726c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005490:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005492:	3324      	adds	r3, #36	@ 0x24
 8005494:	683a      	ldr	r2, [r7, #0]
 8005496:	4611      	mov	r1, r2
 8005498:	4618      	mov	r0, r3
 800549a:	f000 fe71 	bl	8006180 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800549e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054a0:	f000 f8e1 	bl	8005666 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054a4:	f000 fca2 	bl	8005dec <xTaskResumeAll>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f47f af67 	bne.w	800537e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80054b0:	4b18      	ldr	r3, [pc, #96]	@ (8005514 <xQueueSemaphoreTake+0x21c>)
 80054b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054b6:	601a      	str	r2, [r3, #0]
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	e75d      	b.n	800537e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80054c2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054c4:	f000 f8cf 	bl	8005666 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054c8:	f000 fc90 	bl	8005dec <xTaskResumeAll>
 80054cc:	e757      	b.n	800537e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80054ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054d0:	f000 f8c9 	bl	8005666 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80054d4:	f000 fc8a 	bl	8005dec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054d8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054da:	f000 f916 	bl	800570a <prvIsQueueEmpty>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f43f af4c 	beq.w	800537e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80054e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00d      	beq.n	8005508 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80054ec:	f001 fe8e 	bl	800720c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80054f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80054f2:	f000 f811 	bl	8005518 <prvGetDisinheritPriorityAfterTimeout>
 80054f6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80054f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054fe:	4618      	mov	r0, r3
 8005500:	f001 f94c 	bl	800679c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005504:	f001 feb2 	bl	800726c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005508:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800550a:	4618      	mov	r0, r3
 800550c:	3738      	adds	r7, #56	@ 0x38
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}
 8005512:	bf00      	nop
 8005514:	e000ed04 	.word	0xe000ed04

08005518 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005524:	2b00      	cmp	r3, #0
 8005526:	d006      	beq.n	8005536 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	e001      	b.n	800553a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005536:	2300      	movs	r3, #0
 8005538:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800553a:	68fb      	ldr	r3, [r7, #12]
	}
 800553c:	4618      	mov	r0, r3
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr

08005546 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b086      	sub	sp, #24
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005552:	2300      	movs	r3, #0
 8005554:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10d      	bne.n	8005580 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d14d      	bne.n	8005608 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	4618      	mov	r0, r3
 8005572:	f001 f8a3 	bl	80066bc <xTaskPriorityDisinherit>
 8005576:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	609a      	str	r2, [r3, #8]
 800557e:	e043      	b.n	8005608 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d119      	bne.n	80055ba <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6858      	ldr	r0, [r3, #4]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558e:	461a      	mov	r2, r3
 8005590:	68b9      	ldr	r1, [r7, #8]
 8005592:	f002 fb1d 	bl	8007bd0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685a      	ldr	r2, [r3, #4]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559e:	441a      	add	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	d32b      	bcc.n	8005608 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	605a      	str	r2, [r3, #4]
 80055b8:	e026      	b.n	8005608 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	68d8      	ldr	r0, [r3, #12]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	461a      	mov	r2, r3
 80055c4:	68b9      	ldr	r1, [r7, #8]
 80055c6:	f002 fb03 	bl	8007bd0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055d2:	425b      	negs	r3, r3
 80055d4:	441a      	add	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	68da      	ldr	r2, [r3, #12]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d207      	bcs.n	80055f6 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ee:	425b      	negs	r3, r3
 80055f0:	441a      	add	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d105      	bne.n	8005608 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d002      	beq.n	8005608 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	3b01      	subs	r3, #1
 8005606:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005610:	697b      	ldr	r3, [r7, #20]
}
 8005612:	4618      	mov	r0, r3
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}

0800561a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800561a:	b580      	push	{r7, lr}
 800561c:	b082      	sub	sp, #8
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
 8005622:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005628:	2b00      	cmp	r3, #0
 800562a:	d018      	beq.n	800565e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68da      	ldr	r2, [r3, #12]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005634:	441a      	add	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68da      	ldr	r2, [r3, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	429a      	cmp	r2, r3
 8005644:	d303      	bcc.n	800564e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68d9      	ldr	r1, [r3, #12]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	461a      	mov	r2, r3
 8005658:	6838      	ldr	r0, [r7, #0]
 800565a:	f002 fab9 	bl	8007bd0 <memcpy>
	}
}
 800565e:	bf00      	nop
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}

08005666 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005666:	b580      	push	{r7, lr}
 8005668:	b084      	sub	sp, #16
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800566e:	f001 fdcd 	bl	800720c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005678:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800567a:	e011      	b.n	80056a0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005680:	2b00      	cmp	r3, #0
 8005682:	d012      	beq.n	80056aa <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	3324      	adds	r3, #36	@ 0x24
 8005688:	4618      	mov	r0, r3
 800568a:	f000 fdcb 	bl	8006224 <xTaskRemoveFromEventList>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005694:	f000 fea4 	bl	80063e0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005698:	7bfb      	ldrb	r3, [r7, #15]
 800569a:	3b01      	subs	r3, #1
 800569c:	b2db      	uxtb	r3, r3
 800569e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80056a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	dce9      	bgt.n	800567c <prvUnlockQueue+0x16>
 80056a8:	e000      	b.n	80056ac <prvUnlockQueue+0x46>
					break;
 80056aa:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	22ff      	movs	r2, #255	@ 0xff
 80056b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80056b4:	f001 fdda 	bl	800726c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80056b8:	f001 fda8 	bl	800720c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056c2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056c4:	e011      	b.n	80056ea <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	691b      	ldr	r3, [r3, #16]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d012      	beq.n	80056f4 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	3310      	adds	r3, #16
 80056d2:	4618      	mov	r0, r3
 80056d4:	f000 fda6 	bl	8006224 <xTaskRemoveFromEventList>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d001      	beq.n	80056e2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80056de:	f000 fe7f 	bl	80063e0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80056e2:	7bbb      	ldrb	r3, [r7, #14]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80056ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	dce9      	bgt.n	80056c6 <prvUnlockQueue+0x60>
 80056f2:	e000      	b.n	80056f6 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80056f4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	22ff      	movs	r2, #255	@ 0xff
 80056fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80056fe:	f001 fdb5 	bl	800726c <vPortExitCritical>
}
 8005702:	bf00      	nop
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}

0800570a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800570a:	b580      	push	{r7, lr}
 800570c:	b084      	sub	sp, #16
 800570e:	af00      	add	r7, sp, #0
 8005710:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005712:	f001 fd7b 	bl	800720c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571a:	2b00      	cmp	r3, #0
 800571c:	d102      	bne.n	8005724 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800571e:	2301      	movs	r3, #1
 8005720:	60fb      	str	r3, [r7, #12]
 8005722:	e001      	b.n	8005728 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005724:	2300      	movs	r3, #0
 8005726:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005728:	f001 fda0 	bl	800726c <vPortExitCritical>

	return xReturn;
 800572c:	68fb      	ldr	r3, [r7, #12]
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}

08005736 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b084      	sub	sp, #16
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800573e:	f001 fd65 	bl	800720c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800574a:	429a      	cmp	r2, r3
 800574c:	d102      	bne.n	8005754 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800574e:	2301      	movs	r3, #1
 8005750:	60fb      	str	r3, [r7, #12]
 8005752:	e001      	b.n	8005758 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005754:	2300      	movs	r3, #0
 8005756:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005758:	f001 fd88 	bl	800726c <vPortExitCritical>

	return xReturn;
 800575c:	68fb      	ldr	r3, [r7, #12]
}
 800575e:	4618      	mov	r0, r3
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005768:	b480      	push	{r7}
 800576a:	b085      	sub	sp, #20
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005772:	2300      	movs	r3, #0
 8005774:	60fb      	str	r3, [r7, #12]
 8005776:	e014      	b.n	80057a2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005778:	4a0e      	ldr	r2, [pc, #56]	@ (80057b4 <vQueueAddToRegistry+0x4c>)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10b      	bne.n	800579c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005784:	490b      	ldr	r1, [pc, #44]	@ (80057b4 <vQueueAddToRegistry+0x4c>)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800578e:	4a09      	ldr	r2, [pc, #36]	@ (80057b4 <vQueueAddToRegistry+0x4c>)
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	4413      	add	r3, r2
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800579a:	e006      	b.n	80057aa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	3301      	adds	r3, #1
 80057a0:	60fb      	str	r3, [r7, #12]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2b07      	cmp	r3, #7
 80057a6:	d9e7      	bls.n	8005778 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80057a8:	bf00      	nop
 80057aa:	bf00      	nop
 80057ac:	3714      	adds	r7, #20
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bc80      	pop	{r7}
 80057b2:	4770      	bx	lr
 80057b4:	20000dd4 	.word	0x20000dd4

080057b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80057c8:	f001 fd20 	bl	800720c <vPortEnterCritical>
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057d2:	b25b      	sxtb	r3, r3
 80057d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d8:	d103      	bne.n	80057e2 <vQueueWaitForMessageRestricted+0x2a>
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057e8:	b25b      	sxtb	r3, r3
 80057ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ee:	d103      	bne.n	80057f8 <vQueueWaitForMessageRestricted+0x40>
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057f8:	f001 fd38 	bl	800726c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005800:	2b00      	cmp	r3, #0
 8005802:	d106      	bne.n	8005812 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	3324      	adds	r3, #36	@ 0x24
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	68b9      	ldr	r1, [r7, #8]
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fcdd 	bl	80061cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005812:	6978      	ldr	r0, [r7, #20]
 8005814:	f7ff ff27 	bl	8005666 <prvUnlockQueue>
	}
 8005818:	bf00      	nop
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005820:	b580      	push	{r7, lr}
 8005822:	b08e      	sub	sp, #56	@ 0x38
 8005824:	af04      	add	r7, sp, #16
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800582e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005830:	2b00      	cmp	r3, #0
 8005832:	d10b      	bne.n	800584c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005838:	f383 8811 	msr	BASEPRI, r3
 800583c:	f3bf 8f6f 	isb	sy
 8005840:	f3bf 8f4f 	dsb	sy
 8005844:	623b      	str	r3, [r7, #32]
}
 8005846:	bf00      	nop
 8005848:	bf00      	nop
 800584a:	e7fd      	b.n	8005848 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800584c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10b      	bne.n	800586a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005856:	f383 8811 	msr	BASEPRI, r3
 800585a:	f3bf 8f6f 	isb	sy
 800585e:	f3bf 8f4f 	dsb	sy
 8005862:	61fb      	str	r3, [r7, #28]
}
 8005864:	bf00      	nop
 8005866:	bf00      	nop
 8005868:	e7fd      	b.n	8005866 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800586a:	23a8      	movs	r3, #168	@ 0xa8
 800586c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	2ba8      	cmp	r3, #168	@ 0xa8
 8005872:	d00b      	beq.n	800588c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	61bb      	str	r3, [r7, #24]
}
 8005886:	bf00      	nop
 8005888:	bf00      	nop
 800588a:	e7fd      	b.n	8005888 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800588c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800588e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005890:	2b00      	cmp	r3, #0
 8005892:	d01e      	beq.n	80058d2 <xTaskCreateStatic+0xb2>
 8005894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005896:	2b00      	cmp	r3, #0
 8005898:	d01b      	beq.n	80058d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800589a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800589c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80058a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80058ac:	2300      	movs	r3, #0
 80058ae:	9303      	str	r3, [sp, #12]
 80058b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b2:	9302      	str	r3, [sp, #8]
 80058b4:	f107 0314 	add.w	r3, r7, #20
 80058b8:	9301      	str	r3, [sp, #4]
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	68b9      	ldr	r1, [r7, #8]
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 f851 	bl	800596c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80058ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80058cc:	f000 f8f6 	bl	8005abc <prvAddNewTaskToReadyList>
 80058d0:	e001      	b.n	80058d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80058d6:	697b      	ldr	r3, [r7, #20]
	}
 80058d8:	4618      	mov	r0, r3
 80058da:	3728      	adds	r7, #40	@ 0x28
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08c      	sub	sp, #48	@ 0x30
 80058e4:	af04      	add	r7, sp, #16
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	603b      	str	r3, [r7, #0]
 80058ec:	4613      	mov	r3, r2
 80058ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80058f0:	88fb      	ldrh	r3, [r7, #6]
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4618      	mov	r0, r3
 80058f6:	f001 fd8b 	bl	8007410 <pvPortMalloc>
 80058fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00e      	beq.n	8005920 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005902:	20a8      	movs	r0, #168	@ 0xa8
 8005904:	f001 fd84 	bl	8007410 <pvPortMalloc>
 8005908:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d003      	beq.n	8005918 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005910:	69fb      	ldr	r3, [r7, #28]
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	631a      	str	r2, [r3, #48]	@ 0x30
 8005916:	e005      	b.n	8005924 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005918:	6978      	ldr	r0, [r7, #20]
 800591a:	f001 fe47 	bl	80075ac <vPortFree>
 800591e:	e001      	b.n	8005924 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005920:	2300      	movs	r3, #0
 8005922:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d017      	beq.n	800595a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005932:	88fa      	ldrh	r2, [r7, #6]
 8005934:	2300      	movs	r3, #0
 8005936:	9303      	str	r3, [sp, #12]
 8005938:	69fb      	ldr	r3, [r7, #28]
 800593a:	9302      	str	r3, [sp, #8]
 800593c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593e:	9301      	str	r3, [sp, #4]
 8005940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	68b9      	ldr	r1, [r7, #8]
 8005948:	68f8      	ldr	r0, [r7, #12]
 800594a:	f000 f80f 	bl	800596c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800594e:	69f8      	ldr	r0, [r7, #28]
 8005950:	f000 f8b4 	bl	8005abc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005954:	2301      	movs	r3, #1
 8005956:	61bb      	str	r3, [r7, #24]
 8005958:	e002      	b.n	8005960 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800595a:	f04f 33ff 	mov.w	r3, #4294967295
 800595e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005960:	69bb      	ldr	r3, [r7, #24]
	}
 8005962:	4618      	mov	r0, r3
 8005964:	3720      	adds	r7, #32
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
	...

0800596c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b088      	sub	sp, #32
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]
 8005978:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	461a      	mov	r2, r3
 8005984:	21a5      	movs	r1, #165	@ 0xa5
 8005986:	f002 f83d 	bl	8007a04 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800598a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800598c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005994:	3b01      	subs	r3, #1
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	4413      	add	r3, r2
 800599a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	f023 0307 	bic.w	r3, r3, #7
 80059a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80059a4:	69bb      	ldr	r3, [r7, #24]
 80059a6:	f003 0307 	and.w	r3, r3, #7
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d00b      	beq.n	80059c6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80059ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b2:	f383 8811 	msr	BASEPRI, r3
 80059b6:	f3bf 8f6f 	isb	sy
 80059ba:	f3bf 8f4f 	dsb	sy
 80059be:	617b      	str	r3, [r7, #20]
}
 80059c0:	bf00      	nop
 80059c2:	bf00      	nop
 80059c4:	e7fd      	b.n	80059c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d01f      	beq.n	8005a0c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059cc:	2300      	movs	r3, #0
 80059ce:	61fb      	str	r3, [r7, #28]
 80059d0:	e012      	b.n	80059f8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	4413      	add	r3, r2
 80059d8:	7819      	ldrb	r1, [r3, #0]
 80059da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	4413      	add	r3, r2
 80059e0:	3334      	adds	r3, #52	@ 0x34
 80059e2:	460a      	mov	r2, r1
 80059e4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80059e6:	68ba      	ldr	r2, [r7, #8]
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	4413      	add	r3, r2
 80059ec:	781b      	ldrb	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d006      	beq.n	8005a00 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	3301      	adds	r3, #1
 80059f6:	61fb      	str	r3, [r7, #28]
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	2b0f      	cmp	r3, #15
 80059fc:	d9e9      	bls.n	80059d2 <prvInitialiseNewTask+0x66>
 80059fe:	e000      	b.n	8005a02 <prvInitialiseNewTask+0x96>
			{
				break;
 8005a00:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a0a:	e003      	b.n	8005a14 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a16:	2b37      	cmp	r3, #55	@ 0x37
 8005a18:	d901      	bls.n	8005a1e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005a1a:	2337      	movs	r3, #55	@ 0x37
 8005a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a22:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a28:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a32:	3304      	adds	r3, #4
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7ff f806 	bl	8004a46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3c:	3318      	adds	r3, #24
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7ff f801 	bl	8004a46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a48:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a52:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a58:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6c:	3354      	adds	r3, #84	@ 0x54
 8005a6e:	224c      	movs	r2, #76	@ 0x4c
 8005a70:	2100      	movs	r1, #0
 8005a72:	4618      	mov	r0, r3
 8005a74:	f001 ffc6 	bl	8007a04 <memset>
 8005a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7a:	4a0d      	ldr	r2, [pc, #52]	@ (8005ab0 <prvInitialiseNewTask+0x144>)
 8005a7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a80:	4a0c      	ldr	r2, [pc, #48]	@ (8005ab4 <prvInitialiseNewTask+0x148>)
 8005a82:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a86:	4a0c      	ldr	r2, [pc, #48]	@ (8005ab8 <prvInitialiseNewTask+0x14c>)
 8005a88:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	68f9      	ldr	r1, [r7, #12]
 8005a8e:	69b8      	ldr	r0, [r7, #24]
 8005a90:	f001 fac8 	bl	8007024 <pxPortInitialiseStack>
 8005a94:	4602      	mov	r2, r0
 8005a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005a9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d002      	beq.n	8005aa6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005aa4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005aa6:	bf00      	nop
 8005aa8:	3720      	adds	r7, #32
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20002074 	.word	0x20002074
 8005ab4:	200020dc 	.word	0x200020dc
 8005ab8:	20002144 	.word	0x20002144

08005abc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b082      	sub	sp, #8
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ac4:	f001 fba2 	bl	800720c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8005b80 <prvAddNewTaskToReadyList+0xc4>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	3301      	adds	r3, #1
 8005ace:	4a2c      	ldr	r2, [pc, #176]	@ (8005b80 <prvAddNewTaskToReadyList+0xc4>)
 8005ad0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ad2:	4b2c      	ldr	r3, [pc, #176]	@ (8005b84 <prvAddNewTaskToReadyList+0xc8>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d109      	bne.n	8005aee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005ada:	4a2a      	ldr	r2, [pc, #168]	@ (8005b84 <prvAddNewTaskToReadyList+0xc8>)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ae0:	4b27      	ldr	r3, [pc, #156]	@ (8005b80 <prvAddNewTaskToReadyList+0xc4>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d110      	bne.n	8005b0a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ae8:	f000 fc9e 	bl	8006428 <prvInitialiseTaskLists>
 8005aec:	e00d      	b.n	8005b0a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005aee:	4b26      	ldr	r3, [pc, #152]	@ (8005b88 <prvAddNewTaskToReadyList+0xcc>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d109      	bne.n	8005b0a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005af6:	4b23      	ldr	r3, [pc, #140]	@ (8005b84 <prvAddNewTaskToReadyList+0xc8>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d802      	bhi.n	8005b0a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b04:	4a1f      	ldr	r2, [pc, #124]	@ (8005b84 <prvAddNewTaskToReadyList+0xc8>)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b0a:	4b20      	ldr	r3, [pc, #128]	@ (8005b8c <prvAddNewTaskToReadyList+0xd0>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	4a1e      	ldr	r2, [pc, #120]	@ (8005b8c <prvAddNewTaskToReadyList+0xd0>)
 8005b12:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b14:	4b1d      	ldr	r3, [pc, #116]	@ (8005b8c <prvAddNewTaskToReadyList+0xd0>)
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b20:	4b1b      	ldr	r3, [pc, #108]	@ (8005b90 <prvAddNewTaskToReadyList+0xd4>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d903      	bls.n	8005b30 <prvAddNewTaskToReadyList+0x74>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b2c:	4a18      	ldr	r2, [pc, #96]	@ (8005b90 <prvAddNewTaskToReadyList+0xd4>)
 8005b2e:	6013      	str	r3, [r2, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b34:	4613      	mov	r3, r2
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	4413      	add	r3, r2
 8005b3a:	009b      	lsls	r3, r3, #2
 8005b3c:	4a15      	ldr	r2, [pc, #84]	@ (8005b94 <prvAddNewTaskToReadyList+0xd8>)
 8005b3e:	441a      	add	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	3304      	adds	r3, #4
 8005b44:	4619      	mov	r1, r3
 8005b46:	4610      	mov	r0, r2
 8005b48:	f7fe ff89 	bl	8004a5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005b4c:	f001 fb8e 	bl	800726c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005b50:	4b0d      	ldr	r3, [pc, #52]	@ (8005b88 <prvAddNewTaskToReadyList+0xcc>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00e      	beq.n	8005b76 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005b58:	4b0a      	ldr	r3, [pc, #40]	@ (8005b84 <prvAddNewTaskToReadyList+0xc8>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d207      	bcs.n	8005b76 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005b66:	4b0c      	ldr	r3, [pc, #48]	@ (8005b98 <prvAddNewTaskToReadyList+0xdc>)
 8005b68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	f3bf 8f4f 	dsb	sy
 8005b72:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b76:	bf00      	nop
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	200012e8 	.word	0x200012e8
 8005b84:	20000e14 	.word	0x20000e14
 8005b88:	200012f4 	.word	0x200012f4
 8005b8c:	20001304 	.word	0x20001304
 8005b90:	200012f0 	.word	0x200012f0
 8005b94:	20000e18 	.word	0x20000e18
 8005b98:	e000ed04 	.word	0xe000ed04

08005b9c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8005ba4:	f001 fb32 	bl	800720c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d102      	bne.n	8005bb4 <vTaskDelete+0x18>
 8005bae:	4b2d      	ldr	r3, [pc, #180]	@ (8005c64 <vTaskDelete+0xc8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	e000      	b.n	8005bb6 <vTaskDelete+0x1a>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	3304      	adds	r3, #4
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7fe ffa9 	bl	8004b14 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d004      	beq.n	8005bd4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	3318      	adds	r3, #24
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7fe ffa0 	bl	8004b14 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8005bd4:	4b24      	ldr	r3, [pc, #144]	@ (8005c68 <vTaskDelete+0xcc>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	3301      	adds	r3, #1
 8005bda:	4a23      	ldr	r2, [pc, #140]	@ (8005c68 <vTaskDelete+0xcc>)
 8005bdc:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8005bde:	4b21      	ldr	r3, [pc, #132]	@ (8005c64 <vTaskDelete+0xc8>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d10b      	bne.n	8005c00 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	3304      	adds	r3, #4
 8005bec:	4619      	mov	r1, r3
 8005bee:	481f      	ldr	r0, [pc, #124]	@ (8005c6c <vTaskDelete+0xd0>)
 8005bf0:	f7fe ff35 	bl	8004a5e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8005bf4:	4b1e      	ldr	r3, [pc, #120]	@ (8005c70 <vTaskDelete+0xd4>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	4a1d      	ldr	r2, [pc, #116]	@ (8005c70 <vTaskDelete+0xd4>)
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	e009      	b.n	8005c14 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8005c00:	4b1c      	ldr	r3, [pc, #112]	@ (8005c74 <vTaskDelete+0xd8>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	3b01      	subs	r3, #1
 8005c06:	4a1b      	ldr	r2, [pc, #108]	@ (8005c74 <vTaskDelete+0xd8>)
 8005c08:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 fc7a 	bl	8006504 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8005c10:	f000 fcae 	bl	8006570 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8005c14:	f001 fb2a 	bl	800726c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8005c18:	4b17      	ldr	r3, [pc, #92]	@ (8005c78 <vTaskDelete+0xdc>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01c      	beq.n	8005c5a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8005c20:	4b10      	ldr	r3, [pc, #64]	@ (8005c64 <vTaskDelete+0xc8>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d117      	bne.n	8005c5a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8005c2a:	4b14      	ldr	r3, [pc, #80]	@ (8005c7c <vTaskDelete+0xe0>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00b      	beq.n	8005c4a <vTaskDelete+0xae>
	__asm volatile
 8005c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c36:	f383 8811 	msr	BASEPRI, r3
 8005c3a:	f3bf 8f6f 	isb	sy
 8005c3e:	f3bf 8f4f 	dsb	sy
 8005c42:	60bb      	str	r3, [r7, #8]
}
 8005c44:	bf00      	nop
 8005c46:	bf00      	nop
 8005c48:	e7fd      	b.n	8005c46 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8005c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c80 <vTaskDelete+0xe4>)
 8005c4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	f3bf 8f4f 	dsb	sy
 8005c56:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005c5a:	bf00      	nop
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	20000e14 	.word	0x20000e14
 8005c68:	20001304 	.word	0x20001304
 8005c6c:	200012bc 	.word	0x200012bc
 8005c70:	200012d0 	.word	0x200012d0
 8005c74:	200012e8 	.word	0x200012e8
 8005c78:	200012f4 	.word	0x200012f4
 8005c7c:	20001310 	.word	0x20001310
 8005c80:	e000ed04 	.word	0xe000ed04

08005c84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b084      	sub	sp, #16
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d018      	beq.n	8005cc8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c96:	4b14      	ldr	r3, [pc, #80]	@ (8005ce8 <vTaskDelay+0x64>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00b      	beq.n	8005cb6 <vTaskDelay+0x32>
	__asm volatile
 8005c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca2:	f383 8811 	msr	BASEPRI, r3
 8005ca6:	f3bf 8f6f 	isb	sy
 8005caa:	f3bf 8f4f 	dsb	sy
 8005cae:	60bb      	str	r3, [r7, #8]
}
 8005cb0:	bf00      	nop
 8005cb2:	bf00      	nop
 8005cb4:	e7fd      	b.n	8005cb2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005cb6:	f000 f88b 	bl	8005dd0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cba:	2100      	movs	r1, #0
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 fe05 	bl	80068cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005cc2:	f000 f893 	bl	8005dec <xTaskResumeAll>
 8005cc6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d107      	bne.n	8005cde <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005cce:	4b07      	ldr	r3, [pc, #28]	@ (8005cec <vTaskDelay+0x68>)
 8005cd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cd4:	601a      	str	r2, [r3, #0]
 8005cd6:	f3bf 8f4f 	dsb	sy
 8005cda:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cde:	bf00      	nop
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	20001310 	.word	0x20001310
 8005cec:	e000ed04 	.word	0xe000ed04

08005cf0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b08a      	sub	sp, #40	@ 0x28
 8005cf4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cfe:	463a      	mov	r2, r7
 8005d00:	1d39      	adds	r1, r7, #4
 8005d02:	f107 0308 	add.w	r3, r7, #8
 8005d06:	4618      	mov	r0, r3
 8005d08:	f7fe fe4c 	bl	80049a4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d0c:	6839      	ldr	r1, [r7, #0]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	9202      	str	r2, [sp, #8]
 8005d14:	9301      	str	r3, [sp, #4]
 8005d16:	2300      	movs	r3, #0
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	460a      	mov	r2, r1
 8005d1e:	4924      	ldr	r1, [pc, #144]	@ (8005db0 <vTaskStartScheduler+0xc0>)
 8005d20:	4824      	ldr	r0, [pc, #144]	@ (8005db4 <vTaskStartScheduler+0xc4>)
 8005d22:	f7ff fd7d 	bl	8005820 <xTaskCreateStatic>
 8005d26:	4603      	mov	r3, r0
 8005d28:	4a23      	ldr	r2, [pc, #140]	@ (8005db8 <vTaskStartScheduler+0xc8>)
 8005d2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d2c:	4b22      	ldr	r3, [pc, #136]	@ (8005db8 <vTaskStartScheduler+0xc8>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d002      	beq.n	8005d3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d34:	2301      	movs	r3, #1
 8005d36:	617b      	str	r3, [r7, #20]
 8005d38:	e001      	b.n	8005d3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d102      	bne.n	8005d4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d44:	f000 fe16 	bl	8006974 <xTimerCreateTimerTask>
 8005d48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d11b      	bne.n	8005d88 <vTaskStartScheduler+0x98>
	__asm volatile
 8005d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d54:	f383 8811 	msr	BASEPRI, r3
 8005d58:	f3bf 8f6f 	isb	sy
 8005d5c:	f3bf 8f4f 	dsb	sy
 8005d60:	613b      	str	r3, [r7, #16]
}
 8005d62:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d64:	4b15      	ldr	r3, [pc, #84]	@ (8005dbc <vTaskStartScheduler+0xcc>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	3354      	adds	r3, #84	@ 0x54
 8005d6a:	4a15      	ldr	r2, [pc, #84]	@ (8005dc0 <vTaskStartScheduler+0xd0>)
 8005d6c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d6e:	4b15      	ldr	r3, [pc, #84]	@ (8005dc4 <vTaskStartScheduler+0xd4>)
 8005d70:	f04f 32ff 	mov.w	r2, #4294967295
 8005d74:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d76:	4b14      	ldr	r3, [pc, #80]	@ (8005dc8 <vTaskStartScheduler+0xd8>)
 8005d78:	2201      	movs	r2, #1
 8005d7a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d7c:	4b13      	ldr	r3, [pc, #76]	@ (8005dcc <vTaskStartScheduler+0xdc>)
 8005d7e:	2200      	movs	r2, #0
 8005d80:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d82:	f001 f9d1 	bl	8007128 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d86:	e00f      	b.n	8005da8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8e:	d10b      	bne.n	8005da8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	60fb      	str	r3, [r7, #12]
}
 8005da2:	bf00      	nop
 8005da4:	bf00      	nop
 8005da6:	e7fd      	b.n	8005da4 <vTaskStartScheduler+0xb4>
}
 8005da8:	bf00      	nop
 8005daa:	3718      	adds	r7, #24
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	08008508 	.word	0x08008508
 8005db4:	080063f9 	.word	0x080063f9
 8005db8:	2000130c 	.word	0x2000130c
 8005dbc:	20000e14 	.word	0x20000e14
 8005dc0:	20000018 	.word	0x20000018
 8005dc4:	20001308 	.word	0x20001308
 8005dc8:	200012f4 	.word	0x200012f4
 8005dcc:	200012ec 	.word	0x200012ec

08005dd0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005dd4:	4b04      	ldr	r3, [pc, #16]	@ (8005de8 <vTaskSuspendAll+0x18>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	4a03      	ldr	r2, [pc, #12]	@ (8005de8 <vTaskSuspendAll+0x18>)
 8005ddc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005dde:	bf00      	nop
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bc80      	pop	{r7}
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	20001310 	.word	0x20001310

08005dec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005df2:	2300      	movs	r3, #0
 8005df4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005df6:	2300      	movs	r3, #0
 8005df8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005dfa:	4b42      	ldr	r3, [pc, #264]	@ (8005f04 <xTaskResumeAll+0x118>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d10b      	bne.n	8005e1a <xTaskResumeAll+0x2e>
	__asm volatile
 8005e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e06:	f383 8811 	msr	BASEPRI, r3
 8005e0a:	f3bf 8f6f 	isb	sy
 8005e0e:	f3bf 8f4f 	dsb	sy
 8005e12:	603b      	str	r3, [r7, #0]
}
 8005e14:	bf00      	nop
 8005e16:	bf00      	nop
 8005e18:	e7fd      	b.n	8005e16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e1a:	f001 f9f7 	bl	800720c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e1e:	4b39      	ldr	r3, [pc, #228]	@ (8005f04 <xTaskResumeAll+0x118>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	4a37      	ldr	r2, [pc, #220]	@ (8005f04 <xTaskResumeAll+0x118>)
 8005e26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e28:	4b36      	ldr	r3, [pc, #216]	@ (8005f04 <xTaskResumeAll+0x118>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d162      	bne.n	8005ef6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e30:	4b35      	ldr	r3, [pc, #212]	@ (8005f08 <xTaskResumeAll+0x11c>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d05e      	beq.n	8005ef6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e38:	e02f      	b.n	8005e9a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e3a:	4b34      	ldr	r3, [pc, #208]	@ (8005f0c <xTaskResumeAll+0x120>)
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	3318      	adds	r3, #24
 8005e46:	4618      	mov	r0, r3
 8005e48:	f7fe fe64 	bl	8004b14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	3304      	adds	r3, #4
 8005e50:	4618      	mov	r0, r3
 8005e52:	f7fe fe5f 	bl	8004b14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e5a:	4b2d      	ldr	r3, [pc, #180]	@ (8005f10 <xTaskResumeAll+0x124>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d903      	bls.n	8005e6a <xTaskResumeAll+0x7e>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e66:	4a2a      	ldr	r2, [pc, #168]	@ (8005f10 <xTaskResumeAll+0x124>)
 8005e68:	6013      	str	r3, [r2, #0]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e6e:	4613      	mov	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	4413      	add	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4a27      	ldr	r2, [pc, #156]	@ (8005f14 <xTaskResumeAll+0x128>)
 8005e78:	441a      	add	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	3304      	adds	r3, #4
 8005e7e:	4619      	mov	r1, r3
 8005e80:	4610      	mov	r0, r2
 8005e82:	f7fe fdec 	bl	8004a5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e8a:	4b23      	ldr	r3, [pc, #140]	@ (8005f18 <xTaskResumeAll+0x12c>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d302      	bcc.n	8005e9a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005e94:	4b21      	ldr	r3, [pc, #132]	@ (8005f1c <xTaskResumeAll+0x130>)
 8005e96:	2201      	movs	r2, #1
 8005e98:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e9a:	4b1c      	ldr	r3, [pc, #112]	@ (8005f0c <xTaskResumeAll+0x120>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1cb      	bne.n	8005e3a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d001      	beq.n	8005eac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005ea8:	f000 fb62 	bl	8006570 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005eac:	4b1c      	ldr	r3, [pc, #112]	@ (8005f20 <xTaskResumeAll+0x134>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d010      	beq.n	8005eda <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005eb8:	f000 f844 	bl	8005f44 <xTaskIncrementTick>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d002      	beq.n	8005ec8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005ec2:	4b16      	ldr	r3, [pc, #88]	@ (8005f1c <xTaskResumeAll+0x130>)
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1f1      	bne.n	8005eb8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005ed4:	4b12      	ldr	r3, [pc, #72]	@ (8005f20 <xTaskResumeAll+0x134>)
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005eda:	4b10      	ldr	r3, [pc, #64]	@ (8005f1c <xTaskResumeAll+0x130>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d009      	beq.n	8005ef6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8005f24 <xTaskResumeAll+0x138>)
 8005ee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005eec:	601a      	str	r2, [r3, #0]
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ef6:	f001 f9b9 	bl	800726c <vPortExitCritical>

	return xAlreadyYielded;
 8005efa:	68bb      	ldr	r3, [r7, #8]
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	20001310 	.word	0x20001310
 8005f08:	200012e8 	.word	0x200012e8
 8005f0c:	200012a8 	.word	0x200012a8
 8005f10:	200012f0 	.word	0x200012f0
 8005f14:	20000e18 	.word	0x20000e18
 8005f18:	20000e14 	.word	0x20000e14
 8005f1c:	200012fc 	.word	0x200012fc
 8005f20:	200012f8 	.word	0x200012f8
 8005f24:	e000ed04 	.word	0xe000ed04

08005f28 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f2e:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <xTaskGetTickCount+0x18>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f34:	687b      	ldr	r3, [r7, #4]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	370c      	adds	r7, #12
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bc80      	pop	{r7}
 8005f3e:	4770      	bx	lr
 8005f40:	200012ec 	.word	0x200012ec

08005f44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f4e:	4b4f      	ldr	r3, [pc, #316]	@ (800608c <xTaskIncrementTick+0x148>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f040 8090 	bne.w	8006078 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f58:	4b4d      	ldr	r3, [pc, #308]	@ (8006090 <xTaskIncrementTick+0x14c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f60:	4a4b      	ldr	r2, [pc, #300]	@ (8006090 <xTaskIncrementTick+0x14c>)
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d121      	bne.n	8005fb0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f6c:	4b49      	ldr	r3, [pc, #292]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00b      	beq.n	8005f8e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f7a:	f383 8811 	msr	BASEPRI, r3
 8005f7e:	f3bf 8f6f 	isb	sy
 8005f82:	f3bf 8f4f 	dsb	sy
 8005f86:	603b      	str	r3, [r7, #0]
}
 8005f88:	bf00      	nop
 8005f8a:	bf00      	nop
 8005f8c:	e7fd      	b.n	8005f8a <xTaskIncrementTick+0x46>
 8005f8e:	4b41      	ldr	r3, [pc, #260]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	60fb      	str	r3, [r7, #12]
 8005f94:	4b40      	ldr	r3, [pc, #256]	@ (8006098 <xTaskIncrementTick+0x154>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a3e      	ldr	r2, [pc, #248]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005f9a:	6013      	str	r3, [r2, #0]
 8005f9c:	4a3e      	ldr	r2, [pc, #248]	@ (8006098 <xTaskIncrementTick+0x154>)
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6013      	str	r3, [r2, #0]
 8005fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800609c <xTaskIncrementTick+0x158>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800609c <xTaskIncrementTick+0x158>)
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	f000 fae0 	bl	8006570 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80060a0 <xTaskIncrementTick+0x15c>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d349      	bcc.n	800604e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fba:	4b36      	ldr	r3, [pc, #216]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d104      	bne.n	8005fce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fc4:	4b36      	ldr	r3, [pc, #216]	@ (80060a0 <xTaskIncrementTick+0x15c>)
 8005fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005fca:	601a      	str	r2, [r3, #0]
					break;
 8005fcc:	e03f      	b.n	800604e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fce:	4b31      	ldr	r3, [pc, #196]	@ (8006094 <xTaskIncrementTick+0x150>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005fde:	693a      	ldr	r2, [r7, #16]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d203      	bcs.n	8005fee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005fe6:	4a2e      	ldr	r2, [pc, #184]	@ (80060a0 <xTaskIncrementTick+0x15c>)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005fec:	e02f      	b.n	800604e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fee:	68bb      	ldr	r3, [r7, #8]
 8005ff0:	3304      	adds	r3, #4
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7fe fd8e 	bl	8004b14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d004      	beq.n	800600a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	3318      	adds	r3, #24
 8006004:	4618      	mov	r0, r3
 8006006:	f7fe fd85 	bl	8004b14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800600e:	4b25      	ldr	r3, [pc, #148]	@ (80060a4 <xTaskIncrementTick+0x160>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d903      	bls.n	800601e <xTaskIncrementTick+0xda>
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601a:	4a22      	ldr	r2, [pc, #136]	@ (80060a4 <xTaskIncrementTick+0x160>)
 800601c:	6013      	str	r3, [r2, #0]
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006022:	4613      	mov	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4413      	add	r3, r2
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4a1f      	ldr	r2, [pc, #124]	@ (80060a8 <xTaskIncrementTick+0x164>)
 800602c:	441a      	add	r2, r3
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	3304      	adds	r3, #4
 8006032:	4619      	mov	r1, r3
 8006034:	4610      	mov	r0, r2
 8006036:	f7fe fd12 	bl	8004a5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800603e:	4b1b      	ldr	r3, [pc, #108]	@ (80060ac <xTaskIncrementTick+0x168>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006044:	429a      	cmp	r2, r3
 8006046:	d3b8      	bcc.n	8005fba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006048:	2301      	movs	r3, #1
 800604a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800604c:	e7b5      	b.n	8005fba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800604e:	4b17      	ldr	r3, [pc, #92]	@ (80060ac <xTaskIncrementTick+0x168>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006054:	4914      	ldr	r1, [pc, #80]	@ (80060a8 <xTaskIncrementTick+0x164>)
 8006056:	4613      	mov	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	440b      	add	r3, r1
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2b01      	cmp	r3, #1
 8006064:	d901      	bls.n	800606a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006066:	2301      	movs	r3, #1
 8006068:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800606a:	4b11      	ldr	r3, [pc, #68]	@ (80060b0 <xTaskIncrementTick+0x16c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d007      	beq.n	8006082 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006072:	2301      	movs	r3, #1
 8006074:	617b      	str	r3, [r7, #20]
 8006076:	e004      	b.n	8006082 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006078:	4b0e      	ldr	r3, [pc, #56]	@ (80060b4 <xTaskIncrementTick+0x170>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	3301      	adds	r3, #1
 800607e:	4a0d      	ldr	r2, [pc, #52]	@ (80060b4 <xTaskIncrementTick+0x170>)
 8006080:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006082:	697b      	ldr	r3, [r7, #20]
}
 8006084:	4618      	mov	r0, r3
 8006086:	3718      	adds	r7, #24
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	20001310 	.word	0x20001310
 8006090:	200012ec 	.word	0x200012ec
 8006094:	200012a0 	.word	0x200012a0
 8006098:	200012a4 	.word	0x200012a4
 800609c:	20001300 	.word	0x20001300
 80060a0:	20001308 	.word	0x20001308
 80060a4:	200012f0 	.word	0x200012f0
 80060a8:	20000e18 	.word	0x20000e18
 80060ac:	20000e14 	.word	0x20000e14
 80060b0:	200012fc 	.word	0x200012fc
 80060b4:	200012f8 	.word	0x200012f8

080060b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060be:	4b2a      	ldr	r3, [pc, #168]	@ (8006168 <vTaskSwitchContext+0xb0>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d003      	beq.n	80060ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060c6:	4b29      	ldr	r3, [pc, #164]	@ (800616c <vTaskSwitchContext+0xb4>)
 80060c8:	2201      	movs	r2, #1
 80060ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060cc:	e047      	b.n	800615e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80060ce:	4b27      	ldr	r3, [pc, #156]	@ (800616c <vTaskSwitchContext+0xb4>)
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060d4:	4b26      	ldr	r3, [pc, #152]	@ (8006170 <vTaskSwitchContext+0xb8>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	60fb      	str	r3, [r7, #12]
 80060da:	e011      	b.n	8006100 <vTaskSwitchContext+0x48>
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <vTaskSwitchContext+0x42>
	__asm volatile
 80060e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e6:	f383 8811 	msr	BASEPRI, r3
 80060ea:	f3bf 8f6f 	isb	sy
 80060ee:	f3bf 8f4f 	dsb	sy
 80060f2:	607b      	str	r3, [r7, #4]
}
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop
 80060f8:	e7fd      	b.n	80060f6 <vTaskSwitchContext+0x3e>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	3b01      	subs	r3, #1
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	491c      	ldr	r1, [pc, #112]	@ (8006174 <vTaskSwitchContext+0xbc>)
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	4613      	mov	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	4413      	add	r3, r2
 800610a:	009b      	lsls	r3, r3, #2
 800610c:	440b      	add	r3, r1
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d0e3      	beq.n	80060dc <vTaskSwitchContext+0x24>
 8006114:	68fa      	ldr	r2, [r7, #12]
 8006116:	4613      	mov	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4413      	add	r3, r2
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	4a15      	ldr	r2, [pc, #84]	@ (8006174 <vTaskSwitchContext+0xbc>)
 8006120:	4413      	add	r3, r2
 8006122:	60bb      	str	r3, [r7, #8]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	685b      	ldr	r3, [r3, #4]
 8006128:	685a      	ldr	r2, [r3, #4]
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	605a      	str	r2, [r3, #4]
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	3308      	adds	r3, #8
 8006136:	429a      	cmp	r2, r3
 8006138:	d104      	bne.n	8006144 <vTaskSwitchContext+0x8c>
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	685a      	ldr	r2, [r3, #4]
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	605a      	str	r2, [r3, #4]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	4a0b      	ldr	r2, [pc, #44]	@ (8006178 <vTaskSwitchContext+0xc0>)
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	4a08      	ldr	r2, [pc, #32]	@ (8006170 <vTaskSwitchContext+0xb8>)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006154:	4b08      	ldr	r3, [pc, #32]	@ (8006178 <vTaskSwitchContext+0xc0>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3354      	adds	r3, #84	@ 0x54
 800615a:	4a08      	ldr	r2, [pc, #32]	@ (800617c <vTaskSwitchContext+0xc4>)
 800615c:	6013      	str	r3, [r2, #0]
}
 800615e:	bf00      	nop
 8006160:	3714      	adds	r7, #20
 8006162:	46bd      	mov	sp, r7
 8006164:	bc80      	pop	{r7}
 8006166:	4770      	bx	lr
 8006168:	20001310 	.word	0x20001310
 800616c:	200012fc 	.word	0x200012fc
 8006170:	200012f0 	.word	0x200012f0
 8006174:	20000e18 	.word	0x20000e18
 8006178:	20000e14 	.word	0x20000e14
 800617c:	20000018 	.word	0x20000018

08006180 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10b      	bne.n	80061a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	60fb      	str	r3, [r7, #12]
}
 80061a2:	bf00      	nop
 80061a4:	bf00      	nop
 80061a6:	e7fd      	b.n	80061a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061a8:	4b07      	ldr	r3, [pc, #28]	@ (80061c8 <vTaskPlaceOnEventList+0x48>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3318      	adds	r3, #24
 80061ae:	4619      	mov	r1, r3
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7fe fc77 	bl	8004aa4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061b6:	2101      	movs	r1, #1
 80061b8:	6838      	ldr	r0, [r7, #0]
 80061ba:	f000 fb87 	bl	80068cc <prvAddCurrentTaskToDelayedList>
}
 80061be:	bf00      	nop
 80061c0:	3710      	adds	r7, #16
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	20000e14 	.word	0x20000e14

080061cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b086      	sub	sp, #24
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	60f8      	str	r0, [r7, #12]
 80061d4:	60b9      	str	r1, [r7, #8]
 80061d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d10b      	bne.n	80061f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80061de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061e2:	f383 8811 	msr	BASEPRI, r3
 80061e6:	f3bf 8f6f 	isb	sy
 80061ea:	f3bf 8f4f 	dsb	sy
 80061ee:	617b      	str	r3, [r7, #20]
}
 80061f0:	bf00      	nop
 80061f2:	bf00      	nop
 80061f4:	e7fd      	b.n	80061f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006220 <vTaskPlaceOnEventListRestricted+0x54>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3318      	adds	r3, #24
 80061fc:	4619      	mov	r1, r3
 80061fe:	68f8      	ldr	r0, [r7, #12]
 8006200:	f7fe fc2d 	bl	8004a5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800620a:	f04f 33ff 	mov.w	r3, #4294967295
 800620e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006210:	6879      	ldr	r1, [r7, #4]
 8006212:	68b8      	ldr	r0, [r7, #8]
 8006214:	f000 fb5a 	bl	80068cc <prvAddCurrentTaskToDelayedList>
	}
 8006218:	bf00      	nop
 800621a:	3718      	adds	r7, #24
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}
 8006220:	20000e14 	.word	0x20000e14

08006224 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10b      	bne.n	8006252 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800623a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	60fb      	str	r3, [r7, #12]
}
 800624c:	bf00      	nop
 800624e:	bf00      	nop
 8006250:	e7fd      	b.n	800624e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	3318      	adds	r3, #24
 8006256:	4618      	mov	r0, r3
 8006258:	f7fe fc5c 	bl	8004b14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800625c:	4b1d      	ldr	r3, [pc, #116]	@ (80062d4 <xTaskRemoveFromEventList+0xb0>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d11d      	bne.n	80062a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	3304      	adds	r3, #4
 8006268:	4618      	mov	r0, r3
 800626a:	f7fe fc53 	bl	8004b14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006272:	4b19      	ldr	r3, [pc, #100]	@ (80062d8 <xTaskRemoveFromEventList+0xb4>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	429a      	cmp	r2, r3
 8006278:	d903      	bls.n	8006282 <xTaskRemoveFromEventList+0x5e>
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627e:	4a16      	ldr	r2, [pc, #88]	@ (80062d8 <xTaskRemoveFromEventList+0xb4>)
 8006280:	6013      	str	r3, [r2, #0]
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006286:	4613      	mov	r3, r2
 8006288:	009b      	lsls	r3, r3, #2
 800628a:	4413      	add	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4a13      	ldr	r2, [pc, #76]	@ (80062dc <xTaskRemoveFromEventList+0xb8>)
 8006290:	441a      	add	r2, r3
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	3304      	adds	r3, #4
 8006296:	4619      	mov	r1, r3
 8006298:	4610      	mov	r0, r2
 800629a:	f7fe fbe0 	bl	8004a5e <vListInsertEnd>
 800629e:	e005      	b.n	80062ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	3318      	adds	r3, #24
 80062a4:	4619      	mov	r1, r3
 80062a6:	480e      	ldr	r0, [pc, #56]	@ (80062e0 <xTaskRemoveFromEventList+0xbc>)
 80062a8:	f7fe fbd9 	bl	8004a5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b0:	4b0c      	ldr	r3, [pc, #48]	@ (80062e4 <xTaskRemoveFromEventList+0xc0>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d905      	bls.n	80062c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062ba:	2301      	movs	r3, #1
 80062bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062be:	4b0a      	ldr	r3, [pc, #40]	@ (80062e8 <xTaskRemoveFromEventList+0xc4>)
 80062c0:	2201      	movs	r2, #1
 80062c2:	601a      	str	r2, [r3, #0]
 80062c4:	e001      	b.n	80062ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80062c6:	2300      	movs	r3, #0
 80062c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80062ca:	697b      	ldr	r3, [r7, #20]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	3718      	adds	r7, #24
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}
 80062d4:	20001310 	.word	0x20001310
 80062d8:	200012f0 	.word	0x200012f0
 80062dc:	20000e18 	.word	0x20000e18
 80062e0:	200012a8 	.word	0x200012a8
 80062e4:	20000e14 	.word	0x20000e14
 80062e8:	200012fc 	.word	0x200012fc

080062ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062f4:	4b06      	ldr	r3, [pc, #24]	@ (8006310 <vTaskInternalSetTimeOutState+0x24>)
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062fc:	4b05      	ldr	r3, [pc, #20]	@ (8006314 <vTaskInternalSetTimeOutState+0x28>)
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	605a      	str	r2, [r3, #4]
}
 8006304:	bf00      	nop
 8006306:	370c      	adds	r7, #12
 8006308:	46bd      	mov	sp, r7
 800630a:	bc80      	pop	{r7}
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	20001300 	.word	0x20001300
 8006314:	200012ec 	.word	0x200012ec

08006318 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b088      	sub	sp, #32
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10b      	bne.n	8006340 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800632c:	f383 8811 	msr	BASEPRI, r3
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	613b      	str	r3, [r7, #16]
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	e7fd      	b.n	800633c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10b      	bne.n	800635e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634a:	f383 8811 	msr	BASEPRI, r3
 800634e:	f3bf 8f6f 	isb	sy
 8006352:	f3bf 8f4f 	dsb	sy
 8006356:	60fb      	str	r3, [r7, #12]
}
 8006358:	bf00      	nop
 800635a:	bf00      	nop
 800635c:	e7fd      	b.n	800635a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800635e:	f000 ff55 	bl	800720c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006362:	4b1d      	ldr	r3, [pc, #116]	@ (80063d8 <xTaskCheckForTimeOut+0xc0>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	69ba      	ldr	r2, [r7, #24]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800637a:	d102      	bne.n	8006382 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800637c:	2300      	movs	r3, #0
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	e023      	b.n	80063ca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	4b15      	ldr	r3, [pc, #84]	@ (80063dc <xTaskCheckForTimeOut+0xc4>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	429a      	cmp	r2, r3
 800638c:	d007      	beq.n	800639e <xTaskCheckForTimeOut+0x86>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	429a      	cmp	r2, r3
 8006396:	d302      	bcc.n	800639e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006398:	2301      	movs	r3, #1
 800639a:	61fb      	str	r3, [r7, #28]
 800639c:	e015      	b.n	80063ca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d20b      	bcs.n	80063c0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	1ad2      	subs	r2, r2, r3
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f7ff ff99 	bl	80062ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063ba:	2300      	movs	r3, #0
 80063bc:	61fb      	str	r3, [r7, #28]
 80063be:	e004      	b.n	80063ca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063c6:	2301      	movs	r3, #1
 80063c8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063ca:	f000 ff4f 	bl	800726c <vPortExitCritical>

	return xReturn;
 80063ce:	69fb      	ldr	r3, [r7, #28]
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3720      	adds	r7, #32
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	200012ec 	.word	0x200012ec
 80063dc:	20001300 	.word	0x20001300

080063e0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063e0:	b480      	push	{r7}
 80063e2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063e4:	4b03      	ldr	r3, [pc, #12]	@ (80063f4 <vTaskMissedYield+0x14>)
 80063e6:	2201      	movs	r2, #1
 80063e8:	601a      	str	r2, [r3, #0]
}
 80063ea:	bf00      	nop
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bc80      	pop	{r7}
 80063f0:	4770      	bx	lr
 80063f2:	bf00      	nop
 80063f4:	200012fc 	.word	0x200012fc

080063f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b082      	sub	sp, #8
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006400:	f000 f852 	bl	80064a8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006404:	4b06      	ldr	r3, [pc, #24]	@ (8006420 <prvIdleTask+0x28>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d9f9      	bls.n	8006400 <prvIdleTask+0x8>
			{
				taskYIELD();
 800640c:	4b05      	ldr	r3, [pc, #20]	@ (8006424 <prvIdleTask+0x2c>)
 800640e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	f3bf 8f4f 	dsb	sy
 8006418:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800641c:	e7f0      	b.n	8006400 <prvIdleTask+0x8>
 800641e:	bf00      	nop
 8006420:	20000e18 	.word	0x20000e18
 8006424:	e000ed04 	.word	0xe000ed04

08006428 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b082      	sub	sp, #8
 800642c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800642e:	2300      	movs	r3, #0
 8006430:	607b      	str	r3, [r7, #4]
 8006432:	e00c      	b.n	800644e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	4613      	mov	r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4413      	add	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	4a12      	ldr	r2, [pc, #72]	@ (8006488 <prvInitialiseTaskLists+0x60>)
 8006440:	4413      	add	r3, r2
 8006442:	4618      	mov	r0, r3
 8006444:	f7fe fae0 	bl	8004a08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3301      	adds	r3, #1
 800644c:	607b      	str	r3, [r7, #4]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2b37      	cmp	r3, #55	@ 0x37
 8006452:	d9ef      	bls.n	8006434 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006454:	480d      	ldr	r0, [pc, #52]	@ (800648c <prvInitialiseTaskLists+0x64>)
 8006456:	f7fe fad7 	bl	8004a08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800645a:	480d      	ldr	r0, [pc, #52]	@ (8006490 <prvInitialiseTaskLists+0x68>)
 800645c:	f7fe fad4 	bl	8004a08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006460:	480c      	ldr	r0, [pc, #48]	@ (8006494 <prvInitialiseTaskLists+0x6c>)
 8006462:	f7fe fad1 	bl	8004a08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006466:	480c      	ldr	r0, [pc, #48]	@ (8006498 <prvInitialiseTaskLists+0x70>)
 8006468:	f7fe face 	bl	8004a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800646c:	480b      	ldr	r0, [pc, #44]	@ (800649c <prvInitialiseTaskLists+0x74>)
 800646e:	f7fe facb 	bl	8004a08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006472:	4b0b      	ldr	r3, [pc, #44]	@ (80064a0 <prvInitialiseTaskLists+0x78>)
 8006474:	4a05      	ldr	r2, [pc, #20]	@ (800648c <prvInitialiseTaskLists+0x64>)
 8006476:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006478:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <prvInitialiseTaskLists+0x7c>)
 800647a:	4a05      	ldr	r2, [pc, #20]	@ (8006490 <prvInitialiseTaskLists+0x68>)
 800647c:	601a      	str	r2, [r3, #0]
}
 800647e:	bf00      	nop
 8006480:	3708      	adds	r7, #8
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}
 8006486:	bf00      	nop
 8006488:	20000e18 	.word	0x20000e18
 800648c:	20001278 	.word	0x20001278
 8006490:	2000128c 	.word	0x2000128c
 8006494:	200012a8 	.word	0x200012a8
 8006498:	200012bc 	.word	0x200012bc
 800649c:	200012d4 	.word	0x200012d4
 80064a0:	200012a0 	.word	0x200012a0
 80064a4:	200012a4 	.word	0x200012a4

080064a8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064ae:	e019      	b.n	80064e4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064b0:	f000 feac 	bl	800720c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064b4:	4b10      	ldr	r3, [pc, #64]	@ (80064f8 <prvCheckTasksWaitingTermination+0x50>)
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	3304      	adds	r3, #4
 80064c0:	4618      	mov	r0, r3
 80064c2:	f7fe fb27 	bl	8004b14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064c6:	4b0d      	ldr	r3, [pc, #52]	@ (80064fc <prvCheckTasksWaitingTermination+0x54>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	3b01      	subs	r3, #1
 80064cc:	4a0b      	ldr	r2, [pc, #44]	@ (80064fc <prvCheckTasksWaitingTermination+0x54>)
 80064ce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006500 <prvCheckTasksWaitingTermination+0x58>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3b01      	subs	r3, #1
 80064d6:	4a0a      	ldr	r2, [pc, #40]	@ (8006500 <prvCheckTasksWaitingTermination+0x58>)
 80064d8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064da:	f000 fec7 	bl	800726c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f810 	bl	8006504 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064e4:	4b06      	ldr	r3, [pc, #24]	@ (8006500 <prvCheckTasksWaitingTermination+0x58>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1e1      	bne.n	80064b0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80064ec:	bf00      	nop
 80064ee:	bf00      	nop
 80064f0:	3708      	adds	r7, #8
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	200012bc 	.word	0x200012bc
 80064fc:	200012e8 	.word	0x200012e8
 8006500:	200012d0 	.word	0x200012d0

08006504 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	3354      	adds	r3, #84	@ 0x54
 8006510:	4618      	mov	r0, r3
 8006512:	f001 faaf 	bl	8007a74 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800651c:	2b00      	cmp	r3, #0
 800651e:	d108      	bne.n	8006532 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006524:	4618      	mov	r0, r3
 8006526:	f001 f841 	bl	80075ac <vPortFree>
				vPortFree( pxTCB );
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f001 f83e 	bl	80075ac <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006530:	e019      	b.n	8006566 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006538:	2b01      	cmp	r3, #1
 800653a:	d103      	bne.n	8006544 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f001 f835 	bl	80075ac <vPortFree>
	}
 8006542:	e010      	b.n	8006566 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800654a:	2b02      	cmp	r3, #2
 800654c:	d00b      	beq.n	8006566 <prvDeleteTCB+0x62>
	__asm volatile
 800654e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006552:	f383 8811 	msr	BASEPRI, r3
 8006556:	f3bf 8f6f 	isb	sy
 800655a:	f3bf 8f4f 	dsb	sy
 800655e:	60fb      	str	r3, [r7, #12]
}
 8006560:	bf00      	nop
 8006562:	bf00      	nop
 8006564:	e7fd      	b.n	8006562 <prvDeleteTCB+0x5e>
	}
 8006566:	bf00      	nop
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006576:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <prvResetNextTaskUnblockTime+0x38>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d104      	bne.n	800658a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006580:	4b0a      	ldr	r3, [pc, #40]	@ (80065ac <prvResetNextTaskUnblockTime+0x3c>)
 8006582:	f04f 32ff 	mov.w	r2, #4294967295
 8006586:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006588:	e008      	b.n	800659c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800658a:	4b07      	ldr	r3, [pc, #28]	@ (80065a8 <prvResetNextTaskUnblockTime+0x38>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	4a04      	ldr	r2, [pc, #16]	@ (80065ac <prvResetNextTaskUnblockTime+0x3c>)
 800659a:	6013      	str	r3, [r2, #0]
}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bc80      	pop	{r7}
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	200012a0 	.word	0x200012a0
 80065ac:	20001308 	.word	0x20001308

080065b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065b6:	4b0b      	ldr	r3, [pc, #44]	@ (80065e4 <xTaskGetSchedulerState+0x34>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d102      	bne.n	80065c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065be:	2301      	movs	r3, #1
 80065c0:	607b      	str	r3, [r7, #4]
 80065c2:	e008      	b.n	80065d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065c4:	4b08      	ldr	r3, [pc, #32]	@ (80065e8 <xTaskGetSchedulerState+0x38>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d102      	bne.n	80065d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065cc:	2302      	movs	r3, #2
 80065ce:	607b      	str	r3, [r7, #4]
 80065d0:	e001      	b.n	80065d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065d2:	2300      	movs	r3, #0
 80065d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065d6:	687b      	ldr	r3, [r7, #4]
	}
 80065d8:	4618      	mov	r0, r3
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	bc80      	pop	{r7}
 80065e0:	4770      	bx	lr
 80065e2:	bf00      	nop
 80065e4:	200012f4 	.word	0x200012f4
 80065e8:	20001310 	.word	0x20001310

080065ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80065f8:	2300      	movs	r3, #0
 80065fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d051      	beq.n	80066a6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006606:	4b2a      	ldr	r3, [pc, #168]	@ (80066b0 <xTaskPriorityInherit+0xc4>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800660c:	429a      	cmp	r2, r3
 800660e:	d241      	bcs.n	8006694 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	699b      	ldr	r3, [r3, #24]
 8006614:	2b00      	cmp	r3, #0
 8006616:	db06      	blt.n	8006626 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006618:	4b25      	ldr	r3, [pc, #148]	@ (80066b0 <xTaskPriorityInherit+0xc4>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800661e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	6959      	ldr	r1, [r3, #20]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800662e:	4613      	mov	r3, r2
 8006630:	009b      	lsls	r3, r3, #2
 8006632:	4413      	add	r3, r2
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4a1f      	ldr	r2, [pc, #124]	@ (80066b4 <xTaskPriorityInherit+0xc8>)
 8006638:	4413      	add	r3, r2
 800663a:	4299      	cmp	r1, r3
 800663c:	d122      	bne.n	8006684 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	3304      	adds	r3, #4
 8006642:	4618      	mov	r0, r3
 8006644:	f7fe fa66 	bl	8004b14 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006648:	4b19      	ldr	r3, [pc, #100]	@ (80066b0 <xTaskPriorityInherit+0xc4>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006656:	4b18      	ldr	r3, [pc, #96]	@ (80066b8 <xTaskPriorityInherit+0xcc>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	429a      	cmp	r2, r3
 800665c:	d903      	bls.n	8006666 <xTaskPriorityInherit+0x7a>
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006662:	4a15      	ldr	r2, [pc, #84]	@ (80066b8 <xTaskPriorityInherit+0xcc>)
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800666a:	4613      	mov	r3, r2
 800666c:	009b      	lsls	r3, r3, #2
 800666e:	4413      	add	r3, r2
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	4a10      	ldr	r2, [pc, #64]	@ (80066b4 <xTaskPriorityInherit+0xc8>)
 8006674:	441a      	add	r2, r3
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	3304      	adds	r3, #4
 800667a:	4619      	mov	r1, r3
 800667c:	4610      	mov	r0, r2
 800667e:	f7fe f9ee 	bl	8004a5e <vListInsertEnd>
 8006682:	e004      	b.n	800668e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006684:	4b0a      	ldr	r3, [pc, #40]	@ (80066b0 <xTaskPriorityInherit+0xc4>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800668e:	2301      	movs	r3, #1
 8006690:	60fb      	str	r3, [r7, #12]
 8006692:	e008      	b.n	80066a6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006698:	4b05      	ldr	r3, [pc, #20]	@ (80066b0 <xTaskPriorityInherit+0xc4>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669e:	429a      	cmp	r2, r3
 80066a0:	d201      	bcs.n	80066a6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80066a2:	2301      	movs	r3, #1
 80066a4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066a6:	68fb      	ldr	r3, [r7, #12]
	}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}
 80066b0:	20000e14 	.word	0x20000e14
 80066b4:	20000e18 	.word	0x20000e18
 80066b8:	200012f0 	.word	0x200012f0

080066bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b086      	sub	sp, #24
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066c8:	2300      	movs	r3, #0
 80066ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d058      	beq.n	8006784 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006790 <xTaskPriorityDisinherit+0xd4>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d00b      	beq.n	80066f4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	60fb      	str	r3, [r7, #12]
}
 80066ee:	bf00      	nop
 80066f0:	bf00      	nop
 80066f2:	e7fd      	b.n	80066f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d10b      	bne.n	8006714 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006700:	f383 8811 	msr	BASEPRI, r3
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	f3bf 8f4f 	dsb	sy
 800670c:	60bb      	str	r3, [r7, #8]
}
 800670e:	bf00      	nop
 8006710:	bf00      	nop
 8006712:	e7fd      	b.n	8006710 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006718:	1e5a      	subs	r2, r3, #1
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006726:	429a      	cmp	r2, r3
 8006728:	d02c      	beq.n	8006784 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800672e:	2b00      	cmp	r3, #0
 8006730:	d128      	bne.n	8006784 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	3304      	adds	r3, #4
 8006736:	4618      	mov	r0, r3
 8006738:	f7fe f9ec 	bl	8004b14 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006748:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006754:	4b0f      	ldr	r3, [pc, #60]	@ (8006794 <xTaskPriorityDisinherit+0xd8>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	429a      	cmp	r2, r3
 800675a:	d903      	bls.n	8006764 <xTaskPriorityDisinherit+0xa8>
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	4a0c      	ldr	r2, [pc, #48]	@ (8006794 <xTaskPriorityDisinherit+0xd8>)
 8006762:	6013      	str	r3, [r2, #0]
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006768:	4613      	mov	r3, r2
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	4413      	add	r3, r2
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4a09      	ldr	r2, [pc, #36]	@ (8006798 <xTaskPriorityDisinherit+0xdc>)
 8006772:	441a      	add	r2, r3
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	3304      	adds	r3, #4
 8006778:	4619      	mov	r1, r3
 800677a:	4610      	mov	r0, r2
 800677c:	f7fe f96f 	bl	8004a5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006780:	2301      	movs	r3, #1
 8006782:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006784:	697b      	ldr	r3, [r7, #20]
	}
 8006786:	4618      	mov	r0, r3
 8006788:	3718      	adds	r7, #24
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20000e14 	.word	0x20000e14
 8006794:	200012f0 	.word	0x200012f0
 8006798:	20000e18 	.word	0x20000e18

0800679c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800679c:	b580      	push	{r7, lr}
 800679e:	b088      	sub	sp, #32
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80067aa:	2301      	movs	r3, #1
 80067ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d06c      	beq.n	800688e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d10b      	bne.n	80067d4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80067bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067c0:	f383 8811 	msr	BASEPRI, r3
 80067c4:	f3bf 8f6f 	isb	sy
 80067c8:	f3bf 8f4f 	dsb	sy
 80067cc:	60fb      	str	r3, [r7, #12]
}
 80067ce:	bf00      	nop
 80067d0:	bf00      	nop
 80067d2:	e7fd      	b.n	80067d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80067d4:	69bb      	ldr	r3, [r7, #24]
 80067d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067d8:	683a      	ldr	r2, [r7, #0]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d902      	bls.n	80067e4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	61fb      	str	r3, [r7, #28]
 80067e2:	e002      	b.n	80067ea <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80067e4:	69bb      	ldr	r3, [r7, #24]
 80067e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067e8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ee:	69fa      	ldr	r2, [r7, #28]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d04c      	beq.n	800688e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80067f4:	69bb      	ldr	r3, [r7, #24]
 80067f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d147      	bne.n	800688e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80067fe:	4b26      	ldr	r3, [pc, #152]	@ (8006898 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	69ba      	ldr	r2, [r7, #24]
 8006804:	429a      	cmp	r2, r3
 8006806:	d10b      	bne.n	8006820 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800680c:	f383 8811 	msr	BASEPRI, r3
 8006810:	f3bf 8f6f 	isb	sy
 8006814:	f3bf 8f4f 	dsb	sy
 8006818:	60bb      	str	r3, [r7, #8]
}
 800681a:	bf00      	nop
 800681c:	bf00      	nop
 800681e:	e7fd      	b.n	800681c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006820:	69bb      	ldr	r3, [r7, #24]
 8006822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006824:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	69fa      	ldr	r2, [r7, #28]
 800682a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	2b00      	cmp	r3, #0
 8006832:	db04      	blt.n	800683e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800683a:	69bb      	ldr	r3, [r7, #24]
 800683c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	6959      	ldr	r1, [r3, #20]
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	4613      	mov	r3, r2
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	4a13      	ldr	r2, [pc, #76]	@ (800689c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800684e:	4413      	add	r3, r2
 8006850:	4299      	cmp	r1, r3
 8006852:	d11c      	bne.n	800688e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	3304      	adds	r3, #4
 8006858:	4618      	mov	r0, r3
 800685a:	f7fe f95b 	bl	8004b14 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006862:	4b0f      	ldr	r3, [pc, #60]	@ (80068a0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	429a      	cmp	r2, r3
 8006868:	d903      	bls.n	8006872 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800686a:	69bb      	ldr	r3, [r7, #24]
 800686c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686e:	4a0c      	ldr	r2, [pc, #48]	@ (80068a0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006870:	6013      	str	r3, [r2, #0]
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006876:	4613      	mov	r3, r2
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	4413      	add	r3, r2
 800687c:	009b      	lsls	r3, r3, #2
 800687e:	4a07      	ldr	r2, [pc, #28]	@ (800689c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006880:	441a      	add	r2, r3
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	3304      	adds	r3, #4
 8006886:	4619      	mov	r1, r3
 8006888:	4610      	mov	r0, r2
 800688a:	f7fe f8e8 	bl	8004a5e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800688e:	bf00      	nop
 8006890:	3720      	adds	r7, #32
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	20000e14 	.word	0x20000e14
 800689c:	20000e18 	.word	0x20000e18
 80068a0:	200012f0 	.word	0x200012f0

080068a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80068a4:	b480      	push	{r7}
 80068a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80068a8:	4b07      	ldr	r3, [pc, #28]	@ (80068c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d004      	beq.n	80068ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80068b0:	4b05      	ldr	r3, [pc, #20]	@ (80068c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068b6:	3201      	adds	r2, #1
 80068b8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80068ba:	4b03      	ldr	r3, [pc, #12]	@ (80068c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80068bc:	681b      	ldr	r3, [r3, #0]
	}
 80068be:	4618      	mov	r0, r3
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bc80      	pop	{r7}
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	20000e14 	.word	0x20000e14

080068cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80068d6:	4b21      	ldr	r3, [pc, #132]	@ (800695c <prvAddCurrentTaskToDelayedList+0x90>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068dc:	4b20      	ldr	r3, [pc, #128]	@ (8006960 <prvAddCurrentTaskToDelayedList+0x94>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3304      	adds	r3, #4
 80068e2:	4618      	mov	r0, r3
 80068e4:	f7fe f916 	bl	8004b14 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ee:	d10a      	bne.n	8006906 <prvAddCurrentTaskToDelayedList+0x3a>
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d007      	beq.n	8006906 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068f6:	4b1a      	ldr	r3, [pc, #104]	@ (8006960 <prvAddCurrentTaskToDelayedList+0x94>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3304      	adds	r3, #4
 80068fc:	4619      	mov	r1, r3
 80068fe:	4819      	ldr	r0, [pc, #100]	@ (8006964 <prvAddCurrentTaskToDelayedList+0x98>)
 8006900:	f7fe f8ad 	bl	8004a5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006904:	e026      	b.n	8006954 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006906:	68fa      	ldr	r2, [r7, #12]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4413      	add	r3, r2
 800690c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800690e:	4b14      	ldr	r3, [pc, #80]	@ (8006960 <prvAddCurrentTaskToDelayedList+0x94>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68ba      	ldr	r2, [r7, #8]
 8006914:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006916:	68ba      	ldr	r2, [r7, #8]
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	429a      	cmp	r2, r3
 800691c:	d209      	bcs.n	8006932 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800691e:	4b12      	ldr	r3, [pc, #72]	@ (8006968 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	4b0f      	ldr	r3, [pc, #60]	@ (8006960 <prvAddCurrentTaskToDelayedList+0x94>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	3304      	adds	r3, #4
 8006928:	4619      	mov	r1, r3
 800692a:	4610      	mov	r0, r2
 800692c:	f7fe f8ba 	bl	8004aa4 <vListInsert>
}
 8006930:	e010      	b.n	8006954 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006932:	4b0e      	ldr	r3, [pc, #56]	@ (800696c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	4b0a      	ldr	r3, [pc, #40]	@ (8006960 <prvAddCurrentTaskToDelayedList+0x94>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	3304      	adds	r3, #4
 800693c:	4619      	mov	r1, r3
 800693e:	4610      	mov	r0, r2
 8006940:	f7fe f8b0 	bl	8004aa4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006944:	4b0a      	ldr	r3, [pc, #40]	@ (8006970 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	429a      	cmp	r2, r3
 800694c:	d202      	bcs.n	8006954 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800694e:	4a08      	ldr	r2, [pc, #32]	@ (8006970 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	6013      	str	r3, [r2, #0]
}
 8006954:	bf00      	nop
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	200012ec 	.word	0x200012ec
 8006960:	20000e14 	.word	0x20000e14
 8006964:	200012d4 	.word	0x200012d4
 8006968:	200012a4 	.word	0x200012a4
 800696c:	200012a0 	.word	0x200012a0
 8006970:	20001308 	.word	0x20001308

08006974 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b08a      	sub	sp, #40	@ 0x28
 8006978:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800697a:	2300      	movs	r3, #0
 800697c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800697e:	f000 fb11 	bl	8006fa4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006982:	4b1d      	ldr	r3, [pc, #116]	@ (80069f8 <xTimerCreateTimerTask+0x84>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d021      	beq.n	80069ce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800698a:	2300      	movs	r3, #0
 800698c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800698e:	2300      	movs	r3, #0
 8006990:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006992:	1d3a      	adds	r2, r7, #4
 8006994:	f107 0108 	add.w	r1, r7, #8
 8006998:	f107 030c 	add.w	r3, r7, #12
 800699c:	4618      	mov	r0, r3
 800699e:	f7fe f819 	bl	80049d4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	68fa      	ldr	r2, [r7, #12]
 80069a8:	9202      	str	r2, [sp, #8]
 80069aa:	9301      	str	r3, [sp, #4]
 80069ac:	2302      	movs	r3, #2
 80069ae:	9300      	str	r3, [sp, #0]
 80069b0:	2300      	movs	r3, #0
 80069b2:	460a      	mov	r2, r1
 80069b4:	4911      	ldr	r1, [pc, #68]	@ (80069fc <xTimerCreateTimerTask+0x88>)
 80069b6:	4812      	ldr	r0, [pc, #72]	@ (8006a00 <xTimerCreateTimerTask+0x8c>)
 80069b8:	f7fe ff32 	bl	8005820 <xTaskCreateStatic>
 80069bc:	4603      	mov	r3, r0
 80069be:	4a11      	ldr	r2, [pc, #68]	@ (8006a04 <xTimerCreateTimerTask+0x90>)
 80069c0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80069c2:	4b10      	ldr	r3, [pc, #64]	@ (8006a04 <xTimerCreateTimerTask+0x90>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80069ca:	2301      	movs	r3, #1
 80069cc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d10b      	bne.n	80069ec <xTimerCreateTimerTask+0x78>
	__asm volatile
 80069d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d8:	f383 8811 	msr	BASEPRI, r3
 80069dc:	f3bf 8f6f 	isb	sy
 80069e0:	f3bf 8f4f 	dsb	sy
 80069e4:	613b      	str	r3, [r7, #16]
}
 80069e6:	bf00      	nop
 80069e8:	bf00      	nop
 80069ea:	e7fd      	b.n	80069e8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80069ec:	697b      	ldr	r3, [r7, #20]
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3718      	adds	r7, #24
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	20001344 	.word	0x20001344
 80069fc:	08008510 	.word	0x08008510
 8006a00:	08006b41 	.word	0x08006b41
 8006a04:	20001348 	.word	0x20001348

08006a08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08a      	sub	sp, #40	@ 0x28
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
 8006a14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006a16:	2300      	movs	r3, #0
 8006a18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10b      	bne.n	8006a38 <xTimerGenericCommand+0x30>
	__asm volatile
 8006a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	623b      	str	r3, [r7, #32]
}
 8006a32:	bf00      	nop
 8006a34:	bf00      	nop
 8006a36:	e7fd      	b.n	8006a34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006a38:	4b19      	ldr	r3, [pc, #100]	@ (8006aa0 <xTimerGenericCommand+0x98>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d02a      	beq.n	8006a96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2b05      	cmp	r3, #5
 8006a50:	dc18      	bgt.n	8006a84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a52:	f7ff fdad 	bl	80065b0 <xTaskGetSchedulerState>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d109      	bne.n	8006a70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a5c:	4b10      	ldr	r3, [pc, #64]	@ (8006aa0 <xTimerGenericCommand+0x98>)
 8006a5e:	6818      	ldr	r0, [r3, #0]
 8006a60:	f107 0110 	add.w	r1, r7, #16
 8006a64:	2300      	movs	r3, #0
 8006a66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a68:	f7fe f9c4 	bl	8004df4 <xQueueGenericSend>
 8006a6c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a6e:	e012      	b.n	8006a96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a70:	4b0b      	ldr	r3, [pc, #44]	@ (8006aa0 <xTimerGenericCommand+0x98>)
 8006a72:	6818      	ldr	r0, [r3, #0]
 8006a74:	f107 0110 	add.w	r1, r7, #16
 8006a78:	2300      	movs	r3, #0
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f7fe f9ba 	bl	8004df4 <xQueueGenericSend>
 8006a80:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a82:	e008      	b.n	8006a96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a84:	4b06      	ldr	r3, [pc, #24]	@ (8006aa0 <xTimerGenericCommand+0x98>)
 8006a86:	6818      	ldr	r0, [r3, #0]
 8006a88:	f107 0110 	add.w	r1, r7, #16
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	683a      	ldr	r2, [r7, #0]
 8006a90:	f7fe fab2 	bl	8004ff8 <xQueueGenericSendFromISR>
 8006a94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3728      	adds	r7, #40	@ 0x28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}
 8006aa0:	20001344 	.word	0x20001344

08006aa4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b088      	sub	sp, #32
 8006aa8:	af02      	add	r7, sp, #8
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aae:	4b23      	ldr	r3, [pc, #140]	@ (8006b3c <prvProcessExpiredTimer+0x98>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	68db      	ldr	r3, [r3, #12]
 8006ab4:	68db      	ldr	r3, [r3, #12]
 8006ab6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ab8:	697b      	ldr	r3, [r7, #20]
 8006aba:	3304      	adds	r3, #4
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7fe f829 	bl	8004b14 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ac8:	f003 0304 	and.w	r3, r3, #4
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d023      	beq.n	8006b18 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	699a      	ldr	r2, [r3, #24]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	18d1      	adds	r1, r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	6978      	ldr	r0, [r7, #20]
 8006ade:	f000 f8d3 	bl	8006c88 <prvInsertTimerInActiveList>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d020      	beq.n	8006b2a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ae8:	2300      	movs	r3, #0
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	2300      	movs	r3, #0
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	2100      	movs	r1, #0
 8006af2:	6978      	ldr	r0, [r7, #20]
 8006af4:	f7ff ff88 	bl	8006a08 <xTimerGenericCommand>
 8006af8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d114      	bne.n	8006b2a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b04:	f383 8811 	msr	BASEPRI, r3
 8006b08:	f3bf 8f6f 	isb	sy
 8006b0c:	f3bf 8f4f 	dsb	sy
 8006b10:	60fb      	str	r3, [r7, #12]
}
 8006b12:	bf00      	nop
 8006b14:	bf00      	nop
 8006b16:	e7fd      	b.n	8006b14 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b1e:	f023 0301 	bic.w	r3, r3, #1
 8006b22:	b2da      	uxtb	r2, r3
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	6978      	ldr	r0, [r7, #20]
 8006b30:	4798      	blx	r3
}
 8006b32:	bf00      	nop
 8006b34:	3718      	adds	r7, #24
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bd80      	pop	{r7, pc}
 8006b3a:	bf00      	nop
 8006b3c:	2000133c 	.word	0x2000133c

08006b40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b48:	f107 0308 	add.w	r3, r7, #8
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 f859 	bl	8006c04 <prvGetNextExpireTime>
 8006b52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	4619      	mov	r1, r3
 8006b58:	68f8      	ldr	r0, [r7, #12]
 8006b5a:	f000 f805 	bl	8006b68 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006b5e:	f000 f8d5 	bl	8006d0c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b62:	bf00      	nop
 8006b64:	e7f0      	b.n	8006b48 <prvTimerTask+0x8>
	...

08006b68 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006b72:	f7ff f92d 	bl	8005dd0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b76:	f107 0308 	add.w	r3, r7, #8
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f000 f864 	bl	8006c48 <prvSampleTimeNow>
 8006b80:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d130      	bne.n	8006bea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10a      	bne.n	8006ba4 <prvProcessTimerOrBlockTask+0x3c>
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d806      	bhi.n	8006ba4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b96:	f7ff f929 	bl	8005dec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b9a:	68f9      	ldr	r1, [r7, #12]
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7ff ff81 	bl	8006aa4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ba2:	e024      	b.n	8006bee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d008      	beq.n	8006bbc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006baa:	4b13      	ldr	r3, [pc, #76]	@ (8006bf8 <prvProcessTimerOrBlockTask+0x90>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <prvProcessTimerOrBlockTask+0x50>
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e000      	b.n	8006bba <prvProcessTimerOrBlockTask+0x52>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006bbc:	4b0f      	ldr	r3, [pc, #60]	@ (8006bfc <prvProcessTimerOrBlockTask+0x94>)
 8006bbe:	6818      	ldr	r0, [r3, #0]
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	683a      	ldr	r2, [r7, #0]
 8006bc8:	4619      	mov	r1, r3
 8006bca:	f7fe fdf5 	bl	80057b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006bce:	f7ff f90d 	bl	8005dec <xTaskResumeAll>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d10a      	bne.n	8006bee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006bd8:	4b09      	ldr	r3, [pc, #36]	@ (8006c00 <prvProcessTimerOrBlockTask+0x98>)
 8006bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bde:	601a      	str	r2, [r3, #0]
 8006be0:	f3bf 8f4f 	dsb	sy
 8006be4:	f3bf 8f6f 	isb	sy
}
 8006be8:	e001      	b.n	8006bee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006bea:	f7ff f8ff 	bl	8005dec <xTaskResumeAll>
}
 8006bee:	bf00      	nop
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20001340 	.word	0x20001340
 8006bfc:	20001344 	.word	0x20001344
 8006c00:	e000ed04 	.word	0xe000ed04

08006c04 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c44 <prvGetNextExpireTime+0x40>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d101      	bne.n	8006c1a <prvGetNextExpireTime+0x16>
 8006c16:	2201      	movs	r2, #1
 8006c18:	e000      	b.n	8006c1c <prvGetNextExpireTime+0x18>
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d105      	bne.n	8006c34 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c28:	4b06      	ldr	r3, [pc, #24]	@ (8006c44 <prvGetNextExpireTime+0x40>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	60fb      	str	r3, [r7, #12]
 8006c32:	e001      	b.n	8006c38 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006c34:	2300      	movs	r3, #0
 8006c36:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006c38:	68fb      	ldr	r3, [r7, #12]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bc80      	pop	{r7}
 8006c42:	4770      	bx	lr
 8006c44:	2000133c 	.word	0x2000133c

08006c48 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006c50:	f7ff f96a 	bl	8005f28 <xTaskGetTickCount>
 8006c54:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006c56:	4b0b      	ldr	r3, [pc, #44]	@ (8006c84 <prvSampleTimeNow+0x3c>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d205      	bcs.n	8006c6c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006c60:	f000 f93a 	bl	8006ed8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	e002      	b.n	8006c72 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006c72:	4a04      	ldr	r2, [pc, #16]	@ (8006c84 <prvSampleTimeNow+0x3c>)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c78:	68fb      	ldr	r3, [r7, #12]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	2000134c 	.word	0x2000134c

08006c88 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b086      	sub	sp, #24
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	607a      	str	r2, [r7, #4]
 8006c94:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c96:	2300      	movs	r3, #0
 8006c98:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	68ba      	ldr	r2, [r7, #8]
 8006c9e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d812      	bhi.n	8006cd4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	1ad2      	subs	r2, r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	699b      	ldr	r3, [r3, #24]
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d302      	bcc.n	8006cc2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	617b      	str	r3, [r7, #20]
 8006cc0:	e01b      	b.n	8006cfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006cc2:	4b10      	ldr	r3, [pc, #64]	@ (8006d04 <prvInsertTimerInActiveList+0x7c>)
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	3304      	adds	r3, #4
 8006cca:	4619      	mov	r1, r3
 8006ccc:	4610      	mov	r0, r2
 8006cce:	f7fd fee9 	bl	8004aa4 <vListInsert>
 8006cd2:	e012      	b.n	8006cfa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d206      	bcs.n	8006cea <prvInsertTimerInActiveList+0x62>
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d302      	bcc.n	8006cea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	617b      	str	r3, [r7, #20]
 8006ce8:	e007      	b.n	8006cfa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cea:	4b07      	ldr	r3, [pc, #28]	@ (8006d08 <prvInsertTimerInActiveList+0x80>)
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	3304      	adds	r3, #4
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	4610      	mov	r0, r2
 8006cf6:	f7fd fed5 	bl	8004aa4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006cfa:	697b      	ldr	r3, [r7, #20]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3718      	adds	r7, #24
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	20001340 	.word	0x20001340
 8006d08:	2000133c 	.word	0x2000133c

08006d0c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b08e      	sub	sp, #56	@ 0x38
 8006d10:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006d12:	e0ce      	b.n	8006eb2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	da19      	bge.n	8006d4e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006d1a:	1d3b      	adds	r3, r7, #4
 8006d1c:	3304      	adds	r3, #4
 8006d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006d20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10b      	bne.n	8006d3e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	61fb      	str	r3, [r7, #28]
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	e7fd      	b.n	8006d3a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d44:	6850      	ldr	r0, [r2, #4]
 8006d46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d48:	6892      	ldr	r2, [r2, #8]
 8006d4a:	4611      	mov	r1, r2
 8006d4c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f2c0 80ae 	blt.w	8006eb2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d5c:	695b      	ldr	r3, [r3, #20]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d004      	beq.n	8006d6c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d64:	3304      	adds	r3, #4
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7fd fed4 	bl	8004b14 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d6c:	463b      	mov	r3, r7
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7ff ff6a 	bl	8006c48 <prvSampleTimeNow>
 8006d74:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2b09      	cmp	r3, #9
 8006d7a:	f200 8097 	bhi.w	8006eac <prvProcessReceivedCommands+0x1a0>
 8006d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d84 <prvProcessReceivedCommands+0x78>)
 8006d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d84:	08006dad 	.word	0x08006dad
 8006d88:	08006dad 	.word	0x08006dad
 8006d8c:	08006dad 	.word	0x08006dad
 8006d90:	08006e23 	.word	0x08006e23
 8006d94:	08006e37 	.word	0x08006e37
 8006d98:	08006e83 	.word	0x08006e83
 8006d9c:	08006dad 	.word	0x08006dad
 8006da0:	08006dad 	.word	0x08006dad
 8006da4:	08006e23 	.word	0x08006e23
 8006da8:	08006e37 	.word	0x08006e37
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006db2:	f043 0301 	orr.w	r3, r3, #1
 8006db6:	b2da      	uxtb	r2, r3
 8006db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	18d1      	adds	r1, r2, r3
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dcc:	f7ff ff5c 	bl	8006c88 <prvInsertTimerInActiveList>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d06c      	beq.n	8006eb0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ddc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d061      	beq.n	8006eb0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	441a      	add	r2, r3
 8006df4:	2300      	movs	r3, #0
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	2300      	movs	r3, #0
 8006dfa:	2100      	movs	r1, #0
 8006dfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006dfe:	f7ff fe03 	bl	8006a08 <xTimerGenericCommand>
 8006e02:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e04:	6a3b      	ldr	r3, [r7, #32]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d152      	bne.n	8006eb0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e0e:	f383 8811 	msr	BASEPRI, r3
 8006e12:	f3bf 8f6f 	isb	sy
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	61bb      	str	r3, [r7, #24]
}
 8006e1c:	bf00      	nop
 8006e1e:	bf00      	nop
 8006e20:	e7fd      	b.n	8006e1e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e28:	f023 0301 	bic.w	r3, r3, #1
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e34:	e03d      	b.n	8006eb2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e3c:	f043 0301 	orr.w	r3, r3, #1
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e44:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006e48:	68ba      	ldr	r2, [r7, #8]
 8006e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10b      	bne.n	8006e6e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	617b      	str	r3, [r7, #20]
}
 8006e68:	bf00      	nop
 8006e6a:	bf00      	nop
 8006e6c:	e7fd      	b.n	8006e6a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e70:	699a      	ldr	r2, [r3, #24]
 8006e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e74:	18d1      	adds	r1, r2, r3
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e7c:	f7ff ff04 	bl	8006c88 <prvInsertTimerInActiveList>
					break;
 8006e80:	e017      	b.n	8006eb2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e88:	f003 0302 	and.w	r3, r3, #2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d103      	bne.n	8006e98 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006e90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e92:	f000 fb8b 	bl	80075ac <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e96:	e00c      	b.n	8006eb2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e9e:	f023 0301 	bic.w	r3, r3, #1
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ea6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006eaa:	e002      	b.n	8006eb2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006eac:	bf00      	nop
 8006eae:	e000      	b.n	8006eb2 <prvProcessReceivedCommands+0x1a6>
					break;
 8006eb0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006eb2:	4b08      	ldr	r3, [pc, #32]	@ (8006ed4 <prvProcessReceivedCommands+0x1c8>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	1d39      	adds	r1, r7, #4
 8006eb8:	2200      	movs	r2, #0
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7fe f93a 	bl	8005134 <xQueueReceive>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f47f af26 	bne.w	8006d14 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006ec8:	bf00      	nop
 8006eca:	bf00      	nop
 8006ecc:	3730      	adds	r7, #48	@ 0x30
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	20001344 	.word	0x20001344

08006ed8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b088      	sub	sp, #32
 8006edc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006ede:	e049      	b.n	8006f74 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006ee0:	4b2e      	ldr	r3, [pc, #184]	@ (8006f9c <prvSwitchTimerLists+0xc4>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006eea:	4b2c      	ldr	r3, [pc, #176]	@ (8006f9c <prvSwitchTimerLists+0xc4>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	68db      	ldr	r3, [r3, #12]
 8006ef0:	68db      	ldr	r3, [r3, #12]
 8006ef2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	3304      	adds	r3, #4
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f7fd fe0b 	bl	8004b14 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6a1b      	ldr	r3, [r3, #32]
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d02f      	beq.n	8006f74 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	699b      	ldr	r3, [r3, #24]
 8006f18:	693a      	ldr	r2, [r7, #16]
 8006f1a:	4413      	add	r3, r2
 8006f1c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d90e      	bls.n	8006f44 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006f32:	4b1a      	ldr	r3, [pc, #104]	@ (8006f9c <prvSwitchTimerLists+0xc4>)
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3304      	adds	r3, #4
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	f7fd fdb1 	bl	8004aa4 <vListInsert>
 8006f42:	e017      	b.n	8006f74 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f44:	2300      	movs	r3, #0
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	2300      	movs	r3, #0
 8006f4a:	693a      	ldr	r2, [r7, #16]
 8006f4c:	2100      	movs	r1, #0
 8006f4e:	68f8      	ldr	r0, [r7, #12]
 8006f50:	f7ff fd5a 	bl	8006a08 <xTimerGenericCommand>
 8006f54:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10b      	bne.n	8006f74 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f60:	f383 8811 	msr	BASEPRI, r3
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	603b      	str	r3, [r7, #0]
}
 8006f6e:	bf00      	nop
 8006f70:	bf00      	nop
 8006f72:	e7fd      	b.n	8006f70 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f74:	4b09      	ldr	r3, [pc, #36]	@ (8006f9c <prvSwitchTimerLists+0xc4>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1b0      	bne.n	8006ee0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f7e:	4b07      	ldr	r3, [pc, #28]	@ (8006f9c <prvSwitchTimerLists+0xc4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f84:	4b06      	ldr	r3, [pc, #24]	@ (8006fa0 <prvSwitchTimerLists+0xc8>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4a04      	ldr	r2, [pc, #16]	@ (8006f9c <prvSwitchTimerLists+0xc4>)
 8006f8a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f8c:	4a04      	ldr	r2, [pc, #16]	@ (8006fa0 <prvSwitchTimerLists+0xc8>)
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	6013      	str	r3, [r2, #0]
}
 8006f92:	bf00      	nop
 8006f94:	3718      	adds	r7, #24
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	2000133c 	.word	0x2000133c
 8006fa0:	20001340 	.word	0x20001340

08006fa4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006faa:	f000 f92f 	bl	800720c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006fae:	4b15      	ldr	r3, [pc, #84]	@ (8007004 <prvCheckForValidListAndQueue+0x60>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d120      	bne.n	8006ff8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006fb6:	4814      	ldr	r0, [pc, #80]	@ (8007008 <prvCheckForValidListAndQueue+0x64>)
 8006fb8:	f7fd fd26 	bl	8004a08 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006fbc:	4813      	ldr	r0, [pc, #76]	@ (800700c <prvCheckForValidListAndQueue+0x68>)
 8006fbe:	f7fd fd23 	bl	8004a08 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006fc2:	4b13      	ldr	r3, [pc, #76]	@ (8007010 <prvCheckForValidListAndQueue+0x6c>)
 8006fc4:	4a10      	ldr	r2, [pc, #64]	@ (8007008 <prvCheckForValidListAndQueue+0x64>)
 8006fc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006fc8:	4b12      	ldr	r3, [pc, #72]	@ (8007014 <prvCheckForValidListAndQueue+0x70>)
 8006fca:	4a10      	ldr	r2, [pc, #64]	@ (800700c <prvCheckForValidListAndQueue+0x68>)
 8006fcc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006fce:	2300      	movs	r3, #0
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	4b11      	ldr	r3, [pc, #68]	@ (8007018 <prvCheckForValidListAndQueue+0x74>)
 8006fd4:	4a11      	ldr	r2, [pc, #68]	@ (800701c <prvCheckForValidListAndQueue+0x78>)
 8006fd6:	2110      	movs	r1, #16
 8006fd8:	200a      	movs	r0, #10
 8006fda:	f7fd fe2f 	bl	8004c3c <xQueueGenericCreateStatic>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	4a08      	ldr	r2, [pc, #32]	@ (8007004 <prvCheckForValidListAndQueue+0x60>)
 8006fe2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006fe4:	4b07      	ldr	r3, [pc, #28]	@ (8007004 <prvCheckForValidListAndQueue+0x60>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d005      	beq.n	8006ff8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006fec:	4b05      	ldr	r3, [pc, #20]	@ (8007004 <prvCheckForValidListAndQueue+0x60>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	490b      	ldr	r1, [pc, #44]	@ (8007020 <prvCheckForValidListAndQueue+0x7c>)
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f7fe fbb8 	bl	8005768 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ff8:	f000 f938 	bl	800726c <vPortExitCritical>
}
 8006ffc:	bf00      	nop
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}
 8007002:	bf00      	nop
 8007004:	20001344 	.word	0x20001344
 8007008:	20001314 	.word	0x20001314
 800700c:	20001328 	.word	0x20001328
 8007010:	2000133c 	.word	0x2000133c
 8007014:	20001340 	.word	0x20001340
 8007018:	200013f0 	.word	0x200013f0
 800701c:	20001350 	.word	0x20001350
 8007020:	08008518 	.word	0x08008518

08007024 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	3b04      	subs	r3, #4
 8007034:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800703c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	3b04      	subs	r3, #4
 8007042:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f023 0201 	bic.w	r2, r3, #1
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	3b04      	subs	r3, #4
 8007052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007054:	4a08      	ldr	r2, [pc, #32]	@ (8007078 <pxPortInitialiseStack+0x54>)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3b14      	subs	r3, #20
 800705e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	3b20      	subs	r3, #32
 800706a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800706c:	68fb      	ldr	r3, [r7, #12]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3714      	adds	r7, #20
 8007072:	46bd      	mov	sp, r7
 8007074:	bc80      	pop	{r7}
 8007076:	4770      	bx	lr
 8007078:	0800707d 	.word	0x0800707d

0800707c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007082:	2300      	movs	r3, #0
 8007084:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007086:	4b12      	ldr	r3, [pc, #72]	@ (80070d0 <prvTaskExitError+0x54>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708e:	d00b      	beq.n	80070a8 <prvTaskExitError+0x2c>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007094:	f383 8811 	msr	BASEPRI, r3
 8007098:	f3bf 8f6f 	isb	sy
 800709c:	f3bf 8f4f 	dsb	sy
 80070a0:	60fb      	str	r3, [r7, #12]
}
 80070a2:	bf00      	nop
 80070a4:	bf00      	nop
 80070a6:	e7fd      	b.n	80070a4 <prvTaskExitError+0x28>
	__asm volatile
 80070a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ac:	f383 8811 	msr	BASEPRI, r3
 80070b0:	f3bf 8f6f 	isb	sy
 80070b4:	f3bf 8f4f 	dsb	sy
 80070b8:	60bb      	str	r3, [r7, #8]
}
 80070ba:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80070bc:	bf00      	nop
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d0fc      	beq.n	80070be <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80070c4:	bf00      	nop
 80070c6:	bf00      	nop
 80070c8:	3714      	adds	r7, #20
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bc80      	pop	{r7}
 80070ce:	4770      	bx	lr
 80070d0:	20000014 	.word	0x20000014
	...

080070e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80070e0:	4b07      	ldr	r3, [pc, #28]	@ (8007100 <pxCurrentTCBConst2>)
 80070e2:	6819      	ldr	r1, [r3, #0]
 80070e4:	6808      	ldr	r0, [r1, #0]
 80070e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80070ea:	f380 8809 	msr	PSP, r0
 80070ee:	f3bf 8f6f 	isb	sy
 80070f2:	f04f 0000 	mov.w	r0, #0
 80070f6:	f380 8811 	msr	BASEPRI, r0
 80070fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80070fe:	4770      	bx	lr

08007100 <pxCurrentTCBConst2>:
 8007100:	20000e14 	.word	0x20000e14
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop

08007108 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007108:	4806      	ldr	r0, [pc, #24]	@ (8007124 <prvPortStartFirstTask+0x1c>)
 800710a:	6800      	ldr	r0, [r0, #0]
 800710c:	6800      	ldr	r0, [r0, #0]
 800710e:	f380 8808 	msr	MSP, r0
 8007112:	b662      	cpsie	i
 8007114:	b661      	cpsie	f
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	df00      	svc	0
 8007120:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007122:	bf00      	nop
 8007124:	e000ed08 	.word	0xe000ed08

08007128 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800712e:	4b32      	ldr	r3, [pc, #200]	@ (80071f8 <xPortStartScheduler+0xd0>)
 8007130:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	781b      	ldrb	r3, [r3, #0]
 8007136:	b2db      	uxtb	r3, r3
 8007138:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	22ff      	movs	r2, #255	@ 0xff
 800713e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	781b      	ldrb	r3, [r3, #0]
 8007144:	b2db      	uxtb	r3, r3
 8007146:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007148:	78fb      	ldrb	r3, [r7, #3]
 800714a:	b2db      	uxtb	r3, r3
 800714c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007150:	b2da      	uxtb	r2, r3
 8007152:	4b2a      	ldr	r3, [pc, #168]	@ (80071fc <xPortStartScheduler+0xd4>)
 8007154:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007156:	4b2a      	ldr	r3, [pc, #168]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007158:	2207      	movs	r2, #7
 800715a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800715c:	e009      	b.n	8007172 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800715e:	4b28      	ldr	r3, [pc, #160]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3b01      	subs	r3, #1
 8007164:	4a26      	ldr	r2, [pc, #152]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007166:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007168:	78fb      	ldrb	r3, [r7, #3]
 800716a:	b2db      	uxtb	r3, r3
 800716c:	005b      	lsls	r3, r3, #1
 800716e:	b2db      	uxtb	r3, r3
 8007170:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007172:	78fb      	ldrb	r3, [r7, #3]
 8007174:	b2db      	uxtb	r3, r3
 8007176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800717a:	2b80      	cmp	r3, #128	@ 0x80
 800717c:	d0ef      	beq.n	800715e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800717e:	4b20      	ldr	r3, [pc, #128]	@ (8007200 <xPortStartScheduler+0xd8>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f1c3 0307 	rsb	r3, r3, #7
 8007186:	2b04      	cmp	r3, #4
 8007188:	d00b      	beq.n	80071a2 <xPortStartScheduler+0x7a>
	__asm volatile
 800718a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800718e:	f383 8811 	msr	BASEPRI, r3
 8007192:	f3bf 8f6f 	isb	sy
 8007196:	f3bf 8f4f 	dsb	sy
 800719a:	60bb      	str	r3, [r7, #8]
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	e7fd      	b.n	800719e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80071a2:	4b17      	ldr	r3, [pc, #92]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	021b      	lsls	r3, r3, #8
 80071a8:	4a15      	ldr	r2, [pc, #84]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071aa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80071ac:	4b14      	ldr	r3, [pc, #80]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80071b4:	4a12      	ldr	r2, [pc, #72]	@ (8007200 <xPortStartScheduler+0xd8>)
 80071b6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80071c0:	4b10      	ldr	r3, [pc, #64]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a0f      	ldr	r2, [pc, #60]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071c6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80071ca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80071cc:	4b0d      	ldr	r3, [pc, #52]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007204 <xPortStartScheduler+0xdc>)
 80071d2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80071d6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80071d8:	f000 f8b8 	bl	800734c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80071dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007208 <xPortStartScheduler+0xe0>)
 80071de:	2200      	movs	r2, #0
 80071e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80071e2:	f7ff ff91 	bl	8007108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80071e6:	f7fe ff67 	bl	80060b8 <vTaskSwitchContext>
	prvTaskExitError();
 80071ea:	f7ff ff47 	bl	800707c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80071ee:	2300      	movs	r3, #0
}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3710      	adds	r7, #16
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}
 80071f8:	e000e400 	.word	0xe000e400
 80071fc:	20001440 	.word	0x20001440
 8007200:	20001444 	.word	0x20001444
 8007204:	e000ed20 	.word	0xe000ed20
 8007208:	20000014 	.word	0x20000014

0800720c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	607b      	str	r3, [r7, #4]
}
 8007224:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007226:	4b0f      	ldr	r3, [pc, #60]	@ (8007264 <vPortEnterCritical+0x58>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	3301      	adds	r3, #1
 800722c:	4a0d      	ldr	r2, [pc, #52]	@ (8007264 <vPortEnterCritical+0x58>)
 800722e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007230:	4b0c      	ldr	r3, [pc, #48]	@ (8007264 <vPortEnterCritical+0x58>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b01      	cmp	r3, #1
 8007236:	d110      	bne.n	800725a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007238:	4b0b      	ldr	r3, [pc, #44]	@ (8007268 <vPortEnterCritical+0x5c>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d00b      	beq.n	800725a <vPortEnterCritical+0x4e>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	603b      	str	r3, [r7, #0]
}
 8007254:	bf00      	nop
 8007256:	bf00      	nop
 8007258:	e7fd      	b.n	8007256 <vPortEnterCritical+0x4a>
	}
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	bc80      	pop	{r7}
 8007262:	4770      	bx	lr
 8007264:	20000014 	.word	0x20000014
 8007268:	e000ed04 	.word	0xe000ed04

0800726c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007272:	4b12      	ldr	r3, [pc, #72]	@ (80072bc <vPortExitCritical+0x50>)
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10b      	bne.n	8007292 <vPortExitCritical+0x26>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	607b      	str	r3, [r7, #4]
}
 800728c:	bf00      	nop
 800728e:	bf00      	nop
 8007290:	e7fd      	b.n	800728e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007292:	4b0a      	ldr	r3, [pc, #40]	@ (80072bc <vPortExitCritical+0x50>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	3b01      	subs	r3, #1
 8007298:	4a08      	ldr	r2, [pc, #32]	@ (80072bc <vPortExitCritical+0x50>)
 800729a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800729c:	4b07      	ldr	r3, [pc, #28]	@ (80072bc <vPortExitCritical+0x50>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d105      	bne.n	80072b0 <vPortExitCritical+0x44>
 80072a4:	2300      	movs	r3, #0
 80072a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	f383 8811 	msr	BASEPRI, r3
}
 80072ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bc80      	pop	{r7}
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	20000014 	.word	0x20000014

080072c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80072c0:	f3ef 8009 	mrs	r0, PSP
 80072c4:	f3bf 8f6f 	isb	sy
 80072c8:	4b0d      	ldr	r3, [pc, #52]	@ (8007300 <pxCurrentTCBConst>)
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072d0:	6010      	str	r0, [r2, #0]
 80072d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80072d6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80072da:	f380 8811 	msr	BASEPRI, r0
 80072de:	f7fe feeb 	bl	80060b8 <vTaskSwitchContext>
 80072e2:	f04f 0000 	mov.w	r0, #0
 80072e6:	f380 8811 	msr	BASEPRI, r0
 80072ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80072ee:	6819      	ldr	r1, [r3, #0]
 80072f0:	6808      	ldr	r0, [r1, #0]
 80072f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80072f6:	f380 8809 	msr	PSP, r0
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	4770      	bx	lr

08007300 <pxCurrentTCBConst>:
 8007300:	20000e14 	.word	0x20000e14
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007304:	bf00      	nop
 8007306:	bf00      	nop

08007308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	607b      	str	r3, [r7, #4]
}
 8007320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007322:	f7fe fe0f 	bl	8005f44 <xTaskIncrementTick>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d003      	beq.n	8007334 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800732c:	4b06      	ldr	r3, [pc, #24]	@ (8007348 <xPortSysTickHandler+0x40>)
 800732e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	2300      	movs	r3, #0
 8007336:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	f383 8811 	msr	BASEPRI, r3
}
 800733e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007340:	bf00      	nop
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	e000ed04 	.word	0xe000ed04

0800734c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800734c:	b480      	push	{r7}
 800734e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007350:	4b0a      	ldr	r3, [pc, #40]	@ (800737c <vPortSetupTimerInterrupt+0x30>)
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007356:	4b0a      	ldr	r3, [pc, #40]	@ (8007380 <vPortSetupTimerInterrupt+0x34>)
 8007358:	2200      	movs	r2, #0
 800735a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800735c:	4b09      	ldr	r3, [pc, #36]	@ (8007384 <vPortSetupTimerInterrupt+0x38>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a09      	ldr	r2, [pc, #36]	@ (8007388 <vPortSetupTimerInterrupt+0x3c>)
 8007362:	fba2 2303 	umull	r2, r3, r2, r3
 8007366:	099b      	lsrs	r3, r3, #6
 8007368:	4a08      	ldr	r2, [pc, #32]	@ (800738c <vPortSetupTimerInterrupt+0x40>)
 800736a:	3b01      	subs	r3, #1
 800736c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800736e:	4b03      	ldr	r3, [pc, #12]	@ (800737c <vPortSetupTimerInterrupt+0x30>)
 8007370:	2207      	movs	r2, #7
 8007372:	601a      	str	r2, [r3, #0]
}
 8007374:	bf00      	nop
 8007376:	46bd      	mov	sp, r7
 8007378:	bc80      	pop	{r7}
 800737a:	4770      	bx	lr
 800737c:	e000e010 	.word	0xe000e010
 8007380:	e000e018 	.word	0xe000e018
 8007384:	20000008 	.word	0x20000008
 8007388:	10624dd3 	.word	0x10624dd3
 800738c:	e000e014 	.word	0xe000e014

08007390 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007390:	b480      	push	{r7}
 8007392:	b085      	sub	sp, #20
 8007394:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007396:	f3ef 8305 	mrs	r3, IPSR
 800739a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2b0f      	cmp	r3, #15
 80073a0:	d915      	bls.n	80073ce <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80073a2:	4a17      	ldr	r2, [pc, #92]	@ (8007400 <vPortValidateInterruptPriority+0x70>)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	4413      	add	r3, r2
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80073ac:	4b15      	ldr	r3, [pc, #84]	@ (8007404 <vPortValidateInterruptPriority+0x74>)
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	7afa      	ldrb	r2, [r7, #11]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d20b      	bcs.n	80073ce <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80073b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ba:	f383 8811 	msr	BASEPRI, r3
 80073be:	f3bf 8f6f 	isb	sy
 80073c2:	f3bf 8f4f 	dsb	sy
 80073c6:	607b      	str	r3, [r7, #4]
}
 80073c8:	bf00      	nop
 80073ca:	bf00      	nop
 80073cc:	e7fd      	b.n	80073ca <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80073ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007408 <vPortValidateInterruptPriority+0x78>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80073d6:	4b0d      	ldr	r3, [pc, #52]	@ (800740c <vPortValidateInterruptPriority+0x7c>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d90b      	bls.n	80073f6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	603b      	str	r3, [r7, #0]
}
 80073f0:	bf00      	nop
 80073f2:	bf00      	nop
 80073f4:	e7fd      	b.n	80073f2 <vPortValidateInterruptPriority+0x62>
	}
 80073f6:	bf00      	nop
 80073f8:	3714      	adds	r7, #20
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bc80      	pop	{r7}
 80073fe:	4770      	bx	lr
 8007400:	e000e3f0 	.word	0xe000e3f0
 8007404:	20001440 	.word	0x20001440
 8007408:	e000ed0c 	.word	0xe000ed0c
 800740c:	20001444 	.word	0x20001444

08007410 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b08a      	sub	sp, #40	@ 0x28
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007418:	2300      	movs	r3, #0
 800741a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800741c:	f7fe fcd8 	bl	8005dd0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007420:	4b5c      	ldr	r3, [pc, #368]	@ (8007594 <pvPortMalloc+0x184>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d101      	bne.n	800742c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007428:	f000 f924 	bl	8007674 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800742c:	4b5a      	ldr	r3, [pc, #360]	@ (8007598 <pvPortMalloc+0x188>)
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	4013      	ands	r3, r2
 8007434:	2b00      	cmp	r3, #0
 8007436:	f040 8095 	bne.w	8007564 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d01e      	beq.n	800747e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007440:	2208      	movs	r2, #8
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4413      	add	r3, r2
 8007446:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f003 0307 	and.w	r3, r3, #7
 800744e:	2b00      	cmp	r3, #0
 8007450:	d015      	beq.n	800747e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	f023 0307 	bic.w	r3, r3, #7
 8007458:	3308      	adds	r3, #8
 800745a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	f003 0307 	and.w	r3, r3, #7
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00b      	beq.n	800747e <pvPortMalloc+0x6e>
	__asm volatile
 8007466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800746a:	f383 8811 	msr	BASEPRI, r3
 800746e:	f3bf 8f6f 	isb	sy
 8007472:	f3bf 8f4f 	dsb	sy
 8007476:	617b      	str	r3, [r7, #20]
}
 8007478:	bf00      	nop
 800747a:	bf00      	nop
 800747c:	e7fd      	b.n	800747a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d06f      	beq.n	8007564 <pvPortMalloc+0x154>
 8007484:	4b45      	ldr	r3, [pc, #276]	@ (800759c <pvPortMalloc+0x18c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	687a      	ldr	r2, [r7, #4]
 800748a:	429a      	cmp	r2, r3
 800748c:	d86a      	bhi.n	8007564 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800748e:	4b44      	ldr	r3, [pc, #272]	@ (80075a0 <pvPortMalloc+0x190>)
 8007490:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007492:	4b43      	ldr	r3, [pc, #268]	@ (80075a0 <pvPortMalloc+0x190>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007498:	e004      	b.n	80074a4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800749a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800749e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80074a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	429a      	cmp	r2, r3
 80074ac:	d903      	bls.n	80074b6 <pvPortMalloc+0xa6>
 80074ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1f1      	bne.n	800749a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80074b6:	4b37      	ldr	r3, [pc, #220]	@ (8007594 <pvPortMalloc+0x184>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074bc:	429a      	cmp	r2, r3
 80074be:	d051      	beq.n	8007564 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2208      	movs	r2, #8
 80074c6:	4413      	add	r3, r2
 80074c8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80074ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	6a3b      	ldr	r3, [r7, #32]
 80074d0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80074d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d4:	685a      	ldr	r2, [r3, #4]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	1ad2      	subs	r2, r2, r3
 80074da:	2308      	movs	r3, #8
 80074dc:	005b      	lsls	r3, r3, #1
 80074de:	429a      	cmp	r2, r3
 80074e0:	d920      	bls.n	8007524 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80074e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	4413      	add	r3, r2
 80074e8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	f003 0307 	and.w	r3, r3, #7
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00b      	beq.n	800750c <pvPortMalloc+0xfc>
	__asm volatile
 80074f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	613b      	str	r3, [r7, #16]
}
 8007506:	bf00      	nop
 8007508:	bf00      	nop
 800750a:	e7fd      	b.n	8007508 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800750c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800750e:	685a      	ldr	r2, [r3, #4]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	1ad2      	subs	r2, r2, r3
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800751e:	69b8      	ldr	r0, [r7, #24]
 8007520:	f000 f90a 	bl	8007738 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007524:	4b1d      	ldr	r3, [pc, #116]	@ (800759c <pvPortMalloc+0x18c>)
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	4a1b      	ldr	r2, [pc, #108]	@ (800759c <pvPortMalloc+0x18c>)
 8007530:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007532:	4b1a      	ldr	r3, [pc, #104]	@ (800759c <pvPortMalloc+0x18c>)
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	4b1b      	ldr	r3, [pc, #108]	@ (80075a4 <pvPortMalloc+0x194>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	429a      	cmp	r2, r3
 800753c:	d203      	bcs.n	8007546 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800753e:	4b17      	ldr	r3, [pc, #92]	@ (800759c <pvPortMalloc+0x18c>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a18      	ldr	r2, [pc, #96]	@ (80075a4 <pvPortMalloc+0x194>)
 8007544:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007548:	685a      	ldr	r2, [r3, #4]
 800754a:	4b13      	ldr	r3, [pc, #76]	@ (8007598 <pvPortMalloc+0x188>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	431a      	orrs	r2, r3
 8007550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007552:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	2200      	movs	r2, #0
 8007558:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800755a:	4b13      	ldr	r3, [pc, #76]	@ (80075a8 <pvPortMalloc+0x198>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	3301      	adds	r3, #1
 8007560:	4a11      	ldr	r2, [pc, #68]	@ (80075a8 <pvPortMalloc+0x198>)
 8007562:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007564:	f7fe fc42 	bl	8005dec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	f003 0307 	and.w	r3, r3, #7
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00b      	beq.n	800758a <pvPortMalloc+0x17a>
	__asm volatile
 8007572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007576:	f383 8811 	msr	BASEPRI, r3
 800757a:	f3bf 8f6f 	isb	sy
 800757e:	f3bf 8f4f 	dsb	sy
 8007582:	60fb      	str	r3, [r7, #12]
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop
 8007588:	e7fd      	b.n	8007586 <pvPortMalloc+0x176>
	return pvReturn;
 800758a:	69fb      	ldr	r3, [r7, #28]
}
 800758c:	4618      	mov	r0, r3
 800758e:	3728      	adds	r7, #40	@ 0x28
 8007590:	46bd      	mov	sp, r7
 8007592:	bd80      	pop	{r7, pc}
 8007594:	20002050 	.word	0x20002050
 8007598:	20002064 	.word	0x20002064
 800759c:	20002054 	.word	0x20002054
 80075a0:	20002048 	.word	0x20002048
 80075a4:	20002058 	.word	0x20002058
 80075a8:	2000205c 	.word	0x2000205c

080075ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d04f      	beq.n	800765e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80075be:	2308      	movs	r3, #8
 80075c0:	425b      	negs	r3, r3
 80075c2:	697a      	ldr	r2, [r7, #20]
 80075c4:	4413      	add	r3, r2
 80075c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	685a      	ldr	r2, [r3, #4]
 80075d0:	4b25      	ldr	r3, [pc, #148]	@ (8007668 <vPortFree+0xbc>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4013      	ands	r3, r2
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10b      	bne.n	80075f2 <vPortFree+0x46>
	__asm volatile
 80075da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075de:	f383 8811 	msr	BASEPRI, r3
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	f3bf 8f4f 	dsb	sy
 80075ea:	60fb      	str	r3, [r7, #12]
}
 80075ec:	bf00      	nop
 80075ee:	bf00      	nop
 80075f0:	e7fd      	b.n	80075ee <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00b      	beq.n	8007612 <vPortFree+0x66>
	__asm volatile
 80075fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075fe:	f383 8811 	msr	BASEPRI, r3
 8007602:	f3bf 8f6f 	isb	sy
 8007606:	f3bf 8f4f 	dsb	sy
 800760a:	60bb      	str	r3, [r7, #8]
}
 800760c:	bf00      	nop
 800760e:	bf00      	nop
 8007610:	e7fd      	b.n	800760e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	685a      	ldr	r2, [r3, #4]
 8007616:	4b14      	ldr	r3, [pc, #80]	@ (8007668 <vPortFree+0xbc>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4013      	ands	r3, r2
 800761c:	2b00      	cmp	r3, #0
 800761e:	d01e      	beq.n	800765e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d11a      	bne.n	800765e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	685a      	ldr	r2, [r3, #4]
 800762c:	4b0e      	ldr	r3, [pc, #56]	@ (8007668 <vPortFree+0xbc>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	43db      	mvns	r3, r3
 8007632:	401a      	ands	r2, r3
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007638:	f7fe fbca 	bl	8005dd0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	685a      	ldr	r2, [r3, #4]
 8007640:	4b0a      	ldr	r3, [pc, #40]	@ (800766c <vPortFree+0xc0>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4413      	add	r3, r2
 8007646:	4a09      	ldr	r2, [pc, #36]	@ (800766c <vPortFree+0xc0>)
 8007648:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800764a:	6938      	ldr	r0, [r7, #16]
 800764c:	f000 f874 	bl	8007738 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007650:	4b07      	ldr	r3, [pc, #28]	@ (8007670 <vPortFree+0xc4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3301      	adds	r3, #1
 8007656:	4a06      	ldr	r2, [pc, #24]	@ (8007670 <vPortFree+0xc4>)
 8007658:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800765a:	f7fe fbc7 	bl	8005dec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800765e:	bf00      	nop
 8007660:	3718      	adds	r7, #24
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	20002064 	.word	0x20002064
 800766c:	20002054 	.word	0x20002054
 8007670:	20002060 	.word	0x20002060

08007674 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800767a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800767e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007680:	4b27      	ldr	r3, [pc, #156]	@ (8007720 <prvHeapInit+0xac>)
 8007682:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	2b00      	cmp	r3, #0
 800768c:	d00c      	beq.n	80076a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	3307      	adds	r3, #7
 8007692:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f023 0307 	bic.w	r3, r3, #7
 800769a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	4a1f      	ldr	r2, [pc, #124]	@ (8007720 <prvHeapInit+0xac>)
 80076a4:	4413      	add	r3, r2
 80076a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80076ac:	4a1d      	ldr	r2, [pc, #116]	@ (8007724 <prvHeapInit+0xb0>)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80076b2:	4b1c      	ldr	r3, [pc, #112]	@ (8007724 <prvHeapInit+0xb0>)
 80076b4:	2200      	movs	r2, #0
 80076b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	68ba      	ldr	r2, [r7, #8]
 80076bc:	4413      	add	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80076c0:	2208      	movs	r2, #8
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	1a9b      	subs	r3, r3, r2
 80076c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f023 0307 	bic.w	r3, r3, #7
 80076ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4a15      	ldr	r2, [pc, #84]	@ (8007728 <prvHeapInit+0xb4>)
 80076d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80076d6:	4b14      	ldr	r3, [pc, #80]	@ (8007728 <prvHeapInit+0xb4>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	2200      	movs	r2, #0
 80076dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80076de:	4b12      	ldr	r3, [pc, #72]	@ (8007728 <prvHeapInit+0xb4>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2200      	movs	r2, #0
 80076e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	68fa      	ldr	r2, [r7, #12]
 80076ee:	1ad2      	subs	r2, r2, r3
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80076f4:	4b0c      	ldr	r3, [pc, #48]	@ (8007728 <prvHeapInit+0xb4>)
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	685b      	ldr	r3, [r3, #4]
 8007700:	4a0a      	ldr	r2, [pc, #40]	@ (800772c <prvHeapInit+0xb8>)
 8007702:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	4a09      	ldr	r2, [pc, #36]	@ (8007730 <prvHeapInit+0xbc>)
 800770a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800770c:	4b09      	ldr	r3, [pc, #36]	@ (8007734 <prvHeapInit+0xc0>)
 800770e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007712:	601a      	str	r2, [r3, #0]
}
 8007714:	bf00      	nop
 8007716:	3714      	adds	r7, #20
 8007718:	46bd      	mov	sp, r7
 800771a:	bc80      	pop	{r7}
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	20001448 	.word	0x20001448
 8007724:	20002048 	.word	0x20002048
 8007728:	20002050 	.word	0x20002050
 800772c:	20002058 	.word	0x20002058
 8007730:	20002054 	.word	0x20002054
 8007734:	20002064 	.word	0x20002064

08007738 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007740:	4b27      	ldr	r3, [pc, #156]	@ (80077e0 <prvInsertBlockIntoFreeList+0xa8>)
 8007742:	60fb      	str	r3, [r7, #12]
 8007744:	e002      	b.n	800774c <prvInsertBlockIntoFreeList+0x14>
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	60fb      	str	r3, [r7, #12]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	429a      	cmp	r2, r3
 8007754:	d8f7      	bhi.n	8007746 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	68ba      	ldr	r2, [r7, #8]
 8007760:	4413      	add	r3, r2
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	429a      	cmp	r2, r3
 8007766:	d108      	bne.n	800777a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	685a      	ldr	r2, [r3, #4]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	441a      	add	r2, r3
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	68ba      	ldr	r2, [r7, #8]
 8007784:	441a      	add	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	429a      	cmp	r2, r3
 800778c:	d118      	bne.n	80077c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	4b14      	ldr	r3, [pc, #80]	@ (80077e4 <prvInsertBlockIntoFreeList+0xac>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	429a      	cmp	r2, r3
 8007798:	d00d      	beq.n	80077b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	685a      	ldr	r2, [r3, #4]
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	441a      	add	r2, r3
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	e008      	b.n	80077c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80077b6:	4b0b      	ldr	r3, [pc, #44]	@ (80077e4 <prvInsertBlockIntoFreeList+0xac>)
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	601a      	str	r2, [r3, #0]
 80077be:	e003      	b.n	80077c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80077c8:	68fa      	ldr	r2, [r7, #12]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d002      	beq.n	80077d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	687a      	ldr	r2, [r7, #4]
 80077d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077d6:	bf00      	nop
 80077d8:	3714      	adds	r7, #20
 80077da:	46bd      	mov	sp, r7
 80077dc:	bc80      	pop	{r7}
 80077de:	4770      	bx	lr
 80077e0:	20002048 	.word	0x20002048
 80077e4:	20002050 	.word	0x20002050

080077e8 <_Znwj>:
 80077e8:	2801      	cmp	r0, #1
 80077ea:	bf38      	it	cc
 80077ec:	2001      	movcc	r0, #1
 80077ee:	b510      	push	{r4, lr}
 80077f0:	4604      	mov	r4, r0
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 f81a 	bl	800782c <malloc>
 80077f8:	b100      	cbz	r0, 80077fc <_Znwj+0x14>
 80077fa:	bd10      	pop	{r4, pc}
 80077fc:	f000 f806 	bl	800780c <_ZSt15get_new_handlerv>
 8007800:	b908      	cbnz	r0, 8007806 <_Znwj+0x1e>
 8007802:	f000 f80b 	bl	800781c <abort>
 8007806:	4780      	blx	r0
 8007808:	e7f3      	b.n	80077f2 <_Znwj+0xa>
	...

0800780c <_ZSt15get_new_handlerv>:
 800780c:	4b02      	ldr	r3, [pc, #8]	@ (8007818 <_ZSt15get_new_handlerv+0xc>)
 800780e:	6818      	ldr	r0, [r3, #0]
 8007810:	f3bf 8f5b 	dmb	ish
 8007814:	4770      	bx	lr
 8007816:	bf00      	nop
 8007818:	20002068 	.word	0x20002068

0800781c <abort>:
 800781c:	2006      	movs	r0, #6
 800781e:	b508      	push	{r3, lr}
 8007820:	f000 f920 	bl	8007a64 <raise>
 8007824:	2001      	movs	r0, #1
 8007826:	f7f9 fcae 	bl	8001186 <_exit>
	...

0800782c <malloc>:
 800782c:	4b02      	ldr	r3, [pc, #8]	@ (8007838 <malloc+0xc>)
 800782e:	4601      	mov	r1, r0
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	f000 b825 	b.w	8007880 <_malloc_r>
 8007836:	bf00      	nop
 8007838:	20000018 	.word	0x20000018

0800783c <sbrk_aligned>:
 800783c:	b570      	push	{r4, r5, r6, lr}
 800783e:	4e0f      	ldr	r6, [pc, #60]	@ (800787c <sbrk_aligned+0x40>)
 8007840:	460c      	mov	r4, r1
 8007842:	6831      	ldr	r1, [r6, #0]
 8007844:	4605      	mov	r5, r0
 8007846:	b911      	cbnz	r1, 800784e <sbrk_aligned+0x12>
 8007848:	f000 f986 	bl	8007b58 <_sbrk_r>
 800784c:	6030      	str	r0, [r6, #0]
 800784e:	4621      	mov	r1, r4
 8007850:	4628      	mov	r0, r5
 8007852:	f000 f981 	bl	8007b58 <_sbrk_r>
 8007856:	1c43      	adds	r3, r0, #1
 8007858:	d103      	bne.n	8007862 <sbrk_aligned+0x26>
 800785a:	f04f 34ff 	mov.w	r4, #4294967295
 800785e:	4620      	mov	r0, r4
 8007860:	bd70      	pop	{r4, r5, r6, pc}
 8007862:	1cc4      	adds	r4, r0, #3
 8007864:	f024 0403 	bic.w	r4, r4, #3
 8007868:	42a0      	cmp	r0, r4
 800786a:	d0f8      	beq.n	800785e <sbrk_aligned+0x22>
 800786c:	1a21      	subs	r1, r4, r0
 800786e:	4628      	mov	r0, r5
 8007870:	f000 f972 	bl	8007b58 <_sbrk_r>
 8007874:	3001      	adds	r0, #1
 8007876:	d1f2      	bne.n	800785e <sbrk_aligned+0x22>
 8007878:	e7ef      	b.n	800785a <sbrk_aligned+0x1e>
 800787a:	bf00      	nop
 800787c:	2000206c 	.word	0x2000206c

08007880 <_malloc_r>:
 8007880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007884:	1ccd      	adds	r5, r1, #3
 8007886:	f025 0503 	bic.w	r5, r5, #3
 800788a:	3508      	adds	r5, #8
 800788c:	2d0c      	cmp	r5, #12
 800788e:	bf38      	it	cc
 8007890:	250c      	movcc	r5, #12
 8007892:	2d00      	cmp	r5, #0
 8007894:	4606      	mov	r6, r0
 8007896:	db01      	blt.n	800789c <_malloc_r+0x1c>
 8007898:	42a9      	cmp	r1, r5
 800789a:	d904      	bls.n	80078a6 <_malloc_r+0x26>
 800789c:	230c      	movs	r3, #12
 800789e:	6033      	str	r3, [r6, #0]
 80078a0:	2000      	movs	r0, #0
 80078a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800797c <_malloc_r+0xfc>
 80078aa:	f000 f869 	bl	8007980 <__malloc_lock>
 80078ae:	f8d8 3000 	ldr.w	r3, [r8]
 80078b2:	461c      	mov	r4, r3
 80078b4:	bb44      	cbnz	r4, 8007908 <_malloc_r+0x88>
 80078b6:	4629      	mov	r1, r5
 80078b8:	4630      	mov	r0, r6
 80078ba:	f7ff ffbf 	bl	800783c <sbrk_aligned>
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	4604      	mov	r4, r0
 80078c2:	d158      	bne.n	8007976 <_malloc_r+0xf6>
 80078c4:	f8d8 4000 	ldr.w	r4, [r8]
 80078c8:	4627      	mov	r7, r4
 80078ca:	2f00      	cmp	r7, #0
 80078cc:	d143      	bne.n	8007956 <_malloc_r+0xd6>
 80078ce:	2c00      	cmp	r4, #0
 80078d0:	d04b      	beq.n	800796a <_malloc_r+0xea>
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	4639      	mov	r1, r7
 80078d6:	4630      	mov	r0, r6
 80078d8:	eb04 0903 	add.w	r9, r4, r3
 80078dc:	f000 f93c 	bl	8007b58 <_sbrk_r>
 80078e0:	4581      	cmp	r9, r0
 80078e2:	d142      	bne.n	800796a <_malloc_r+0xea>
 80078e4:	6821      	ldr	r1, [r4, #0]
 80078e6:	4630      	mov	r0, r6
 80078e8:	1a6d      	subs	r5, r5, r1
 80078ea:	4629      	mov	r1, r5
 80078ec:	f7ff ffa6 	bl	800783c <sbrk_aligned>
 80078f0:	3001      	adds	r0, #1
 80078f2:	d03a      	beq.n	800796a <_malloc_r+0xea>
 80078f4:	6823      	ldr	r3, [r4, #0]
 80078f6:	442b      	add	r3, r5
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	f8d8 3000 	ldr.w	r3, [r8]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	bb62      	cbnz	r2, 800795c <_malloc_r+0xdc>
 8007902:	f8c8 7000 	str.w	r7, [r8]
 8007906:	e00f      	b.n	8007928 <_malloc_r+0xa8>
 8007908:	6822      	ldr	r2, [r4, #0]
 800790a:	1b52      	subs	r2, r2, r5
 800790c:	d420      	bmi.n	8007950 <_malloc_r+0xd0>
 800790e:	2a0b      	cmp	r2, #11
 8007910:	d917      	bls.n	8007942 <_malloc_r+0xc2>
 8007912:	1961      	adds	r1, r4, r5
 8007914:	42a3      	cmp	r3, r4
 8007916:	6025      	str	r5, [r4, #0]
 8007918:	bf18      	it	ne
 800791a:	6059      	strne	r1, [r3, #4]
 800791c:	6863      	ldr	r3, [r4, #4]
 800791e:	bf08      	it	eq
 8007920:	f8c8 1000 	streq.w	r1, [r8]
 8007924:	5162      	str	r2, [r4, r5]
 8007926:	604b      	str	r3, [r1, #4]
 8007928:	4630      	mov	r0, r6
 800792a:	f000 f82f 	bl	800798c <__malloc_unlock>
 800792e:	f104 000b 	add.w	r0, r4, #11
 8007932:	1d23      	adds	r3, r4, #4
 8007934:	f020 0007 	bic.w	r0, r0, #7
 8007938:	1ac2      	subs	r2, r0, r3
 800793a:	bf1c      	itt	ne
 800793c:	1a1b      	subne	r3, r3, r0
 800793e:	50a3      	strne	r3, [r4, r2]
 8007940:	e7af      	b.n	80078a2 <_malloc_r+0x22>
 8007942:	6862      	ldr	r2, [r4, #4]
 8007944:	42a3      	cmp	r3, r4
 8007946:	bf0c      	ite	eq
 8007948:	f8c8 2000 	streq.w	r2, [r8]
 800794c:	605a      	strne	r2, [r3, #4]
 800794e:	e7eb      	b.n	8007928 <_malloc_r+0xa8>
 8007950:	4623      	mov	r3, r4
 8007952:	6864      	ldr	r4, [r4, #4]
 8007954:	e7ae      	b.n	80078b4 <_malloc_r+0x34>
 8007956:	463c      	mov	r4, r7
 8007958:	687f      	ldr	r7, [r7, #4]
 800795a:	e7b6      	b.n	80078ca <_malloc_r+0x4a>
 800795c:	461a      	mov	r2, r3
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	42a3      	cmp	r3, r4
 8007962:	d1fb      	bne.n	800795c <_malloc_r+0xdc>
 8007964:	2300      	movs	r3, #0
 8007966:	6053      	str	r3, [r2, #4]
 8007968:	e7de      	b.n	8007928 <_malloc_r+0xa8>
 800796a:	230c      	movs	r3, #12
 800796c:	4630      	mov	r0, r6
 800796e:	6033      	str	r3, [r6, #0]
 8007970:	f000 f80c 	bl	800798c <__malloc_unlock>
 8007974:	e794      	b.n	80078a0 <_malloc_r+0x20>
 8007976:	6005      	str	r5, [r0, #0]
 8007978:	e7d6      	b.n	8007928 <_malloc_r+0xa8>
 800797a:	bf00      	nop
 800797c:	20002070 	.word	0x20002070

08007980 <__malloc_lock>:
 8007980:	4801      	ldr	r0, [pc, #4]	@ (8007988 <__malloc_lock+0x8>)
 8007982:	f000 b923 	b.w	8007bcc <__retarget_lock_acquire_recursive>
 8007986:	bf00      	nop
 8007988:	200021b0 	.word	0x200021b0

0800798c <__malloc_unlock>:
 800798c:	4801      	ldr	r0, [pc, #4]	@ (8007994 <__malloc_unlock+0x8>)
 800798e:	f000 b91e 	b.w	8007bce <__retarget_lock_release_recursive>
 8007992:	bf00      	nop
 8007994:	200021b0 	.word	0x200021b0

08007998 <sniprintf>:
 8007998:	b40c      	push	{r2, r3}
 800799a:	b530      	push	{r4, r5, lr}
 800799c:	4b18      	ldr	r3, [pc, #96]	@ (8007a00 <sniprintf+0x68>)
 800799e:	1e0c      	subs	r4, r1, #0
 80079a0:	681d      	ldr	r5, [r3, #0]
 80079a2:	b09d      	sub	sp, #116	@ 0x74
 80079a4:	da08      	bge.n	80079b8 <sniprintf+0x20>
 80079a6:	238b      	movs	r3, #139	@ 0x8b
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295
 80079ac:	602b      	str	r3, [r5, #0]
 80079ae:	b01d      	add	sp, #116	@ 0x74
 80079b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80079b4:	b002      	add	sp, #8
 80079b6:	4770      	bx	lr
 80079b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80079bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80079c0:	f04f 0300 	mov.w	r3, #0
 80079c4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80079c6:	bf0c      	ite	eq
 80079c8:	4623      	moveq	r3, r4
 80079ca:	f104 33ff 	addne.w	r3, r4, #4294967295
 80079ce:	9304      	str	r3, [sp, #16]
 80079d0:	9307      	str	r3, [sp, #28]
 80079d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80079d6:	9002      	str	r0, [sp, #8]
 80079d8:	9006      	str	r0, [sp, #24]
 80079da:	f8ad 3016 	strh.w	r3, [sp, #22]
 80079de:	4628      	mov	r0, r5
 80079e0:	ab21      	add	r3, sp, #132	@ 0x84
 80079e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80079e4:	a902      	add	r1, sp, #8
 80079e6:	9301      	str	r3, [sp, #4]
 80079e8:	f000 f9a4 	bl	8007d34 <_svfiprintf_r>
 80079ec:	1c43      	adds	r3, r0, #1
 80079ee:	bfbc      	itt	lt
 80079f0:	238b      	movlt	r3, #139	@ 0x8b
 80079f2:	602b      	strlt	r3, [r5, #0]
 80079f4:	2c00      	cmp	r4, #0
 80079f6:	d0da      	beq.n	80079ae <sniprintf+0x16>
 80079f8:	2200      	movs	r2, #0
 80079fa:	9b02      	ldr	r3, [sp, #8]
 80079fc:	701a      	strb	r2, [r3, #0]
 80079fe:	e7d6      	b.n	80079ae <sniprintf+0x16>
 8007a00:	20000018 	.word	0x20000018

08007a04 <memset>:
 8007a04:	4603      	mov	r3, r0
 8007a06:	4402      	add	r2, r0
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d100      	bne.n	8007a0e <memset+0xa>
 8007a0c:	4770      	bx	lr
 8007a0e:	f803 1b01 	strb.w	r1, [r3], #1
 8007a12:	e7f9      	b.n	8007a08 <memset+0x4>

08007a14 <_raise_r>:
 8007a14:	291f      	cmp	r1, #31
 8007a16:	b538      	push	{r3, r4, r5, lr}
 8007a18:	4605      	mov	r5, r0
 8007a1a:	460c      	mov	r4, r1
 8007a1c:	d904      	bls.n	8007a28 <_raise_r+0x14>
 8007a1e:	2316      	movs	r3, #22
 8007a20:	6003      	str	r3, [r0, #0]
 8007a22:	f04f 30ff 	mov.w	r0, #4294967295
 8007a26:	bd38      	pop	{r3, r4, r5, pc}
 8007a28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007a2a:	b112      	cbz	r2, 8007a32 <_raise_r+0x1e>
 8007a2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a30:	b94b      	cbnz	r3, 8007a46 <_raise_r+0x32>
 8007a32:	4628      	mov	r0, r5
 8007a34:	f000 f88e 	bl	8007b54 <_getpid_r>
 8007a38:	4622      	mov	r2, r4
 8007a3a:	4601      	mov	r1, r0
 8007a3c:	4628      	mov	r0, r5
 8007a3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a42:	f000 b875 	b.w	8007b30 <_kill_r>
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d00a      	beq.n	8007a60 <_raise_r+0x4c>
 8007a4a:	1c59      	adds	r1, r3, #1
 8007a4c:	d103      	bne.n	8007a56 <_raise_r+0x42>
 8007a4e:	2316      	movs	r3, #22
 8007a50:	6003      	str	r3, [r0, #0]
 8007a52:	2001      	movs	r0, #1
 8007a54:	e7e7      	b.n	8007a26 <_raise_r+0x12>
 8007a56:	2100      	movs	r1, #0
 8007a58:	4620      	mov	r0, r4
 8007a5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007a5e:	4798      	blx	r3
 8007a60:	2000      	movs	r0, #0
 8007a62:	e7e0      	b.n	8007a26 <_raise_r+0x12>

08007a64 <raise>:
 8007a64:	4b02      	ldr	r3, [pc, #8]	@ (8007a70 <raise+0xc>)
 8007a66:	4601      	mov	r1, r0
 8007a68:	6818      	ldr	r0, [r3, #0]
 8007a6a:	f7ff bfd3 	b.w	8007a14 <_raise_r>
 8007a6e:	bf00      	nop
 8007a70:	20000018 	.word	0x20000018

08007a74 <_reclaim_reent>:
 8007a74:	4b2d      	ldr	r3, [pc, #180]	@ (8007b2c <_reclaim_reent+0xb8>)
 8007a76:	b570      	push	{r4, r5, r6, lr}
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	4283      	cmp	r3, r0
 8007a7e:	d053      	beq.n	8007b28 <_reclaim_reent+0xb4>
 8007a80:	69c3      	ldr	r3, [r0, #28]
 8007a82:	b31b      	cbz	r3, 8007acc <_reclaim_reent+0x58>
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	b163      	cbz	r3, 8007aa2 <_reclaim_reent+0x2e>
 8007a88:	2500      	movs	r5, #0
 8007a8a:	69e3      	ldr	r3, [r4, #28]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	5959      	ldr	r1, [r3, r5]
 8007a90:	b9b1      	cbnz	r1, 8007ac0 <_reclaim_reent+0x4c>
 8007a92:	3504      	adds	r5, #4
 8007a94:	2d80      	cmp	r5, #128	@ 0x80
 8007a96:	d1f8      	bne.n	8007a8a <_reclaim_reent+0x16>
 8007a98:	69e3      	ldr	r3, [r4, #28]
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	68d9      	ldr	r1, [r3, #12]
 8007a9e:	f000 f8a5 	bl	8007bec <_free_r>
 8007aa2:	69e3      	ldr	r3, [r4, #28]
 8007aa4:	6819      	ldr	r1, [r3, #0]
 8007aa6:	b111      	cbz	r1, 8007aae <_reclaim_reent+0x3a>
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 f89f 	bl	8007bec <_free_r>
 8007aae:	69e3      	ldr	r3, [r4, #28]
 8007ab0:	689d      	ldr	r5, [r3, #8]
 8007ab2:	b15d      	cbz	r5, 8007acc <_reclaim_reent+0x58>
 8007ab4:	4629      	mov	r1, r5
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	682d      	ldr	r5, [r5, #0]
 8007aba:	f000 f897 	bl	8007bec <_free_r>
 8007abe:	e7f8      	b.n	8007ab2 <_reclaim_reent+0x3e>
 8007ac0:	680e      	ldr	r6, [r1, #0]
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 f892 	bl	8007bec <_free_r>
 8007ac8:	4631      	mov	r1, r6
 8007aca:	e7e1      	b.n	8007a90 <_reclaim_reent+0x1c>
 8007acc:	6961      	ldr	r1, [r4, #20]
 8007ace:	b111      	cbz	r1, 8007ad6 <_reclaim_reent+0x62>
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f000 f88b 	bl	8007bec <_free_r>
 8007ad6:	69e1      	ldr	r1, [r4, #28]
 8007ad8:	b111      	cbz	r1, 8007ae0 <_reclaim_reent+0x6c>
 8007ada:	4620      	mov	r0, r4
 8007adc:	f000 f886 	bl	8007bec <_free_r>
 8007ae0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007ae2:	b111      	cbz	r1, 8007aea <_reclaim_reent+0x76>
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	f000 f881 	bl	8007bec <_free_r>
 8007aea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aec:	b111      	cbz	r1, 8007af4 <_reclaim_reent+0x80>
 8007aee:	4620      	mov	r0, r4
 8007af0:	f000 f87c 	bl	8007bec <_free_r>
 8007af4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007af6:	b111      	cbz	r1, 8007afe <_reclaim_reent+0x8a>
 8007af8:	4620      	mov	r0, r4
 8007afa:	f000 f877 	bl	8007bec <_free_r>
 8007afe:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007b00:	b111      	cbz	r1, 8007b08 <_reclaim_reent+0x94>
 8007b02:	4620      	mov	r0, r4
 8007b04:	f000 f872 	bl	8007bec <_free_r>
 8007b08:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007b0a:	b111      	cbz	r1, 8007b12 <_reclaim_reent+0x9e>
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f000 f86d 	bl	8007bec <_free_r>
 8007b12:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007b14:	b111      	cbz	r1, 8007b1c <_reclaim_reent+0xa8>
 8007b16:	4620      	mov	r0, r4
 8007b18:	f000 f868 	bl	8007bec <_free_r>
 8007b1c:	6a23      	ldr	r3, [r4, #32]
 8007b1e:	b11b      	cbz	r3, 8007b28 <_reclaim_reent+0xb4>
 8007b20:	4620      	mov	r0, r4
 8007b22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007b26:	4718      	bx	r3
 8007b28:	bd70      	pop	{r4, r5, r6, pc}
 8007b2a:	bf00      	nop
 8007b2c:	20000018 	.word	0x20000018

08007b30 <_kill_r>:
 8007b30:	b538      	push	{r3, r4, r5, lr}
 8007b32:	2300      	movs	r3, #0
 8007b34:	4d06      	ldr	r5, [pc, #24]	@ (8007b50 <_kill_r+0x20>)
 8007b36:	4604      	mov	r4, r0
 8007b38:	4608      	mov	r0, r1
 8007b3a:	4611      	mov	r1, r2
 8007b3c:	602b      	str	r3, [r5, #0]
 8007b3e:	f7f9 fb12 	bl	8001166 <_kill>
 8007b42:	1c43      	adds	r3, r0, #1
 8007b44:	d102      	bne.n	8007b4c <_kill_r+0x1c>
 8007b46:	682b      	ldr	r3, [r5, #0]
 8007b48:	b103      	cbz	r3, 8007b4c <_kill_r+0x1c>
 8007b4a:	6023      	str	r3, [r4, #0]
 8007b4c:	bd38      	pop	{r3, r4, r5, pc}
 8007b4e:	bf00      	nop
 8007b50:	200021ac 	.word	0x200021ac

08007b54 <_getpid_r>:
 8007b54:	f7f9 bb00 	b.w	8001158 <_getpid>

08007b58 <_sbrk_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4d05      	ldr	r5, [pc, #20]	@ (8007b74 <_sbrk_r+0x1c>)
 8007b5e:	4604      	mov	r4, r0
 8007b60:	4608      	mov	r0, r1
 8007b62:	602b      	str	r3, [r5, #0]
 8007b64:	f7f9 fb1a 	bl	800119c <_sbrk>
 8007b68:	1c43      	adds	r3, r0, #1
 8007b6a:	d102      	bne.n	8007b72 <_sbrk_r+0x1a>
 8007b6c:	682b      	ldr	r3, [r5, #0]
 8007b6e:	b103      	cbz	r3, 8007b72 <_sbrk_r+0x1a>
 8007b70:	6023      	str	r3, [r4, #0]
 8007b72:	bd38      	pop	{r3, r4, r5, pc}
 8007b74:	200021ac 	.word	0x200021ac

08007b78 <__errno>:
 8007b78:	4b01      	ldr	r3, [pc, #4]	@ (8007b80 <__errno+0x8>)
 8007b7a:	6818      	ldr	r0, [r3, #0]
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20000018 	.word	0x20000018

08007b84 <__libc_init_array>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	2600      	movs	r6, #0
 8007b88:	4d0c      	ldr	r5, [pc, #48]	@ (8007bbc <__libc_init_array+0x38>)
 8007b8a:	4c0d      	ldr	r4, [pc, #52]	@ (8007bc0 <__libc_init_array+0x3c>)
 8007b8c:	1b64      	subs	r4, r4, r5
 8007b8e:	10a4      	asrs	r4, r4, #2
 8007b90:	42a6      	cmp	r6, r4
 8007b92:	d109      	bne.n	8007ba8 <__libc_init_array+0x24>
 8007b94:	f000 fbb8 	bl	8008308 <_init>
 8007b98:	2600      	movs	r6, #0
 8007b9a:	4d0a      	ldr	r5, [pc, #40]	@ (8007bc4 <__libc_init_array+0x40>)
 8007b9c:	4c0a      	ldr	r4, [pc, #40]	@ (8007bc8 <__libc_init_array+0x44>)
 8007b9e:	1b64      	subs	r4, r4, r5
 8007ba0:	10a4      	asrs	r4, r4, #2
 8007ba2:	42a6      	cmp	r6, r4
 8007ba4:	d105      	bne.n	8007bb2 <__libc_init_array+0x2e>
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}
 8007ba8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bac:	4798      	blx	r3
 8007bae:	3601      	adds	r6, #1
 8007bb0:	e7ee      	b.n	8007b90 <__libc_init_array+0xc>
 8007bb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bb6:	4798      	blx	r3
 8007bb8:	3601      	adds	r6, #1
 8007bba:	e7f2      	b.n	8007ba2 <__libc_init_array+0x1e>
 8007bbc:	080087e0 	.word	0x080087e0
 8007bc0:	080087e0 	.word	0x080087e0
 8007bc4:	080087e0 	.word	0x080087e0
 8007bc8:	080087e8 	.word	0x080087e8

08007bcc <__retarget_lock_acquire_recursive>:
 8007bcc:	4770      	bx	lr

08007bce <__retarget_lock_release_recursive>:
 8007bce:	4770      	bx	lr

08007bd0 <memcpy>:
 8007bd0:	440a      	add	r2, r1
 8007bd2:	4291      	cmp	r1, r2
 8007bd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007bd8:	d100      	bne.n	8007bdc <memcpy+0xc>
 8007bda:	4770      	bx	lr
 8007bdc:	b510      	push	{r4, lr}
 8007bde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007be2:	4291      	cmp	r1, r2
 8007be4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007be8:	d1f9      	bne.n	8007bde <memcpy+0xe>
 8007bea:	bd10      	pop	{r4, pc}

08007bec <_free_r>:
 8007bec:	b538      	push	{r3, r4, r5, lr}
 8007bee:	4605      	mov	r5, r0
 8007bf0:	2900      	cmp	r1, #0
 8007bf2:	d040      	beq.n	8007c76 <_free_r+0x8a>
 8007bf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bf8:	1f0c      	subs	r4, r1, #4
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	bfb8      	it	lt
 8007bfe:	18e4      	addlt	r4, r4, r3
 8007c00:	f7ff febe 	bl	8007980 <__malloc_lock>
 8007c04:	4a1c      	ldr	r2, [pc, #112]	@ (8007c78 <_free_r+0x8c>)
 8007c06:	6813      	ldr	r3, [r2, #0]
 8007c08:	b933      	cbnz	r3, 8007c18 <_free_r+0x2c>
 8007c0a:	6063      	str	r3, [r4, #4]
 8007c0c:	6014      	str	r4, [r2, #0]
 8007c0e:	4628      	mov	r0, r5
 8007c10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c14:	f7ff beba 	b.w	800798c <__malloc_unlock>
 8007c18:	42a3      	cmp	r3, r4
 8007c1a:	d908      	bls.n	8007c2e <_free_r+0x42>
 8007c1c:	6820      	ldr	r0, [r4, #0]
 8007c1e:	1821      	adds	r1, r4, r0
 8007c20:	428b      	cmp	r3, r1
 8007c22:	bf01      	itttt	eq
 8007c24:	6819      	ldreq	r1, [r3, #0]
 8007c26:	685b      	ldreq	r3, [r3, #4]
 8007c28:	1809      	addeq	r1, r1, r0
 8007c2a:	6021      	streq	r1, [r4, #0]
 8007c2c:	e7ed      	b.n	8007c0a <_free_r+0x1e>
 8007c2e:	461a      	mov	r2, r3
 8007c30:	685b      	ldr	r3, [r3, #4]
 8007c32:	b10b      	cbz	r3, 8007c38 <_free_r+0x4c>
 8007c34:	42a3      	cmp	r3, r4
 8007c36:	d9fa      	bls.n	8007c2e <_free_r+0x42>
 8007c38:	6811      	ldr	r1, [r2, #0]
 8007c3a:	1850      	adds	r0, r2, r1
 8007c3c:	42a0      	cmp	r0, r4
 8007c3e:	d10b      	bne.n	8007c58 <_free_r+0x6c>
 8007c40:	6820      	ldr	r0, [r4, #0]
 8007c42:	4401      	add	r1, r0
 8007c44:	1850      	adds	r0, r2, r1
 8007c46:	4283      	cmp	r3, r0
 8007c48:	6011      	str	r1, [r2, #0]
 8007c4a:	d1e0      	bne.n	8007c0e <_free_r+0x22>
 8007c4c:	6818      	ldr	r0, [r3, #0]
 8007c4e:	685b      	ldr	r3, [r3, #4]
 8007c50:	4408      	add	r0, r1
 8007c52:	6010      	str	r0, [r2, #0]
 8007c54:	6053      	str	r3, [r2, #4]
 8007c56:	e7da      	b.n	8007c0e <_free_r+0x22>
 8007c58:	d902      	bls.n	8007c60 <_free_r+0x74>
 8007c5a:	230c      	movs	r3, #12
 8007c5c:	602b      	str	r3, [r5, #0]
 8007c5e:	e7d6      	b.n	8007c0e <_free_r+0x22>
 8007c60:	6820      	ldr	r0, [r4, #0]
 8007c62:	1821      	adds	r1, r4, r0
 8007c64:	428b      	cmp	r3, r1
 8007c66:	bf01      	itttt	eq
 8007c68:	6819      	ldreq	r1, [r3, #0]
 8007c6a:	685b      	ldreq	r3, [r3, #4]
 8007c6c:	1809      	addeq	r1, r1, r0
 8007c6e:	6021      	streq	r1, [r4, #0]
 8007c70:	6063      	str	r3, [r4, #4]
 8007c72:	6054      	str	r4, [r2, #4]
 8007c74:	e7cb      	b.n	8007c0e <_free_r+0x22>
 8007c76:	bd38      	pop	{r3, r4, r5, pc}
 8007c78:	20002070 	.word	0x20002070

08007c7c <__ssputs_r>:
 8007c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c80:	461f      	mov	r7, r3
 8007c82:	688e      	ldr	r6, [r1, #8]
 8007c84:	4682      	mov	sl, r0
 8007c86:	42be      	cmp	r6, r7
 8007c88:	460c      	mov	r4, r1
 8007c8a:	4690      	mov	r8, r2
 8007c8c:	680b      	ldr	r3, [r1, #0]
 8007c8e:	d82d      	bhi.n	8007cec <__ssputs_r+0x70>
 8007c90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007c98:	d026      	beq.n	8007ce8 <__ssputs_r+0x6c>
 8007c9a:	6965      	ldr	r5, [r4, #20]
 8007c9c:	6909      	ldr	r1, [r1, #16]
 8007c9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ca2:	eba3 0901 	sub.w	r9, r3, r1
 8007ca6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007caa:	1c7b      	adds	r3, r7, #1
 8007cac:	444b      	add	r3, r9
 8007cae:	106d      	asrs	r5, r5, #1
 8007cb0:	429d      	cmp	r5, r3
 8007cb2:	bf38      	it	cc
 8007cb4:	461d      	movcc	r5, r3
 8007cb6:	0553      	lsls	r3, r2, #21
 8007cb8:	d527      	bpl.n	8007d0a <__ssputs_r+0x8e>
 8007cba:	4629      	mov	r1, r5
 8007cbc:	f7ff fde0 	bl	8007880 <_malloc_r>
 8007cc0:	4606      	mov	r6, r0
 8007cc2:	b360      	cbz	r0, 8007d1e <__ssputs_r+0xa2>
 8007cc4:	464a      	mov	r2, r9
 8007cc6:	6921      	ldr	r1, [r4, #16]
 8007cc8:	f7ff ff82 	bl	8007bd0 <memcpy>
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007cd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cd6:	81a3      	strh	r3, [r4, #12]
 8007cd8:	6126      	str	r6, [r4, #16]
 8007cda:	444e      	add	r6, r9
 8007cdc:	6026      	str	r6, [r4, #0]
 8007cde:	463e      	mov	r6, r7
 8007ce0:	6165      	str	r5, [r4, #20]
 8007ce2:	eba5 0509 	sub.w	r5, r5, r9
 8007ce6:	60a5      	str	r5, [r4, #8]
 8007ce8:	42be      	cmp	r6, r7
 8007cea:	d900      	bls.n	8007cee <__ssputs_r+0x72>
 8007cec:	463e      	mov	r6, r7
 8007cee:	4632      	mov	r2, r6
 8007cf0:	4641      	mov	r1, r8
 8007cf2:	6820      	ldr	r0, [r4, #0]
 8007cf4:	f000 faaa 	bl	800824c <memmove>
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	68a3      	ldr	r3, [r4, #8]
 8007cfc:	1b9b      	subs	r3, r3, r6
 8007cfe:	60a3      	str	r3, [r4, #8]
 8007d00:	6823      	ldr	r3, [r4, #0]
 8007d02:	4433      	add	r3, r6
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d0a:	462a      	mov	r2, r5
 8007d0c:	f000 fac6 	bl	800829c <_realloc_r>
 8007d10:	4606      	mov	r6, r0
 8007d12:	2800      	cmp	r0, #0
 8007d14:	d1e0      	bne.n	8007cd8 <__ssputs_r+0x5c>
 8007d16:	4650      	mov	r0, sl
 8007d18:	6921      	ldr	r1, [r4, #16]
 8007d1a:	f7ff ff67 	bl	8007bec <_free_r>
 8007d1e:	230c      	movs	r3, #12
 8007d20:	f8ca 3000 	str.w	r3, [sl]
 8007d24:	89a3      	ldrh	r3, [r4, #12]
 8007d26:	f04f 30ff 	mov.w	r0, #4294967295
 8007d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d2e:	81a3      	strh	r3, [r4, #12]
 8007d30:	e7e9      	b.n	8007d06 <__ssputs_r+0x8a>
	...

08007d34 <_svfiprintf_r>:
 8007d34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d38:	4698      	mov	r8, r3
 8007d3a:	898b      	ldrh	r3, [r1, #12]
 8007d3c:	4607      	mov	r7, r0
 8007d3e:	061b      	lsls	r3, r3, #24
 8007d40:	460d      	mov	r5, r1
 8007d42:	4614      	mov	r4, r2
 8007d44:	b09d      	sub	sp, #116	@ 0x74
 8007d46:	d510      	bpl.n	8007d6a <_svfiprintf_r+0x36>
 8007d48:	690b      	ldr	r3, [r1, #16]
 8007d4a:	b973      	cbnz	r3, 8007d6a <_svfiprintf_r+0x36>
 8007d4c:	2140      	movs	r1, #64	@ 0x40
 8007d4e:	f7ff fd97 	bl	8007880 <_malloc_r>
 8007d52:	6028      	str	r0, [r5, #0]
 8007d54:	6128      	str	r0, [r5, #16]
 8007d56:	b930      	cbnz	r0, 8007d66 <_svfiprintf_r+0x32>
 8007d58:	230c      	movs	r3, #12
 8007d5a:	603b      	str	r3, [r7, #0]
 8007d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d60:	b01d      	add	sp, #116	@ 0x74
 8007d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d66:	2340      	movs	r3, #64	@ 0x40
 8007d68:	616b      	str	r3, [r5, #20]
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d6e:	2320      	movs	r3, #32
 8007d70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d74:	2330      	movs	r3, #48	@ 0x30
 8007d76:	f04f 0901 	mov.w	r9, #1
 8007d7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d7e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007f18 <_svfiprintf_r+0x1e4>
 8007d82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d86:	4623      	mov	r3, r4
 8007d88:	469a      	mov	sl, r3
 8007d8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d8e:	b10a      	cbz	r2, 8007d94 <_svfiprintf_r+0x60>
 8007d90:	2a25      	cmp	r2, #37	@ 0x25
 8007d92:	d1f9      	bne.n	8007d88 <_svfiprintf_r+0x54>
 8007d94:	ebba 0b04 	subs.w	fp, sl, r4
 8007d98:	d00b      	beq.n	8007db2 <_svfiprintf_r+0x7e>
 8007d9a:	465b      	mov	r3, fp
 8007d9c:	4622      	mov	r2, r4
 8007d9e:	4629      	mov	r1, r5
 8007da0:	4638      	mov	r0, r7
 8007da2:	f7ff ff6b 	bl	8007c7c <__ssputs_r>
 8007da6:	3001      	adds	r0, #1
 8007da8:	f000 80a7 	beq.w	8007efa <_svfiprintf_r+0x1c6>
 8007dac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dae:	445a      	add	r2, fp
 8007db0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007db2:	f89a 3000 	ldrb.w	r3, [sl]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 809f 	beq.w	8007efa <_svfiprintf_r+0x1c6>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dc6:	f10a 0a01 	add.w	sl, sl, #1
 8007dca:	9304      	str	r3, [sp, #16]
 8007dcc:	9307      	str	r3, [sp, #28]
 8007dce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dd2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dd4:	4654      	mov	r4, sl
 8007dd6:	2205      	movs	r2, #5
 8007dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ddc:	484e      	ldr	r0, [pc, #312]	@ (8007f18 <_svfiprintf_r+0x1e4>)
 8007dde:	f000 fa4f 	bl	8008280 <memchr>
 8007de2:	9a04      	ldr	r2, [sp, #16]
 8007de4:	b9d8      	cbnz	r0, 8007e1e <_svfiprintf_r+0xea>
 8007de6:	06d0      	lsls	r0, r2, #27
 8007de8:	bf44      	itt	mi
 8007dea:	2320      	movmi	r3, #32
 8007dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007df0:	0711      	lsls	r1, r2, #28
 8007df2:	bf44      	itt	mi
 8007df4:	232b      	movmi	r3, #43	@ 0x2b
 8007df6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8007dfe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e00:	d015      	beq.n	8007e2e <_svfiprintf_r+0xfa>
 8007e02:	4654      	mov	r4, sl
 8007e04:	2000      	movs	r0, #0
 8007e06:	f04f 0c0a 	mov.w	ip, #10
 8007e0a:	9a07      	ldr	r2, [sp, #28]
 8007e0c:	4621      	mov	r1, r4
 8007e0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e12:	3b30      	subs	r3, #48	@ 0x30
 8007e14:	2b09      	cmp	r3, #9
 8007e16:	d94b      	bls.n	8007eb0 <_svfiprintf_r+0x17c>
 8007e18:	b1b0      	cbz	r0, 8007e48 <_svfiprintf_r+0x114>
 8007e1a:	9207      	str	r2, [sp, #28]
 8007e1c:	e014      	b.n	8007e48 <_svfiprintf_r+0x114>
 8007e1e:	eba0 0308 	sub.w	r3, r0, r8
 8007e22:	fa09 f303 	lsl.w	r3, r9, r3
 8007e26:	4313      	orrs	r3, r2
 8007e28:	46a2      	mov	sl, r4
 8007e2a:	9304      	str	r3, [sp, #16]
 8007e2c:	e7d2      	b.n	8007dd4 <_svfiprintf_r+0xa0>
 8007e2e:	9b03      	ldr	r3, [sp, #12]
 8007e30:	1d19      	adds	r1, r3, #4
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	9103      	str	r1, [sp, #12]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	bfbb      	ittet	lt
 8007e3a:	425b      	neglt	r3, r3
 8007e3c:	f042 0202 	orrlt.w	r2, r2, #2
 8007e40:	9307      	strge	r3, [sp, #28]
 8007e42:	9307      	strlt	r3, [sp, #28]
 8007e44:	bfb8      	it	lt
 8007e46:	9204      	strlt	r2, [sp, #16]
 8007e48:	7823      	ldrb	r3, [r4, #0]
 8007e4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e4c:	d10a      	bne.n	8007e64 <_svfiprintf_r+0x130>
 8007e4e:	7863      	ldrb	r3, [r4, #1]
 8007e50:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e52:	d132      	bne.n	8007eba <_svfiprintf_r+0x186>
 8007e54:	9b03      	ldr	r3, [sp, #12]
 8007e56:	3402      	adds	r4, #2
 8007e58:	1d1a      	adds	r2, r3, #4
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	9203      	str	r2, [sp, #12]
 8007e5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e62:	9305      	str	r3, [sp, #20]
 8007e64:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007f1c <_svfiprintf_r+0x1e8>
 8007e68:	2203      	movs	r2, #3
 8007e6a:	4650      	mov	r0, sl
 8007e6c:	7821      	ldrb	r1, [r4, #0]
 8007e6e:	f000 fa07 	bl	8008280 <memchr>
 8007e72:	b138      	cbz	r0, 8007e84 <_svfiprintf_r+0x150>
 8007e74:	2240      	movs	r2, #64	@ 0x40
 8007e76:	9b04      	ldr	r3, [sp, #16]
 8007e78:	eba0 000a 	sub.w	r0, r0, sl
 8007e7c:	4082      	lsls	r2, r0
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	3401      	adds	r4, #1
 8007e82:	9304      	str	r3, [sp, #16]
 8007e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e88:	2206      	movs	r2, #6
 8007e8a:	4825      	ldr	r0, [pc, #148]	@ (8007f20 <_svfiprintf_r+0x1ec>)
 8007e8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e90:	f000 f9f6 	bl	8008280 <memchr>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d036      	beq.n	8007f06 <_svfiprintf_r+0x1d2>
 8007e98:	4b22      	ldr	r3, [pc, #136]	@ (8007f24 <_svfiprintf_r+0x1f0>)
 8007e9a:	bb1b      	cbnz	r3, 8007ee4 <_svfiprintf_r+0x1b0>
 8007e9c:	9b03      	ldr	r3, [sp, #12]
 8007e9e:	3307      	adds	r3, #7
 8007ea0:	f023 0307 	bic.w	r3, r3, #7
 8007ea4:	3308      	adds	r3, #8
 8007ea6:	9303      	str	r3, [sp, #12]
 8007ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eaa:	4433      	add	r3, r6
 8007eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eae:	e76a      	b.n	8007d86 <_svfiprintf_r+0x52>
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	2001      	movs	r0, #1
 8007eb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007eb8:	e7a8      	b.n	8007e0c <_svfiprintf_r+0xd8>
 8007eba:	2300      	movs	r3, #0
 8007ebc:	f04f 0c0a 	mov.w	ip, #10
 8007ec0:	4619      	mov	r1, r3
 8007ec2:	3401      	adds	r4, #1
 8007ec4:	9305      	str	r3, [sp, #20]
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ecc:	3a30      	subs	r2, #48	@ 0x30
 8007ece:	2a09      	cmp	r2, #9
 8007ed0:	d903      	bls.n	8007eda <_svfiprintf_r+0x1a6>
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d0c6      	beq.n	8007e64 <_svfiprintf_r+0x130>
 8007ed6:	9105      	str	r1, [sp, #20]
 8007ed8:	e7c4      	b.n	8007e64 <_svfiprintf_r+0x130>
 8007eda:	4604      	mov	r4, r0
 8007edc:	2301      	movs	r3, #1
 8007ede:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ee2:	e7f0      	b.n	8007ec6 <_svfiprintf_r+0x192>
 8007ee4:	ab03      	add	r3, sp, #12
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	462a      	mov	r2, r5
 8007eea:	4638      	mov	r0, r7
 8007eec:	4b0e      	ldr	r3, [pc, #56]	@ (8007f28 <_svfiprintf_r+0x1f4>)
 8007eee:	a904      	add	r1, sp, #16
 8007ef0:	f3af 8000 	nop.w
 8007ef4:	1c42      	adds	r2, r0, #1
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	d1d6      	bne.n	8007ea8 <_svfiprintf_r+0x174>
 8007efa:	89ab      	ldrh	r3, [r5, #12]
 8007efc:	065b      	lsls	r3, r3, #25
 8007efe:	f53f af2d 	bmi.w	8007d5c <_svfiprintf_r+0x28>
 8007f02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f04:	e72c      	b.n	8007d60 <_svfiprintf_r+0x2c>
 8007f06:	ab03      	add	r3, sp, #12
 8007f08:	9300      	str	r3, [sp, #0]
 8007f0a:	462a      	mov	r2, r5
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	4b06      	ldr	r3, [pc, #24]	@ (8007f28 <_svfiprintf_r+0x1f4>)
 8007f10:	a904      	add	r1, sp, #16
 8007f12:	f000 f87d 	bl	8008010 <_printf_i>
 8007f16:	e7ed      	b.n	8007ef4 <_svfiprintf_r+0x1c0>
 8007f18:	080087aa 	.word	0x080087aa
 8007f1c:	080087b0 	.word	0x080087b0
 8007f20:	080087b4 	.word	0x080087b4
 8007f24:	00000000 	.word	0x00000000
 8007f28:	08007c7d 	.word	0x08007c7d

08007f2c <_printf_common>:
 8007f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f30:	4616      	mov	r6, r2
 8007f32:	4698      	mov	r8, r3
 8007f34:	688a      	ldr	r2, [r1, #8]
 8007f36:	690b      	ldr	r3, [r1, #16]
 8007f38:	4607      	mov	r7, r0
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	bfb8      	it	lt
 8007f3e:	4613      	movlt	r3, r2
 8007f40:	6033      	str	r3, [r6, #0]
 8007f42:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f46:	460c      	mov	r4, r1
 8007f48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f4c:	b10a      	cbz	r2, 8007f52 <_printf_common+0x26>
 8007f4e:	3301      	adds	r3, #1
 8007f50:	6033      	str	r3, [r6, #0]
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	0699      	lsls	r1, r3, #26
 8007f56:	bf42      	ittt	mi
 8007f58:	6833      	ldrmi	r3, [r6, #0]
 8007f5a:	3302      	addmi	r3, #2
 8007f5c:	6033      	strmi	r3, [r6, #0]
 8007f5e:	6825      	ldr	r5, [r4, #0]
 8007f60:	f015 0506 	ands.w	r5, r5, #6
 8007f64:	d106      	bne.n	8007f74 <_printf_common+0x48>
 8007f66:	f104 0a19 	add.w	sl, r4, #25
 8007f6a:	68e3      	ldr	r3, [r4, #12]
 8007f6c:	6832      	ldr	r2, [r6, #0]
 8007f6e:	1a9b      	subs	r3, r3, r2
 8007f70:	42ab      	cmp	r3, r5
 8007f72:	dc2b      	bgt.n	8007fcc <_printf_common+0xa0>
 8007f74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f78:	6822      	ldr	r2, [r4, #0]
 8007f7a:	3b00      	subs	r3, #0
 8007f7c:	bf18      	it	ne
 8007f7e:	2301      	movne	r3, #1
 8007f80:	0692      	lsls	r2, r2, #26
 8007f82:	d430      	bmi.n	8007fe6 <_printf_common+0xba>
 8007f84:	4641      	mov	r1, r8
 8007f86:	4638      	mov	r0, r7
 8007f88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f8c:	47c8      	blx	r9
 8007f8e:	3001      	adds	r0, #1
 8007f90:	d023      	beq.n	8007fda <_printf_common+0xae>
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	6922      	ldr	r2, [r4, #16]
 8007f96:	f003 0306 	and.w	r3, r3, #6
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	bf14      	ite	ne
 8007f9e:	2500      	movne	r5, #0
 8007fa0:	6833      	ldreq	r3, [r6, #0]
 8007fa2:	f04f 0600 	mov.w	r6, #0
 8007fa6:	bf08      	it	eq
 8007fa8:	68e5      	ldreq	r5, [r4, #12]
 8007faa:	f104 041a 	add.w	r4, r4, #26
 8007fae:	bf08      	it	eq
 8007fb0:	1aed      	subeq	r5, r5, r3
 8007fb2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007fb6:	bf08      	it	eq
 8007fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	bfc4      	itt	gt
 8007fc0:	1a9b      	subgt	r3, r3, r2
 8007fc2:	18ed      	addgt	r5, r5, r3
 8007fc4:	42b5      	cmp	r5, r6
 8007fc6:	d11a      	bne.n	8007ffe <_printf_common+0xd2>
 8007fc8:	2000      	movs	r0, #0
 8007fca:	e008      	b.n	8007fde <_printf_common+0xb2>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	4652      	mov	r2, sl
 8007fd0:	4641      	mov	r1, r8
 8007fd2:	4638      	mov	r0, r7
 8007fd4:	47c8      	blx	r9
 8007fd6:	3001      	adds	r0, #1
 8007fd8:	d103      	bne.n	8007fe2 <_printf_common+0xb6>
 8007fda:	f04f 30ff 	mov.w	r0, #4294967295
 8007fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fe2:	3501      	adds	r5, #1
 8007fe4:	e7c1      	b.n	8007f6a <_printf_common+0x3e>
 8007fe6:	2030      	movs	r0, #48	@ 0x30
 8007fe8:	18e1      	adds	r1, r4, r3
 8007fea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007fee:	1c5a      	adds	r2, r3, #1
 8007ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ff4:	4422      	add	r2, r4
 8007ff6:	3302      	adds	r3, #2
 8007ff8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ffc:	e7c2      	b.n	8007f84 <_printf_common+0x58>
 8007ffe:	2301      	movs	r3, #1
 8008000:	4622      	mov	r2, r4
 8008002:	4641      	mov	r1, r8
 8008004:	4638      	mov	r0, r7
 8008006:	47c8      	blx	r9
 8008008:	3001      	adds	r0, #1
 800800a:	d0e6      	beq.n	8007fda <_printf_common+0xae>
 800800c:	3601      	adds	r6, #1
 800800e:	e7d9      	b.n	8007fc4 <_printf_common+0x98>

08008010 <_printf_i>:
 8008010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008014:	7e0f      	ldrb	r7, [r1, #24]
 8008016:	4691      	mov	r9, r2
 8008018:	2f78      	cmp	r7, #120	@ 0x78
 800801a:	4680      	mov	r8, r0
 800801c:	460c      	mov	r4, r1
 800801e:	469a      	mov	sl, r3
 8008020:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008022:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008026:	d807      	bhi.n	8008038 <_printf_i+0x28>
 8008028:	2f62      	cmp	r7, #98	@ 0x62
 800802a:	d80a      	bhi.n	8008042 <_printf_i+0x32>
 800802c:	2f00      	cmp	r7, #0
 800802e:	f000 80d1 	beq.w	80081d4 <_printf_i+0x1c4>
 8008032:	2f58      	cmp	r7, #88	@ 0x58
 8008034:	f000 80b8 	beq.w	80081a8 <_printf_i+0x198>
 8008038:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800803c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008040:	e03a      	b.n	80080b8 <_printf_i+0xa8>
 8008042:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008046:	2b15      	cmp	r3, #21
 8008048:	d8f6      	bhi.n	8008038 <_printf_i+0x28>
 800804a:	a101      	add	r1, pc, #4	@ (adr r1, 8008050 <_printf_i+0x40>)
 800804c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008050:	080080a9 	.word	0x080080a9
 8008054:	080080bd 	.word	0x080080bd
 8008058:	08008039 	.word	0x08008039
 800805c:	08008039 	.word	0x08008039
 8008060:	08008039 	.word	0x08008039
 8008064:	08008039 	.word	0x08008039
 8008068:	080080bd 	.word	0x080080bd
 800806c:	08008039 	.word	0x08008039
 8008070:	08008039 	.word	0x08008039
 8008074:	08008039 	.word	0x08008039
 8008078:	08008039 	.word	0x08008039
 800807c:	080081bb 	.word	0x080081bb
 8008080:	080080e7 	.word	0x080080e7
 8008084:	08008175 	.word	0x08008175
 8008088:	08008039 	.word	0x08008039
 800808c:	08008039 	.word	0x08008039
 8008090:	080081dd 	.word	0x080081dd
 8008094:	08008039 	.word	0x08008039
 8008098:	080080e7 	.word	0x080080e7
 800809c:	08008039 	.word	0x08008039
 80080a0:	08008039 	.word	0x08008039
 80080a4:	0800817d 	.word	0x0800817d
 80080a8:	6833      	ldr	r3, [r6, #0]
 80080aa:	1d1a      	adds	r2, r3, #4
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	6032      	str	r2, [r6, #0]
 80080b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080b8:	2301      	movs	r3, #1
 80080ba:	e09c      	b.n	80081f6 <_printf_i+0x1e6>
 80080bc:	6833      	ldr	r3, [r6, #0]
 80080be:	6820      	ldr	r0, [r4, #0]
 80080c0:	1d19      	adds	r1, r3, #4
 80080c2:	6031      	str	r1, [r6, #0]
 80080c4:	0606      	lsls	r6, r0, #24
 80080c6:	d501      	bpl.n	80080cc <_printf_i+0xbc>
 80080c8:	681d      	ldr	r5, [r3, #0]
 80080ca:	e003      	b.n	80080d4 <_printf_i+0xc4>
 80080cc:	0645      	lsls	r5, r0, #25
 80080ce:	d5fb      	bpl.n	80080c8 <_printf_i+0xb8>
 80080d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080d4:	2d00      	cmp	r5, #0
 80080d6:	da03      	bge.n	80080e0 <_printf_i+0xd0>
 80080d8:	232d      	movs	r3, #45	@ 0x2d
 80080da:	426d      	negs	r5, r5
 80080dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080e0:	230a      	movs	r3, #10
 80080e2:	4858      	ldr	r0, [pc, #352]	@ (8008244 <_printf_i+0x234>)
 80080e4:	e011      	b.n	800810a <_printf_i+0xfa>
 80080e6:	6821      	ldr	r1, [r4, #0]
 80080e8:	6833      	ldr	r3, [r6, #0]
 80080ea:	0608      	lsls	r0, r1, #24
 80080ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80080f0:	d402      	bmi.n	80080f8 <_printf_i+0xe8>
 80080f2:	0649      	lsls	r1, r1, #25
 80080f4:	bf48      	it	mi
 80080f6:	b2ad      	uxthmi	r5, r5
 80080f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80080fa:	6033      	str	r3, [r6, #0]
 80080fc:	bf14      	ite	ne
 80080fe:	230a      	movne	r3, #10
 8008100:	2308      	moveq	r3, #8
 8008102:	4850      	ldr	r0, [pc, #320]	@ (8008244 <_printf_i+0x234>)
 8008104:	2100      	movs	r1, #0
 8008106:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800810a:	6866      	ldr	r6, [r4, #4]
 800810c:	2e00      	cmp	r6, #0
 800810e:	60a6      	str	r6, [r4, #8]
 8008110:	db05      	blt.n	800811e <_printf_i+0x10e>
 8008112:	6821      	ldr	r1, [r4, #0]
 8008114:	432e      	orrs	r6, r5
 8008116:	f021 0104 	bic.w	r1, r1, #4
 800811a:	6021      	str	r1, [r4, #0]
 800811c:	d04b      	beq.n	80081b6 <_printf_i+0x1a6>
 800811e:	4616      	mov	r6, r2
 8008120:	fbb5 f1f3 	udiv	r1, r5, r3
 8008124:	fb03 5711 	mls	r7, r3, r1, r5
 8008128:	5dc7      	ldrb	r7, [r0, r7]
 800812a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800812e:	462f      	mov	r7, r5
 8008130:	42bb      	cmp	r3, r7
 8008132:	460d      	mov	r5, r1
 8008134:	d9f4      	bls.n	8008120 <_printf_i+0x110>
 8008136:	2b08      	cmp	r3, #8
 8008138:	d10b      	bne.n	8008152 <_printf_i+0x142>
 800813a:	6823      	ldr	r3, [r4, #0]
 800813c:	07df      	lsls	r7, r3, #31
 800813e:	d508      	bpl.n	8008152 <_printf_i+0x142>
 8008140:	6923      	ldr	r3, [r4, #16]
 8008142:	6861      	ldr	r1, [r4, #4]
 8008144:	4299      	cmp	r1, r3
 8008146:	bfde      	ittt	le
 8008148:	2330      	movle	r3, #48	@ 0x30
 800814a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800814e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008152:	1b92      	subs	r2, r2, r6
 8008154:	6122      	str	r2, [r4, #16]
 8008156:	464b      	mov	r3, r9
 8008158:	4621      	mov	r1, r4
 800815a:	4640      	mov	r0, r8
 800815c:	f8cd a000 	str.w	sl, [sp]
 8008160:	aa03      	add	r2, sp, #12
 8008162:	f7ff fee3 	bl	8007f2c <_printf_common>
 8008166:	3001      	adds	r0, #1
 8008168:	d14a      	bne.n	8008200 <_printf_i+0x1f0>
 800816a:	f04f 30ff 	mov.w	r0, #4294967295
 800816e:	b004      	add	sp, #16
 8008170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008174:	6823      	ldr	r3, [r4, #0]
 8008176:	f043 0320 	orr.w	r3, r3, #32
 800817a:	6023      	str	r3, [r4, #0]
 800817c:	2778      	movs	r7, #120	@ 0x78
 800817e:	4832      	ldr	r0, [pc, #200]	@ (8008248 <_printf_i+0x238>)
 8008180:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008184:	6823      	ldr	r3, [r4, #0]
 8008186:	6831      	ldr	r1, [r6, #0]
 8008188:	061f      	lsls	r7, r3, #24
 800818a:	f851 5b04 	ldr.w	r5, [r1], #4
 800818e:	d402      	bmi.n	8008196 <_printf_i+0x186>
 8008190:	065f      	lsls	r7, r3, #25
 8008192:	bf48      	it	mi
 8008194:	b2ad      	uxthmi	r5, r5
 8008196:	6031      	str	r1, [r6, #0]
 8008198:	07d9      	lsls	r1, r3, #31
 800819a:	bf44      	itt	mi
 800819c:	f043 0320 	orrmi.w	r3, r3, #32
 80081a0:	6023      	strmi	r3, [r4, #0]
 80081a2:	b11d      	cbz	r5, 80081ac <_printf_i+0x19c>
 80081a4:	2310      	movs	r3, #16
 80081a6:	e7ad      	b.n	8008104 <_printf_i+0xf4>
 80081a8:	4826      	ldr	r0, [pc, #152]	@ (8008244 <_printf_i+0x234>)
 80081aa:	e7e9      	b.n	8008180 <_printf_i+0x170>
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	f023 0320 	bic.w	r3, r3, #32
 80081b2:	6023      	str	r3, [r4, #0]
 80081b4:	e7f6      	b.n	80081a4 <_printf_i+0x194>
 80081b6:	4616      	mov	r6, r2
 80081b8:	e7bd      	b.n	8008136 <_printf_i+0x126>
 80081ba:	6833      	ldr	r3, [r6, #0]
 80081bc:	6825      	ldr	r5, [r4, #0]
 80081be:	1d18      	adds	r0, r3, #4
 80081c0:	6961      	ldr	r1, [r4, #20]
 80081c2:	6030      	str	r0, [r6, #0]
 80081c4:	062e      	lsls	r6, r5, #24
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	d501      	bpl.n	80081ce <_printf_i+0x1be>
 80081ca:	6019      	str	r1, [r3, #0]
 80081cc:	e002      	b.n	80081d4 <_printf_i+0x1c4>
 80081ce:	0668      	lsls	r0, r5, #25
 80081d0:	d5fb      	bpl.n	80081ca <_printf_i+0x1ba>
 80081d2:	8019      	strh	r1, [r3, #0]
 80081d4:	2300      	movs	r3, #0
 80081d6:	4616      	mov	r6, r2
 80081d8:	6123      	str	r3, [r4, #16]
 80081da:	e7bc      	b.n	8008156 <_printf_i+0x146>
 80081dc:	6833      	ldr	r3, [r6, #0]
 80081de:	2100      	movs	r1, #0
 80081e0:	1d1a      	adds	r2, r3, #4
 80081e2:	6032      	str	r2, [r6, #0]
 80081e4:	681e      	ldr	r6, [r3, #0]
 80081e6:	6862      	ldr	r2, [r4, #4]
 80081e8:	4630      	mov	r0, r6
 80081ea:	f000 f849 	bl	8008280 <memchr>
 80081ee:	b108      	cbz	r0, 80081f4 <_printf_i+0x1e4>
 80081f0:	1b80      	subs	r0, r0, r6
 80081f2:	6060      	str	r0, [r4, #4]
 80081f4:	6863      	ldr	r3, [r4, #4]
 80081f6:	6123      	str	r3, [r4, #16]
 80081f8:	2300      	movs	r3, #0
 80081fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081fe:	e7aa      	b.n	8008156 <_printf_i+0x146>
 8008200:	4632      	mov	r2, r6
 8008202:	4649      	mov	r1, r9
 8008204:	4640      	mov	r0, r8
 8008206:	6923      	ldr	r3, [r4, #16]
 8008208:	47d0      	blx	sl
 800820a:	3001      	adds	r0, #1
 800820c:	d0ad      	beq.n	800816a <_printf_i+0x15a>
 800820e:	6823      	ldr	r3, [r4, #0]
 8008210:	079b      	lsls	r3, r3, #30
 8008212:	d413      	bmi.n	800823c <_printf_i+0x22c>
 8008214:	68e0      	ldr	r0, [r4, #12]
 8008216:	9b03      	ldr	r3, [sp, #12]
 8008218:	4298      	cmp	r0, r3
 800821a:	bfb8      	it	lt
 800821c:	4618      	movlt	r0, r3
 800821e:	e7a6      	b.n	800816e <_printf_i+0x15e>
 8008220:	2301      	movs	r3, #1
 8008222:	4632      	mov	r2, r6
 8008224:	4649      	mov	r1, r9
 8008226:	4640      	mov	r0, r8
 8008228:	47d0      	blx	sl
 800822a:	3001      	adds	r0, #1
 800822c:	d09d      	beq.n	800816a <_printf_i+0x15a>
 800822e:	3501      	adds	r5, #1
 8008230:	68e3      	ldr	r3, [r4, #12]
 8008232:	9903      	ldr	r1, [sp, #12]
 8008234:	1a5b      	subs	r3, r3, r1
 8008236:	42ab      	cmp	r3, r5
 8008238:	dcf2      	bgt.n	8008220 <_printf_i+0x210>
 800823a:	e7eb      	b.n	8008214 <_printf_i+0x204>
 800823c:	2500      	movs	r5, #0
 800823e:	f104 0619 	add.w	r6, r4, #25
 8008242:	e7f5      	b.n	8008230 <_printf_i+0x220>
 8008244:	080087bb 	.word	0x080087bb
 8008248:	080087cc 	.word	0x080087cc

0800824c <memmove>:
 800824c:	4288      	cmp	r0, r1
 800824e:	b510      	push	{r4, lr}
 8008250:	eb01 0402 	add.w	r4, r1, r2
 8008254:	d902      	bls.n	800825c <memmove+0x10>
 8008256:	4284      	cmp	r4, r0
 8008258:	4623      	mov	r3, r4
 800825a:	d807      	bhi.n	800826c <memmove+0x20>
 800825c:	1e43      	subs	r3, r0, #1
 800825e:	42a1      	cmp	r1, r4
 8008260:	d008      	beq.n	8008274 <memmove+0x28>
 8008262:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008266:	f803 2f01 	strb.w	r2, [r3, #1]!
 800826a:	e7f8      	b.n	800825e <memmove+0x12>
 800826c:	4601      	mov	r1, r0
 800826e:	4402      	add	r2, r0
 8008270:	428a      	cmp	r2, r1
 8008272:	d100      	bne.n	8008276 <memmove+0x2a>
 8008274:	bd10      	pop	{r4, pc}
 8008276:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800827a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800827e:	e7f7      	b.n	8008270 <memmove+0x24>

08008280 <memchr>:
 8008280:	4603      	mov	r3, r0
 8008282:	b510      	push	{r4, lr}
 8008284:	b2c9      	uxtb	r1, r1
 8008286:	4402      	add	r2, r0
 8008288:	4293      	cmp	r3, r2
 800828a:	4618      	mov	r0, r3
 800828c:	d101      	bne.n	8008292 <memchr+0x12>
 800828e:	2000      	movs	r0, #0
 8008290:	e003      	b.n	800829a <memchr+0x1a>
 8008292:	7804      	ldrb	r4, [r0, #0]
 8008294:	3301      	adds	r3, #1
 8008296:	428c      	cmp	r4, r1
 8008298:	d1f6      	bne.n	8008288 <memchr+0x8>
 800829a:	bd10      	pop	{r4, pc}

0800829c <_realloc_r>:
 800829c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082a0:	4607      	mov	r7, r0
 80082a2:	4614      	mov	r4, r2
 80082a4:	460d      	mov	r5, r1
 80082a6:	b921      	cbnz	r1, 80082b2 <_realloc_r+0x16>
 80082a8:	4611      	mov	r1, r2
 80082aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082ae:	f7ff bae7 	b.w	8007880 <_malloc_r>
 80082b2:	b92a      	cbnz	r2, 80082c0 <_realloc_r+0x24>
 80082b4:	f7ff fc9a 	bl	8007bec <_free_r>
 80082b8:	4625      	mov	r5, r4
 80082ba:	4628      	mov	r0, r5
 80082bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082c0:	f000 f81a 	bl	80082f8 <_malloc_usable_size_r>
 80082c4:	4284      	cmp	r4, r0
 80082c6:	4606      	mov	r6, r0
 80082c8:	d802      	bhi.n	80082d0 <_realloc_r+0x34>
 80082ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80082ce:	d8f4      	bhi.n	80082ba <_realloc_r+0x1e>
 80082d0:	4621      	mov	r1, r4
 80082d2:	4638      	mov	r0, r7
 80082d4:	f7ff fad4 	bl	8007880 <_malloc_r>
 80082d8:	4680      	mov	r8, r0
 80082da:	b908      	cbnz	r0, 80082e0 <_realloc_r+0x44>
 80082dc:	4645      	mov	r5, r8
 80082de:	e7ec      	b.n	80082ba <_realloc_r+0x1e>
 80082e0:	42b4      	cmp	r4, r6
 80082e2:	4622      	mov	r2, r4
 80082e4:	4629      	mov	r1, r5
 80082e6:	bf28      	it	cs
 80082e8:	4632      	movcs	r2, r6
 80082ea:	f7ff fc71 	bl	8007bd0 <memcpy>
 80082ee:	4629      	mov	r1, r5
 80082f0:	4638      	mov	r0, r7
 80082f2:	f7ff fc7b 	bl	8007bec <_free_r>
 80082f6:	e7f1      	b.n	80082dc <_realloc_r+0x40>

080082f8 <_malloc_usable_size_r>:
 80082f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082fc:	1f18      	subs	r0, r3, #4
 80082fe:	2b00      	cmp	r3, #0
 8008300:	bfbc      	itt	lt
 8008302:	580b      	ldrlt	r3, [r1, r0]
 8008304:	18c0      	addlt	r0, r0, r3
 8008306:	4770      	bx	lr

08008308 <_init>:
 8008308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800830a:	bf00      	nop
 800830c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800830e:	bc08      	pop	{r3}
 8008310:	469e      	mov	lr, r3
 8008312:	4770      	bx	lr

08008314 <_fini>:
 8008314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008316:	bf00      	nop
 8008318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800831a:	bc08      	pop	{r3}
 800831c:	469e      	mov	lr, r3
 800831e:	4770      	bx	lr
