{
  "Top": "matrix_vector",
  "RtlTop": "matrix_vector",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrix_vector_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "M": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "M_address0",
          "name": "M_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "M_ce0",
          "name": "M_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "M_q0",
          "name": "M_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "V_In": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "V_In_address0",
          "name": "V_In_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_In_ce0",
          "name": "V_In_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "V_In_q0",
          "name": "V_In_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "V_Out": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "V_Out_address0",
          "name": "V_Out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_Out_ce0",
          "name": "V_Out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_Out_we0",
          "name": "V_Out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_Out_d0",
          "name": "V_Out_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top matrix_vector -name matrix_vector",
      "set_directive_pipeline matrix_vector\/dot_product_loop -off",
      "set_directive_pipeline matrix_vector\/data_loop -off",
      "set_directive_top matrix_vector -name matrix_vector"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrix_vector"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "785"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrix_vector",
    "Version": "1.0",
    "DisplayName": "Matrix_vector",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrix_vector_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/simple_dft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrix_vector_facc_32ns_32ns_1ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/matrix_vector_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/matrix_vector.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrix_vector_facc_32ns_32ns_1ns_32_6_no_dsp_1.v",
      "impl\/verilog\/matrix_vector_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/matrix_vector.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FAcc_ip.tcl",
      "impl\/misc\/matrix_vector_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/matrix_vector.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/hayden\/Documents\/dft_hls\/dft_hls\/base_solution\/.debug\/matrix_vector.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.C_Mult_Usage No_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 5 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "matrix_vector_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name matrix_vector_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "M_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"M_address0": "DATA"},
      "ports": ["M_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "M_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"M_q0": "DATA"},
      "ports": ["M_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "M"
        }]
    },
    "V_In_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"V_In_address0": "DATA"},
      "ports": ["V_In_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V_In"
        }]
    },
    "V_In_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"V_In_q0": "DATA"},
      "ports": ["V_In_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V_In"
        }]
    },
    "V_Out_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"V_Out_address0": "DATA"},
      "ports": ["V_Out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V_Out"
        }]
    },
    "V_Out_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"V_Out_d0": "DATA"},
      "ports": ["V_Out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "V_Out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "M_address0": {
      "dir": "out",
      "width": "6"
    },
    "M_ce0": {
      "dir": "out",
      "width": "1"
    },
    "M_q0": {
      "dir": "in",
      "width": "32"
    },
    "V_In_address0": {
      "dir": "out",
      "width": "3"
    },
    "V_In_ce0": {
      "dir": "out",
      "width": "1"
    },
    "V_In_q0": {
      "dir": "in",
      "width": "32"
    },
    "V_Out_address0": {
      "dir": "out",
      "width": "3"
    },
    "V_Out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "V_Out_we0": {
      "dir": "out",
      "width": "1"
    },
    "V_Out_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "matrix_vector"},
    "Info": {"matrix_vector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"matrix_vector": {
        "Latency": {
          "LatencyBest": "785",
          "LatencyAvg": "785",
          "LatencyWorst": "785",
          "PipelineII": "786",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.536"
        },
        "Loops": [{
            "Name": "data_loop",
            "TripCount": "8",
            "Latency": "784",
            "PipelineII": "",
            "PipelineDepth": "98",
            "Loops": [{
                "Name": "dot_product_loop",
                "TripCount": "8",
                "Latency": "96",
                "PipelineII": "",
                "PipelineDepth": "12"
              }]
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "621",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1201",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-03-10 22:56:53 MST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
