// Seed: 2344721325
module module_0 (
    input  tri  id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri1 id_3,
    output wor  id_4
);
  assign id_4 = id_0 == id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri id_5,
    inout supply0 id_6,
    output wor id_7
    , id_18,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10
    , id_19,
    input wor id_11,
    output wor id_12,
    input wire id_13,
    output supply0 id_14,
    output tri0 id_15,
    input wire id_16
);
  logic [1  -  1 : 1] id_20, id_21;
  nand primCall (
      id_3, id_2, id_9, id_20, id_11, id_4, id_18, id_16, id_6, id_1, id_10, id_13, id_21, id_19
  );
  module_0 modCall_1 (
      id_2,
      id_13,
      id_2,
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
