/// Complete Register Map for STM32F745
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  STM32F745
/// Vendor:  STMicro
/// Family:  stm32f7
/// CPU:     CM7
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/st/stm32f7/stm32f745/register_map.hpp>
///
///   using namespace alloy::hal::st::stm32f7::stm32f745;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::st::stm32f7::stm32f745 {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::st::stm32f7::stm32f745;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::st::stm32f7::stm32f745

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::st::stm32f7::stm32f745;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 0 peripheral register structures
//   - 0 peripheral bit field definitions
//   - Enumeration definitions
//
// Total peripherals with registers: 0
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
