// Seed: 705481060
module module_0;
  assign id_1 = id_1;
  always @(id_1) begin
    if (id_1) id_1 <= 1;
    else begin
      if (id_1) begin
        id_1 <= #id_1 id_1;
        if (id_1) begin
          if (1) id_1 <= 1;
        end else begin
          id_1 <= 1;
        end
      end else begin
        id_1 = 1;
        if (1'b0) begin
          id_1 <= 1;
          assert (1);
        end
      end
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = id_1 !=? 1;
  module_0();
endmodule
