/* Generated by Yosys 0.43 (git sha1 ead4718e5, clang++ 15.0.0 -fPIC -Os) */

module circuit(x, y);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  input [4:0] x;
  wire [4:0] x;
  output [1:0] y;
  wire [1:0] y;
  assign _24_ = x[1] | ~(x[0]);
  assign _25_ = x[0] ^ x[1];
  assign _00_ = ~(x[2] & _25_);
  assign _01_ = x[0] | x[3];
  assign _02_ = x[1] & ~(x[2]);
  assign _03_ = x[0] & _02_;
  assign _04_ = x[3] | _03_;
  assign _05_ = ~(_00_ & _04_);
  assign _06_ = ~(x[4] & _05_);
  assign _07_ = x[3] & ~(x[1]);
  assign _08_ = ~(x[4] | _07_);
  assign _09_ = x[3] & ~(x[2]);
  assign _10_ = ~(x[0] & _09_);
  assign _11_ = ~(_01_ & _08_);
  assign _12_ = _10_ & _11_;
  assign y[0] = ~(_06_ & _12_);
  assign _13_ = x[2] & ~(x[0]);
  assign _14_ = _04_ | _13_;
  assign _15_ = _07_ | _09_;
  assign _16_ = _15_ & ~(_25_);
  assign _17_ = ~(x[4] | _16_);
  assign _18_ = ~(_14_ & _17_);
  assign _19_ = _24_ & ~(_02_);
  assign _20_ = x[3] | _19_;
  assign _21_ = ~(_07_ & _13_);
  assign _22_ = x[4] & _21_;
  assign _23_ = ~(_20_ & _22_);
  assign y[1] = _18_ & _23_;
endmodule
