library ieee;
use ieee.std_logic_1164.all;

entity e_fsmdata is

  port( sl_Clock: in std_logic;
        sl_fsm_ready_int:	in	std_logic;
        slv_moneyin : in std_logic_vector( 3 downto 0 );
        sl_null_euro, sl_one_euro, sl_two_euro, sl_five_euro : out std_logic);
end e_fsmdata;

architecture a_fsmdata of e_fsmdata is
begin
	p_choice_money: process (sl_Clock, slv_moneyin)
   begin
      if(rising_edge(sl_Clock)) then
         if(sl_fsm_ready_int = '1') then
            case slv_moneyin is
				   when "0000" => sl_null_euro		      <=	   '1'; -- 0 euro was paied
               when "0001" => sl_one_euro		         <=	   '1'; -- 1 euro was paied
               when "0010" => sl_two_euro		         <= 	'1'; -- 2 euro was paied
               when "0101" => sl_five_euro			   <= 	'1'; -- 5 euro was paied
               when others => null;
            end case;
         end if;
		end if;
   end process p_choice_money;
end a_fsmdata;

