Integer vector instructions with two operands



Latency: movq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9233      10186      10227      10176      10127       4996          0 
      9050       9995      10227      10161      10127       4997          0 
      9040       9994      10227      10158      10127       4994          0 
      9042       9994      10227      10133      10127       4994          0 
      9048       9996      10227      10137      10127       4998          0 
      9060       9996      10227      10137      10127       4998          0 
      9069       9994      10227      10133      10127       4994          0 
      9074       9995      10227      10137      10127       4998          0 


Throughput: movq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4414       5206      10227      10127       5000          0          0 
      4250       5007      10227      10127       5000          0          0 
      4252       5007      10227      10127       5000          0          0 
      4256       5010      10227      10127       5000          0          0 
      4256       5010      10227      10127       5000          0          0 
      4261       5010      10227      10127       5000          0          0 
      4265       5009      10227      10127       5000          0          0 
      4265       5009      10227      10127       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4425       5206      10227      10127          0          0       5002 
      4261       5006      10227      10127          0          0       5001 
      4259       5006      10227      10127          0          0       5001 
      4263       5006      10227      10127          0          0       5001 
      4263       5008      10227      10127          0          0       5001 
      4260       5008      10227      10127          0          0       5001 
      4256       5006      10227      10127          0          0       5001 
      4252       5007      10227      10127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4441       5236      10227      10127        103          0      10145 
      4249       5006      10227      10127        110          0      10163 
      4256       5009      10227      10127        110          0      10170 
      4254       5007      10227      10127        100          0      10138 
      4262       5009      10227      10127        100          0      10138 
      4260       5006      10227      10127        100          0      10138 
      4264       5006      10227      10127        100          0      10138 
      4264       5006      10227      10127        100          0      10138 


Throughput with memory source operand: movq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4980       6041      10227      10127          0          0       5000 
      4152       5037      10227      10127          0          0       5000 
      4150       5038      10227      10127          0          0       5000 
      4133       5024      10227      10127          0          0       5000 
      4132       5024      10227      10127          0          0       5000 
      4131       5023      10227      10127          0          0       5000 
      4128       5022      10227      10127          0          0       5000 
      4127       5022      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4902       5598      10227      10127       5000          0          1 
      4570       5217      10227      10159       5013          0         13 
      4425       5045      10227      10127       5000          0          1 
      4431       5052      10227      10127       5000          0          1 
      4431       5048      10227      10127       5000          0          1 
      4417       5029      10227      10127       5000          0          1 
      4417       5030      10227      10127       5000          0          1 
      4421       5029      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4638       5479      10227      10127        115          0      10180 
      4412       5036      10227      10127        110          0      10167 
      4410       5038      10227      10127        110          0      10162 
      4416       5048      10227      10127        110          0      10170 
      4395       5023      10227      10127        100          0      10139 
      4398       5023      10227      10127        100          0      10139 
      4399       5022      10227      10127        100          0      10139 
      4402       5022      10227      10127        100          0      10135 


Latency: movq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8650      10190      10227      10162      10127       3296          0 
      8493       9993      10227      10151      10127       3296          0 
      8505       9994      10227      10153      10127       3289          0 
      8507       9993      10227      10162      10127       3291          0 
      8503       9995      10227      10158      10127       3294          0 
      8495       9996      10227      10131      10127       3295          0 
      8481       9995      10227      10131      10127       3295          0 
      8475       9995      10227      10131      10127       3295          0 


Throughput: movq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3425       3649      10227      10127       3328       3332          0 
      3157       3363      10227      10127       3330       3334          0 
      3157       3362      10227      10127       3330       3334          0 
      3149       3352      10227      10127       3331       3334          0 
      3141       3347      10227      10127       3331       3334          0 
      3141       3347      10227      10127       3331       3334          0 
      3139       3347      10227      10127       3331       3334          0 
      3141       3347      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3515       3759      10227      10127          0          0       3339 
      3144       3361      10227      10127          0          0       3338 
      3148       3362      10227      10127          0          0       3338 
      3140       3351      10227      10127          0          0       3336 
      3144       3352      10227      10127          0          0       3336 
      3144       3354      10227      10127          0          0       3336 
      3142       3351      10227      10127          0          0       3336 
      3148       3351      10227      10127          0          0       3336 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3138       3580      10227      10127        103          0      10152 
      2952       3367      10227      10127        108          0      10163 
      2952       3364      10227      10127        108          0      10165 
      2954       3362      10227      10127        108          0      10161 
      2940       3349      10227      10127        100          0      10150 
      2948       3351      10227      10127        100          0      10150 
      2946       3351      10227      10127        100          0      10150 
      2948       3350      10227      10127        100          0      10150 


Throughput with memory source operand: movq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4784       5452      10227      10127          0          0       5000 
      4415       5041      10227      10127          0          0       5000 
      4417       5040      10227      10127          0          0       5000 
      4419       5046      10227      10127          0          0       5000 
      4395       5026      10227      10127          0          0       5000 
      4397       5025      10227      10127          0          0       5000 
      4399       5025      10227      10127          0          0       5000 
      4401       5025      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5739       6533      10227      10127       5000          0          1 
      4429       5042      10227      10127       5000          0          1 
      4421       5038      10227      10127       5000          0          1 
      4419       5042      10227      10127       5000          0          1 
      4405       5026      10227      10127       5000          0          1 
      4399       5023      10227      10127       5000          0          1 
      4401       5024      10227      10127       5000          0          1 
      4399       5022      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4805       5479      10227      10127        110          0      10165 
      4421       5044      10227      10127        110          0      10168 
      4415       5040      10227      10127        110          0      10168 
      4419       5044      10227      10127        110          0      10170 
      4397       5022      10227      10127        100          0      10142 
      4405       5025      10227      10127        100          0      10142 
      4405       5025      10227      10127        100          0      10142 
      4405       5021      10227      10127        100          0      10142 


Latency: packsswb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17672      20187      10227      30180      30127          0          0 
     17535      19993      10227      30169      30127          0          0 
     17561      19991      10227      30164      30127          0          0 
     17545      19991      10227      30158      30127          0          0 
     17509      19991      10227      30142      30127          0          0 
     17509      19990      10227      30141      30127          0          0 
     17543      19992      10227      30141      30127          0          0 
     17563      19991      10227      30141      30127          0          0 


Throughput: packsswb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17717      20184      10227      30127          0          0          0 
     17517      19992      10227      30127          0          0          0 
     17497      19991      10227      30127          0          0          0 
     17535      19991      10227      30127          0          0          0 
     17561      19991      10227      30127          0          0          0 
     17539      19992      10227      30127          0          0          0 
     17505      19990      10227      30127          0          0          0 
     17509      19991      10227      30127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18272      20179      10227      30129         -1          0      20004 
     18177      20074      10227      30135         -2          0      20006 
     18522      20441      10227      30175         -2          0      20027 
     18135      20035      10227      30133          0          0      20006 
     18223      20192      10227      30133         -1          2      20012 
     18256      20208      10227      30139         -3          0      20002 
     18298      20186      10227      30143          0          0      20005 
     18251      20159      10227      30135          0          0      20006 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19618      20187      10227      30127        111         -1      30142 
     19562      20176      10227      30127         94          0      30134 
     19472      20079      10227      30131        104          0      30144 
     19554      20183      10227      30127        100          0      30141 
     19624      20183      10227      30127         89          3      30134 
     19547      20145      10227      30127        103         -1      30139 
     19508      20182      10227      30127         87          1      30140 
     19474      20085      10227      30127         96          1      30152 


Throughput with memory source operand: packsswb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17749      20224      10227      30127          0          0       5001 
     17511      19996      10227      30127          0          0       5002 
     17510      19998      10227      30127          0          0       5001 
     17547      19997      10227      30127          0          0       5002 
     17567      19997      10227      30127          0          0       5002 
     17535      19996      10227      30127          0          0       5002 
     17506      19996      10227      30127          0          0       5001 
     17521      19996      10227      30127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18514      20395      10227      30127       5002          0      20004 
     18114      19997      10227      30127       5002          0      20001 
     18084      19998      10227      30127       5002          0      20001 
     18116      19998      10227      30127       5002          0      20001 
     18151      19998      10227      30127       5002          0      20001 
     18137      20000      10227      30127       5002          0      20001 
     18098      19999      10227      30127       5002          0      20001 
     18098      19998      10227      30127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17757      20218      10227      30127        114          0      30174 
     17546      19998      10227      30127        108          0      30169 
     17511      19999      10227      30127        109          0      30161 
     17507      19998      10227      30127         99          0      30137 
     17545      19998      10227      30127         99          0      30137 
     17563      19998      10227      30127         99          0      30137 
     17537      19998      10227      30127        101          0      30138 
     17505      20000      10227      30127        100          0      30137 


Latency: packsswb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8937      10187      10227      10172      10127          0          0 
      8776       9991      10227      10151      10127          0          0 
      8779       9992      10227      10153      10127          0          0 
      8769       9991      10227      10162      10127          0          0 
      8761       9991      10227      10162      10127          0          0 
      8749       9992      10227      10135      10127          0          0 
      8741       9992      10227      10135      10127          0          0 
      8755       9993      10227      10135      10127          0          0 


Throughput: packsswb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8655      10189      10227      10127          0          0          0 
      8481       9990      10227      10127          0          0          0 
      8471       9990      10227      10127          0          0          0 
      8475       9991      10227      10127          0          0          0 
      8485       9992      10227      10127          0          0          0 
      8491       9991      10227      10127          0          0          0 
      8497       9992      10227      10127          0          0          0 
      8509       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8416      10197      10227      10127          0          0      10001 
      8240       9994      10227      10127          0          0      10001 
      8232       9990      10227      10127          0          0      10001 
      8223       9991      10227      10127          0          0      10001 
      8217       9993      10227      10127          0          0      10001 
      8212       9991      10227      10127          0          0      10001 
      8223       9992      10227      10127          0          0      10001 
      8231       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8642      10158      10227      10127        109          0      10157 
      8505       9992      10227      10127        109          0      10153 
      8495       9992      10227      10127        109          0      10158 
      8482       9992      10227      10127        100          0      10137 
      8475       9991      10227      10127        100          0      10137 
      8469       9993      10227      10127         99          0      10136 
      8475       9992      10227      10127         99          0      10136 
      8484       9992      10227      10127        100          0      10137 


Throughput with memory source operand: packsswb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8827      10389      10227      20127          0          0       5002 
      8504       9998      10227      20127          0          0       5004 
      8508       9994      10227      20127          0          0       5003 
      8512       9999      10227      20127          0          0       5004 
      8506       9997      10227      20127          0          0       5003 
      8494       9996      10227      20127          0          0       5003 
      8482       9997      10227      20127          0          0       5003 
      8478       9995      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8852      10419      10227      20127       5003          0      10010 
      8501       9995      10227      20127       5003          0      10001 
      8509       9996      10227      20127       5002          0      10001 
      8497       9995      10227      20127       5004          0      10001 
      8491       9997      10227      20127       5003          0      10001 
      8483       9997      10227      20127       5003          0      10001 
      8471       9995      10227      20127       5002          0      10001 
      8477       9999      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9127      10413      10227      20127        106          0      10149 
      8772      10001      10227      20127        110          0      10152 
      8784      10004      10227      20127        111          0      10162 
      8789      10001      10227      20127        112          0      10160 
      8778      10002      10227      20127        100          0      10134 
      8768      10003      10227      20127        100          0      10138 
      8760      10002      10227      20127        101          0      10132 
      8756      10004      10227      20127        100          0      10138 


Latency: packssdw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17531      19992      10227      30169      30127          0          0 
     17560      19991      10227      30162      30127          0          0 
     17739      20223      10227      30260      30148         14          0 
     17929      20523      10227      30173      30141          2          0 
     17594      20129      10227      30146      30147         24          0 
     18352      20911      10227      30356      30175          1          0 
     17592      20046      10227      30146      30131          8          0 
     17545      20040      10227      30144      30135         -2          0 


Throughput: packssdw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17716      20187      10227      30127          0          0          0 
     17558      19990      10227      30127          0          0          0 
     17532      19993      10227      30127          0          0          0 
     17496      19991      10227      30127          0          0          0 
     17520      19991      10227      30127          0          0          0 
     17557      19991      10227      30127          0          0          0 
     17552      19991      10227      30127          0          0          0 
     17516      19991      10227      30127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17720      20187      10227      30127          0          0      20001 
     17513      19994      10227      30127          0          0      20001 
     17503      19993      10227      30127          0          0      20001 
     17539      19990      10227      30127          0          0      20001 
     17563      19992      10227      30127          0          0      20001 
     17533      19991      10227      30127          0          0      20001 
     17500      19992      10227      30127          0          0      20001 
     17513      19992      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17668      20186      10227      30127        110          0      30158 
     17529      19991      10227      30127        110          0      30162 
     17561      19991      10227      30127        108          0      30160 
     17545      19994      10227      30127        100          0      30133 
     17511      19993      10227      30127         99          0      30137 
     17505      19992      10227      30127         99          0      30137 
     17541      19992      10227      30127         99          0      30137 
     17561      19993      10227      30127        100          0      30133 


Throughput with memory source operand: packssdw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17758      20229      10227      30127          1          0       5002 
     17521      20003      10227      30127          1          0       5001 
     17509      20003      10227      30127          1          0       5002 
     17543      20003      10227      30127          1          0       5002 
     17575      20004      10227      30127          1          0       5002 
     17543      20004      10227      30127          1          0       5002 
     17510      20004      10227      30127          1          0       5002 
     50576      22458      10227      30500         60         64       5039 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17707      20202      10227      30127       5001          0      20004 
     25845      20957      10228      30336       5020          2      20059 
     18633      21336      10227      30179       5026          0      20019 
     19456      22265      10227      30261       5082          0      20073 
     18853      21560      10227      30227       5052          0      20043 
     18790      21438      10227      30213       5045          0      20047 
     17545      20000      10227      30127       5002          0      20001 
     17507      19998      10227      30127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17414      20458      10227      30127        105          0      30146 
     16996      20002      10227      30127        110          0      30165 
     16968      20005      10227      30127        110          0      30161 
     16972      20005      10227      30127        100          0      30137 
     17008      20004      10227      30127        100          0      30137 
     17020      20004      10227      30127        100          0      30137 
     16996      20004      10227      30127        100          0      30137 
     16960      20004      10227      30127        102          0      30138 


Latency: packssdw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8956      10218      10227      10147      10127          0          0 
      8749       9991      10227      10160      10127          0          0 
      8743       9992      10227      10135      10127          0          0 
      8751       9992      10227      10135      10127          0          0 
      8758       9991      10227      10135      10127          0          0 
      8769       9992      10227      10135      10127          0          0 
      8777       9992      10227      10135      10127          0          0 
      8776       9991      10227      10135      10127          0          0 


Throughput: packssdw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8641      10186      10227      10127          0          0          0 
      8471       9991      10227      10127          0          0          0 
      8479       9991      10227      10127          0          0          0 
      8487       9991      10227      10127          0          0          0 
      8498       9990      10227      10127          0          0          0 
      8505       9992      10227      10127          0          0          0 
      8502       9992      10227      10127          0          0          0 
      8495       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8977      10216      10227      10127          0          0      10001 
      8771       9989      10227      10127          0          0      10001 
      8759       9989      10227      10127          0          0      10001 
      8751       9990      10227      10127          0          0      10001 
      8747       9995      10227      10127          0          0      10001 
      8746       9990      10227      10127          0          0      10001 
      8750       9990      10227      10127          0          0      10001 
      8763       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8667      10194      10227      10127        110          0      10165 
      8484       9990      10227      10127        110          0      10156 
      8477       9992      10227      10127        109          0      10156 
      8469       9991      10227      10127        108          0      10153 
      8477       9993      10227      10127        100          0      10138 
      8488       9991      10227      10127        100          0      10138 
      8493       9992      10227      10127        100          0      10138 
      8503       9992      10227      10127         99          0      10137 


Throughput with memory source operand: packssdw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9403      10373      10227      20127          0          0       5001 
      9070       9996      10227      20127          0          0       5002 
      9074       9998      10227      20127          0          0       5004 
      9062       9998      10227      20127          0          0       5003 
      9054       9996      10227      20127          0          0       5003 
      9042       9998      10227      20127          0          0       5003 
      9036       9997      10227      20127          0          0       5004 
      9046       9997      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8856      10405      10227      20127       5002          0      10011 
      8497       9994      10227      20127       5002          0      10001 
      8489       9997      10227      20127       5003          0      10001 
      8483       9996      10227      20127       5003          0      10001 
      8472       9994      10227      20127       5004          0      10001 
      8477       9996      10227      20127       5003          0      10001 
      8483       9995      10227      20127       5004          0      10001 
      8494       9997      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8840      10416      10227      20127        111          0      10160 
      8477      10002      10227      20127        110          0      10154 
      8477      10003      10227      20127        110          0      10162 
      8487      10001      10227      20127        110          0      10162 
      8501      10005      10227      20127        102          0      10137 
      8507      10005      10227      20127        102          0      10139 
      8511      10003      10227      20127        100          0      10138 
      8505      10002      10227      20127        100          0      10132 


Latency: packuswb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17169      20182      10227      30173      30127          0          0 
     16972      19989      10227      30161      30127          0          0 
     16951      19990      10227      30160      30127          0          0 
     16982      19992      10227      30160      30127          0          0 
     17009      19990      10227      30163      30127          0          0 
     16999      19990      10227      30137      30127          0          0 
     16964      19990      10227      30137      30127          0          0 
     16954      19989      10227      30137      30127          0          0 


Throughput: packuswb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17150      20218      10227      30127          0          0          0 
     16991      19991      10227      30127          0          0          0 
     17018      19992      10227      30127          0          0          0 
     16988      19990      10227      30127          0          0          0 
     16960      19992      10227      30127          0          0          0 
     16966      19993      10227      30127          0          0          0 
     16996      19994      10227      30127          0          0          0 
     17018      19992      10227      30127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17697      20183      10227      30127          0          0      20001 
     17502      19992      10227      30127          0          0      20001 
     17521      19992      10227      30127          0          0      20001 
     17559      19992      10227      30127          0          0      20001 
     17555      19992      10227      30127          0          0      20001 
     17521      19993      10227      30127          0          0      20001 
     17503      19992      10227      30127          0          0      20001 
     50392      22364      10227      30494          4          8      20114 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17684      20181      10227      30127        111          0      30163 
     17549      19990      10227      30127        109          0      30160 
     17558      19990      10227      30127        109          0      30162 
     17517      19990      10227      30127        110          0      30160 
     17499      19993      10227      30127        100          0      30138 
     17527      19992      10227      30127        100          0      30138 
     17565      19992      10227      30127        101          0      30135 
     17545      19992      10227      30127        100          0      30134 


Throughput with memory source operand: packuswb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17307      20396      10227      30127          0          0       5002 
     16956      20000      10227      30127          0          0       5002 
     16986      19996      10227      30127          0          0       5001 
     17014      19997      10227      30127          0          0       5002 
     17000      19998      10227      30127          0          0       5002 
     16964      19998      10227      30127          0          0       5002 
     16962      20000      10227      30127          0          0       5002 
     16992      19999      10227      30127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17333      20419      10227      30127       5002          0      20004 
     17014      20000      10227      30127       5002          0      20001 
     17015      19998      10227      30127       5002          0      20001 
     16982      19998      10227      30127       5002          0      20001 
     16954      19998      10227      30127       5002          0      20001 
     16980      19998      10227      30127       5002          0      20001 
     17018      20000      10227      30127       5002          0      20001 
     17004      19999      10227      30127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19823      20483      10227      30127        122         -2      30156 
     19780      20399      10227      30127        112          0      30143 
     19942      20599      10227      30127        102         -1      30136 
     19669      20367      10227      30127        116         -2      30136 
     19778      20448      10227      30127        122          2      30140 
     19731      20326      10227      30127        118         -2      30135 
     19647      20266      10227      30127        123          1      30139 
     19827      20489      10227      30127        122         -3      30141 


Latency: packuswb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8911      10186      10227      10161      10127          0          0 
      8749       9990      10227      10152      10127          0          0 
      8761       9992      10227      10151      10127          0          0 
      8768       9990      10227      10158      10127          0          0 
      8780       9991      10227      10131      10127          0          0 
      8774       9991      10227      10131      10127          0          0 
      8765       9991      10227      10131      10127          0          0 
      8759       9993      10227      10132      10127          0          0 


Throughput: packuswb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8905      10172      10227      10127          0          0          0 
      8760       9994      10227      10127          0          0          0 
      8764       9991      10227      10127          0          0          0 
      8775       9989      10227      10127          0          0          0 
      8781       9991      10227      10127          0          0          0 
      8773       9992      10227      10127          0          0          0 
      8760       9993      10227      10127          0          0          0 
      8752       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8639      10191      10227      10127          0          0      10001 
      8469       9992      10227      10127          0          0      10001 
      8481       9992      10227      10127          0          0      10001 
      8491       9992      10227      10127          0          0      10001 
      8495       9991      10227      10127          0          0      10001 
      8507       9991      10227      10127          0          0      10001 
      8499       9991      10227      10127          0          0      10001 
      8489       9990      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9034      10631      10227      10127        105          0      10145 
      8481       9991      10227      10127        109          0      10160 
      8473       9993      10227      10127        110          0      10156 
      8475       9992      10227      10127        109          0      10156 
      8481       9991      10227      10127        100          0      10138 
      8491       9991      10227      10127         99          0      10137 
      8499       9991      10227      10127        100          0      10138 
      8508       9991      10227      10127        100          0      10138 


Throughput with memory source operand: packuswb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9672      11026      10227      20128          0          0       5003 
      8780       9997      10227      20127          0          0       5003 
      8786       9997      10227      20127          0          0       5003 
      8775       9998      10227      20127          0          0       5002 
      8769       9999      10227      20127          0          0       5004 
      8758       9996      10227      20127          0          0       5003 
      8753       9998      10227      20127          0          0       5004 
      8753       9996      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8852      10399      10227      20127       5002          0      10011 
      8501       9997      10227      20127       5002          0      10001 
      8489       9997      10227      20127       5004          0      10001 
      8481       9997      10227      20127       5003          0      10001 
      8475      10000      10227      20127       5004          0      10001 
      8481      10000      10227      20127       5003          0      10001 
      8487       9997      10227      20127       5003          0      10001 
      8497       9997      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9371      11032      10227      20127         99          0      10131 
      8503       9997      10227      20127        109          0      10156 
      8511       9996      10227      20127        110          0      10159 
      8499       9996      10227      20127        104          0      10147 
      8495       9997      10227      20127         99          0      10138 
      8483       9995      10227      20127        100          0      10132 
      8479       9996      10227      20127        100          0      10132 
      8480       9998      10227      20127         99          0      10138 


Latency: punpckhbw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8923      10180      10227      10174      10127          0          0 
      8751       9991      10227      10156      10127          0          0 
      8743       9991      10227      10137      10127          0          0 
      8751       9989      10227      10137      10127          0          0 
      8763       9991      10227      10138      10127          0          0 
      8775       9993      10227      10137      10127          0          0 
      8778       9991      10227      10137      10127          0          0 
      8776       9989      10227      10137      10127          0          0 


Throughput: punpckhbw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8918      10182      10227      10127          0          0          0 
      8767       9991      10227      10127          0          0          0 
      8773       9993      10227      10127          0          0          0 
      8782       9993      10227      10127          0          0          0 
      8774       9994      10227      10127          0          0          0 
      8764       9992      10227      10127          0          0          0 
      8751       9991      10227      10127          0          0          0 
      8747       9992      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8929      10182      10227      10127          0          0      10001 
      8777       9993      10227      10127          0          0      10001 
      8783       9992      10227      10127          0          0      10001 
      8776       9991      10227      10127          0          0      10001 
      8768       9993      10227      10127          0          0      10001 
      8758       9993      10227      10127          0          0      10001 
      8742       9992      10227      10127          0          0      10001 
      8748       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8904      10151      10227      10127        110          0      10157 
      8772       9991      10227      10127        109          0      10158 
      8777       9990      10227      10127        110          0      10157 
      8769       9990      10227      10127        108          0      10156 
      8760       9991      10227      10127         99          0      10133 
      8750       9989      10227      10127        101          0      10134 
      8738       9989      10227      10127        101          0      10134 
      8749       9989      10227      10127        101          0      10134 


Throughput with memory source operand: punpckhbw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9667      11387      10227      20127          0          0       5004 
      8501       9998      10227      20127          0          0       5002 
      8509       9998      10227      20127          0          0       5002 
     36873      11357      10228      20332         63         75       5040 
      8628      10232      10227      20143          1          4       5005 
      8614      10190      10227      20141          4          8       5005 
      8558      10095      10227      20139          8          4       5002 
      9700      11441      10227      20215          8         14       5059 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8845      10423      10227      20127       5004          0      10006 
      8474       9994      10227      20127       5003          0      10001 
      8486       9995      10227      20127       5003          0      10001 
      8494       9997      10227      20127       5003          0      10001 
      8504       9997      10227      20127       5002          0      10001 
      8514       9995      10227      20127       5002          0      10001 
      8510       9996      10227      20127       5002          0      10001 
      8500       9996      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9112      10409      10227      20127        114          0      10162 
      8752       9998      10227      20127        107          0      10151 
      8760       9999      10227      20127        109          0      10153 
      8768       9999      10227      20127        110          0      10163 
      8776       9998      10227      20127         99          0      10135 
      8789       9998      10227      20127         99          0      10135 
      8782       9998      10227      20127         99          0      10135 
      8774       9998      10227      20127         99          0      10135 


Latency: punpckhbw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8392      10197      10227      10143      10127          0          0 
      8231       9990      10227      10151      10127          0          0 
      8241       9991      10227      10162      10127          0          0 
      8247       9991      10227      10162      10127          0          0 
      8246       9994      10227      10135      10127          0          0 
      8234       9992      10227      10135      10127          0          0 
      8229       9992      10227      10135      10127          0          0 
      8221       9992      10227      10135      10127          0          0 


Throughput: punpckhbw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8636      10188      10227      10127          0          0          0 
      8483       9992      10227      10127          0          0          0 
      8491       9991      10227      10127          0          0          0 
      8497       9991      10227      10127          0          0          0 
      8503       9991      10227      10127          0          0          0 
      8495       9992      10227      10127          0          0          0 
      8485       9991      10227      10127          0          0          0 
      8477       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8658      10182      10227      10127          0          0      10001 
      8489       9991      10227      10127          0          0      10001 
      8483       9993      10227      10127          0          0      10001 
      8470       9991      10227      10127          0          0      10001 
      8469       9991      10227      10127          0          0      10001 
      8481       9992      10227      10127          0          0      10001 
      8489       9991      10227      10127          0          0      10001 
      8497       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8935      10187      10227      10127        106          0      10149 
      8776       9991      10227      10127         99          0      10133 
      8778       9991      10227      10127         99          0      10133 
      8774       9992      10227      10127        100          0      10133 
      8763       9989      10227      10127         99          0      10133 
      8757       9992      10227      10127        101          0      10134 
      8749       9991      10227      10127         99          0      10133 
      8747       9994      10227      10127        100          0      10133 


Throughput with memory source operand: punpckhbw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9145      10748      10227      20127          0          0       5002 
      8506       9996      10227      20127          0          0       5003 
      8495       9996      10227      20127          0          0       5002 
      8487       9997      10227      20127          0          0       5003 
      8481       9999      10227      20127          0          0       5003 
      8473       9997      10227      20127          0          0       5004 
      8479       9996      10227      20127          0          0       5002 
      8489       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9113      10380      10227      20127       5002          0      10013 
      8786       9997      10227      20127       5003          0      10001 
      8778       9995      10227      20127       5003          0      10001 
      8767       9997      10227      20127       5003          0      10001 
      8759       9995      10227      20127       5003          0      10001 
      8753       9998      10227      20127       5003          0      10001 
      8747       9996      10227      20127       5002          0      10001 
      8759       9997      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9149      10435      10227      20127        107          0      10155 
      8754       9998      10227      20127        109          0      10161 
      8742       9996      10227      20127        109          0      10161 
      8754       9997      10227      20127        100          0      10134 
      8766       9999      10227      20127        100          0      10137 
      8774       9999      10227      20127        100          0      10137 
      8781       9997      10227      20127        100          0      10137 
      8781       9999      10227      20127        100          0      10134 


Latency: punpckhwd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8356      10166      10227      10156      10127          0          0 
      8220       9994      10227      10161      10127          0          0 
      8230       9990      10227      10158      10127          0          0 
      8233       9991      10227      10152      10127          0          0 
      8247       9991      10227      10137      10127          0          0 
      8245       9991      10227      10137      10127          0          0 
      8239       9992      10227      10137      10127          0          0 
      8229       9991      10227      10137      10127          0          0 


Throughput: punpckhwd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8943      10182      10227      10127          0          0          0 
      8777       9991      10227      10127          0          0          0 
      8768       9990      10227      10127          0          0          0 
      8762       9992      10227      10127          0          0          0 
      8748       9991      10227      10127          0          0          0 
      8740       9990      10227      10127          0          0          0 
      8748       9990      10227      10127          0          0          0 
      8758       9990      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8935      10192      10227      10127          0          0      10001 
      8770       9990      10227      10127          0          0      10001 
      8780       9992      10227      10127          0          0      10001 
      8779       9992      10227      10127          0          0      10001 
      8767       9990      10227      10127          0          0      10001 
      8759       9990      10227      10127          0          0      10001 
      8745       9990      10227      10127          0          0      10001 
      8745       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8651      10185      10227      10127        110          0      10157 
      8474       9991      10227      10127        110          0      10161 
      8469       9991      10227      10127        109          0      10158 
      8475       9990      10227      10127        101          0      10134 
      8487       9990      10227      10127        101          0      10134 
      8495       9992      10227      10127         99          0      10133 
      8503       9992      10227      10127        101          0      10134 
      8503       9991      10227      10127        101          0      10134 


Throughput with memory source operand: punpckhwd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9288      10616      10227      20127          0          0       5002 
      8754       9996      10227      20127          0          0       5003 
      8770      10000      10227      20127          0          0       5004 
      8777       9996      10227      20127          0          0       5002 
      8782       9996      10227      20127          0          0       5002 
      8776       9995      10227      20127          0          0       5002 
      8772       9997      10227      20127          0          0       5002 
      8759       9996      10227      20127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8844      10422      10227      20127       5003          0      10006 
      8475       9996      10227      20127       5003          0      10001 
      8475       9998      10227      20127       5002          0      10001 
      8483       9998      10227      20127       5002          0      10001 
      8493       9998      10227      20127       5002          0      10001 
      8501       9999      10227      20127       5002          0      10001 
      8507       9998      10227      20127       5002          0      10001 
      8501       9998      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8602      10439      10227      20127        109          0      10159 
      8245       9998      10227      20127        109          0      10155 
      8249       9998      10227      20127        110          0      10157 
      8239       9998      10227      20127        108          0      10156 
      8235       9998      10227      20127         99          0      10135 
      8227       9999      10227      20127         99          0      10135 
      8214       9998      10227      20127         99          0      10135 
      8217       9998      10227      20127         99          0      10135 


Latency: punpckhwd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8486       9990      10227      10157      10127          0          0 
      8500       9991      10227      10162      10127          0          0 
      8508       9992      10227      10135      10127          0          0 
      8506       9994      10227      10135      10127          0          0 
      8496       9993      10227      10135      10127          0          0 
      8484       9992      10227      10135      10127          0          0 
      8478       9992      10227      10135      10127          0          0 
      8471       9992      10227      10135      10127          0          0 


Throughput: punpckhwd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8409      10197      10227      10127          0          0          0 
      8245       9990      10227      10127          0          0          0 
      8243       9991      10227      10127          0          0          0 
      8233       9990      10227      10127          0          0          0 
      8225       9990      10227      10127          0          0          0 
      8218       9991      10227      10127          0          0          0 
      8211       9990      10227      10127          0          0          0 
      8219       9990      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8939      10186      10227      10127          0          0      10001 
      8760       9991      10227      10127          0          0      10001 
      8750       9991      10227      10127          0          0      10001 
      8744       9991      10227      10127          0          0      10001 
      8751       9991      10227      10127          0          0      10001 
      8762       9992      10227      10127          0          0      10001 
      8770       9991      10227      10127          0          0      10001 
      8782       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9573      10196      10227      10127        104          0      10147 
      9385       9991      10227      10127        110          0      10159 
      9375       9991      10227      10127        109          0      10160 
      9365       9992      10227      10127        109          0      10162 
      9354       9992      10227      10127        100          0      10137 
      9344       9991      10227      10127         99          0      10136 
      9355       9991      10227      10127        100          0      10137 
      9367       9992      10227      10127         99          0      10136 


Throughput with memory source operand: punpckhwd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8935      10535      10227      20127          0          0       5002 
      8493       9999      10227      20127          0          0       5003 
      8499       9997      10227      20127          0          0       5003 
      8509       9996      10227      20127          0          0       5003 
      8509       9998      10227      20127          0          0       5004 
      8499       9996      10227      20127          0          0       5003 
      8491       9998      10227      20127          0          0       5004 
      8483       9998      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8870      10433      10227      20127       5003          0      10004 
      8508       9996      10227      20127       5002          0      10001 
      8509       9995      10227      20127       5003          0      10001 
      8499       9997      10227      20127       5003          0      10001 
      8489       9996      10227      20127       5003          0      10001 
      8481       9996      10227      20127       5003          0      10001 
      8472       9996      10227      20127       5004          0      10001 
      8481       9996      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8326      10407      10227      20127        118          1      10166 
      7990       9997      10227      20127        119          1      10170 
      7981       9996      10227      20127        118          1      10172 
      7972       9994      10227      20127        109          1      10142 
      7982       9997      10227      20127        109          1      10145 
      7991       9996      10227      20127        109          1      10145 
      7998       9997      10227      20127        108          1      10148 
      8003       9995      10227      20127        109          1      10145 


Latency: punpckldq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8933      10187      10227      10173      10127          0          0 
      8772       9993      10227      10162      10127          0          0 
      8782       9990      10227      10158      10127          0          0 
      8779       9991      10227      10133      10127          0          0 
      8769       9991      10227      10133      10127          0          0 
      8763       9994      10227      10133      10127          0          0 
      8751       9991      10227      10133      10127          0          0 
      8749       9991      10227      10133      10127          0          0 


Throughput: punpckldq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8680      10217      10227      10127          0          0          0 
      8475       9991      10227      10127          0          0          0 
      8470       9993      10227      10127          0          0          0 
      8477       9992      10227      10127          0          0          0 
      8483       9989      10227      10127          0          0          0 
      8495       9992      10227      10127          0          0          0 
      8501       9990      10227      10127          0          0          0 
      8501       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9248      10183      10227      10127          0          0      10001 
      9065       9992      10227      10127          0          0      10001 
      9055       9992      10227      10127          0          0      10001 
      9045       9995      10227      10127          0          0      10001 
      9034       9990      10227      10127          0          0      10001 
      9045       9990      10227      10127          0          0      10001 
      9057       9990      10227      10127          0          0      10001 
      9065       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8933      10425      10227      10127        106          0      10144 
      8758       9991      10227      10127        110          0      10160 
      8766       9993      10227      10127        109          0      10156 
      8777       9991      10227      10127        109          0      10157 
      8777       9991      10227      10127         99          0      10133 
      8770       9991      10227      10127        100          0      10134 
      8764       9992      10227      10127        101          0      10134 
      8752       9990      10227      10127        101          0      10134 


Throughput with memory source operand: punpckldq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9171      10440      10227      20127          0          0       5004 
      8778       9996      10227      20127          0          0       5003 
      8771       9998      10227      20127          0          0       5004 
      8765       9999      10227      20127          0          0       5003 
      8751       9996      10227      20127          0          0       5001 
      8743       9996      10227      20127          0          0       5002 
      8759       9996      10227      20127          0          0       5002 
      8767       9998      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9136      10407      10227      20127       5003          0      10005 
      8784       9998      10227      20127       5003          0      10001 
      8778       9998      10227      20127       5002          0      10001 
      8771       9999      10227      20127       5002          0      10001 
      8763      10000      10227      20127       5002          0      10001 
      8751       9998      10227      20127       5002          0      10001 
      8745       9998      10227      20127       5002          0      10001 
      8759       9998      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8879      10426      10227      20127        108          0      10157 
      8509       9998      10227      20127        108          0      10151 
      8499       9997      10227      20127        111          0      10163 
      8487       9997      10227      20127        100          0      10136 
      8479       9998      10227      20127        100          0      10136 
      8475       9997      10227      20127        100          0      10136 
      8483       9996      10227      20127         99          0      10131 
      8489       9996      10227      20127        100          0      10136 


Latency: punpckldq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8654      10182      10227      10157      10127          0          0 
      8477       9989      10227      10158      10127          0          0 
      8469       9990      10227      10164      10127          0          0 
      8465       9989      10227      10159      10127          0          0 
      8477       9991      10227      10131      10127          0          0 
      8487       9991      10227      10131      10127          0          0 
      8495       9990      10227      10131      10127          0          0 
      8503       9990      10227      10131      10127          0          0 


Throughput: punpckldq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9507      10142      10227      10127          0          0          0 
      9355       9991      10227      10127          0          0          0 
      9346       9991      10227      10127          0          0          0 
      9362       9992      10227      10127          0          0          0 
      9373       9992      10227      10127          0          0          0 
      9385       9993      10227      10127          0          0          0 
      9387       9991      10227      10127          0          0          0 
      9377       9992      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8483       9993      10227      10127          0          0      10001 
      8488       9993      10227      10127          0          0      10001 
      8502       9992      10227      10127          0          0      10001 
      8506       9990      10227      10127          0          0      10001 
      8496       9992      10227      10127          0          0      10001 
      8486       9991      10227      10127          0          0      10001 
      8479       9992      10227      10127          0          0      10001 
      8466       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8660      10184      10227      10127        110          0      10158 
      8482       9990      10227      10127        109          0      10160 
      8479       9990      10227      10127        109          0      10155 
      8470       9990      10227      10127        100          0      10138 
      8478       9991      10227      10127         99          0      10137 
      8484       9990      10227      10127        100          0      10138 
      8494       9992      10227      10127         99          0      10137 
      8504       9992      10227      10127        100          0      10138 


Throughput with memory source operand: punpckldq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8854      10399      10227      20127          0          0       5004 
      8505       9996      10227      20127          0          0       5002 
      8497       9997      10227      20127          0          0       5004 
      8489       9997      10227      20127          0          0       5003 
      8475       9996      10227      20127          0          0       5004 
      8475       9998      10227      20127          0          0       5003 
      8483       9996      10227      20127          0          0       5003 
      8493       9996      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9090      10381      10227      20127       5002          0      10004 
      8748       9995      10227      20127       5003          0      10001 
      8754       9996      10227      20127       5002          0      10001 
      8764       9997      10227      20127       5004          0      10001 
      8776       9997      10227      20127       5003          0      10001 
      8784       9997      10227      20127       5004          0      10001 
      8783       9997      10227      20127       5003          0      10001 
      8774       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8608      10435      10227      20127        104          0      10143 
      8251       9995      10227      20127        109          0      10156 
      8247       9998      10227      20127        110          0      10162 
      8238       9999      10227      20127        100          0      10139 
      8230       9997      10227      20127         99          0      10138 
      8221       9998      10227      20127        100          0      10139 
      8217       9997      10227      20127         99          0      10138 
      8230       9998      10227      20127        101          0      10139 


Latency: punpckhdq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9534      10170      10227      10159      10127          0          0 
      9355       9991      10227      10152      10127          0          0 
      9345       9991      10227      10153      10127          0          0 
      9345       9993      10227      10137      10127          0          0 
      9355       9991      10227      10137      10127          0          0 
      9365       9991      10227      10137      10127          0          0 
      9377       9991      10227      10137      10127          0          0 
      9383       9991      10227      10137      10127          0          0 


Throughput: punpckhdq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8653      10186      10227      10127          0          0          0 
      8495       9992      10227      10127          0          0          0 
      8505       9992      10227      10127          0          0          0 
      8501       9993      10227      10127          0          0          0 
      8495       9992      10227      10127          0          0          0 
      8481       9990      10227      10127          0          0          0 
      8471       9990      10227      10127          0          0          0 
      8467       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9558      10886      10227      10177          2          0      10032 
      9076      10629      10227      10169          4          0      10026 
      8751       9915      10227      10127          2          0      10003 
      8763       9920      10227      10127          2          0      10003 
      8752       9915      10227      10127          2          0      10003 
      8744       9915      10227      10127          2          0      10003 
      8732       9914      10227      10127          2          0      10003 
      8722       9916      10227      10127          2          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8670      10185      10227      10127        108          0      10157 
      8497       9991      10227      10127        109          0      10160 
      8487       9992      10227      10127        111          0      10161 
      8477       9993      10227      10127        108          0      10153 
      8473       9993      10227      10127        109          0      10158 
      8477       9989      10227      10127        101          0      10138 
      8487       9991      10227      10127        101          0      10138 
      8497       9989      10227      10127        101          0      10138 


Throughput with memory source operand: punpckhdq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9526      11543      10227      20127          0          0       5004 
      8247       9999      10227      20127          0          0       5002 
      8236       9997      10227      20127          0          0       5003 
      8228       9999      10227      20127          0          0       5003 
      8221       9999      10227      20127          0          0       5004 
      8217       9998      10227      20127          0          0       5002 
      8223       9998      10227      20127          0          0       5002 
      8232       9998      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8819      10385      10227      20127       5002          0      10005 
      8494       9994      10227      20127       5002          0      10001 
      8506       9998      10227      20127       5001          0      10001 
      8516       9997      10227      20127       5004          0      10001 
      8508       9996      10227      20127       5001          0      10001 
      8500       9997      10227      20127       5002          0      10001 
      8490       9995      10227      20127       5002          0      10001 
      8482       9996      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9702      10362      10227      20127        108          0      10159 
      9377      10001      10227      20127        110          0      10160 
      9386       9999      10227      20127        108          0      10155 
      9395       9998      10227      20127         99          0      10135 
      9385       9998      10227      20127         99          0      10135 
      9371       9998      10227      20127         99          0      10135 
      9359      10000      10227      20127         99          0      10135 
      9352       9998      10227      20127         99          0      10135 


Latency: punpckhdq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8677      10191      10227      10157      10127          0          0 
      8503       9991      10227      10152      10127          0          0 
      8491       9993      10227      10162      10127          0          0 
      8481       9992      10227      10162      10127          0          0 
      8473       9992      10227      10135      10127          0          0 
      8469       9992      10227      10135      10127          0          0 
      8477       9992      10227      10135      10127          0          0 
      8489       9992      10227      10135      10127          0          0 


Throughput: punpckhdq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8415      10198      10227      10127          0          0          0 
      8237       9992      10227      10127          0          0          0 
      8223       9990      10227      10127          0          0          0 
      8220       9993      10227      10127          0          0          0 
      8211       9992      10227      10127          0          0          0 
      8217       9991      10227      10127          0          0          0 
      8226       9991      10227      10127          0          0          0 
      8234       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8941      10177      10227      10127          0          0      10001 
      8771       9991      10227      10127          0          0      10001 
      8757       9992      10227      10127          0          0      10001 
      8753       9992      10227      10127          0          0      10001 
      8743       9991      10227      10127          0          0      10001 
      8753       9993      10227      10127          0          0      10001 
      8763       9991      10227      10127          0          0      10001 
      8771       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8668      10193      10227      10127        107          0      10156 
      8507       9993      10227      10127        110          0      10159 
      8495       9992      10227      10127        109          0      10162 
      8485       9991      10227      10127         99          0      10136 
      8477       9991      10227      10127         99          0      10136 
      8469       9991      10227      10127        100          0      10137 
      8477       9993      10227      10127         99          0      10136 
      8483       9991      10227      10127         99          0      10136 


Throughput with memory source operand: punpckhdq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8600      10437      10227      20127          0          0       5003 
      8246       9995      10227      20127          0          0       5002 
      8250       9996      10227      20127          0          0       5004 
      8246       9996      10227      20127          0          0       5003 
      8234       9996      10227      20127          0          0       5004 
      8225       9995      10227      20127          0          0       5003 
      8219       9996      10227      20127          0          0       5003 
      8218       9995      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9403      10360      10227      20127       5002          0      10006 
      9060       9996      10227      20127       5003          0      10001 
      9054       9997      10227      20127       5002          0      10001 
      9046       9996      10227      20127       5002          0      10001 
      9040      10000      10227      20127       5002          0      10001 
      9042       9997      10227      20127       5002          0      10001 
      9058       9996      10227      20127       5002          0      10001 
      9065       9996      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8844      10418      10227      20127        104          0      10145 
      8477       9997      10227      20127        109          0      10158 
      8473       9997      10227      20127        109          0      10154 
      8483       9996      10227      20127        100          0      10139 
      8493       9996      10227      20127         99          0      10136 
      8501       9997      10227      20127         99          0      10138 
      8509       9999      10227      20127         99          0      10136 
      8503       9996      10227      20127        100          0      10139 


Latency: pshufb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25659      30190      10227      30161      30127      10000          0 
     25435      29994      10227      30150      30127      10000          0 
     25491      29993      10227      30152      30127      10000          0 
     25507      29993      10227      30152      30127      10000          0 
     25439      29992      10227      30155      30127      10000          0 
     25471      29994      10227      30127      30127      10000          0 
     25519      29994      10227      30138      30127      10000          0 
     25459      29994      10227      30127      30127      10000          0 


Throughput: pshufb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8979      10253      10227      30127      10003          0          0 
      8828      10066      10227      30127      10003          0          0 
      8836      10066      10227      30127      10003          0          0 
      8846      10067      10227      30127      10003          0          0 
      8809      10028      10227      30127      10003          0          0 
      8796      10028      10227      30127      10003          0          0 
      8791      10028      10227      30127      10003          0          0 
      8779      10028      10227      30127      10003          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8738      10265      10227      30127          0          0      10002 
      8560      10068      10227      30127          0          0      10002 
      8552      10066      10227      30127          0          0      10002 
      8542      10065      10227      30127          0          0      10002 
      8502      10028      10227      30127          0          0      10002 
      8504      10028      10227      30127          0          0      10002 
      8516      10032      10227      30127          0          0      10002 
      8520      10028      10227      30127          0          0      10002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8711      10266      10227      30127        102          0      30149 
      8550      10067      10227      30127        102          0      30149 
      8556      10066      10227      30127        102          0      30149 
      8566      10066      10227      30127        102          0      30149 
      8566      10067      10227      30127        102          0      30149 
      8524      10030      10227      30127        100          0      30145 
      8517      10030      10227      30127        100          0      30145 
      8507      10028      10227      30127        100          0      30145 


Throughput with memory source operand: pshufb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9217      10524      10227      30127      10009          0       5002 
     42409      12622      10227      30503      10092         67       5029 
      8568      10068      10227      30127      10000          0       5002 
      8552      10067      10227      30127      10000          0       5003 
      8548      10067      10227      30127      10000          0       5002 
      8507      10032      10227      30127      10000          0       5003 
      8495      10028      10227      30127      10000          0       5002 
      8503      10029      10227      30127      10000          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9381      11052      10227      30127       5003          0      10001 
      8552      10065      10227      30127       5002          0      10001 
      8561      10066      10227      30127       5003          0      10001 
      8573      10070      10227      30127       5002          0      10001 
      8566      10069      10227      30127       5003          0      10001 
      8526      10028      10227      30127       5002          0      10001 
      8517      10028      10227      30127       5003          0      10001 
      8506      10026      10227      30127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9173      10457      10227      30127        102          0      30149 
      8846      10071      10227      30127        102          0      30149 
      8810      10029      10227      30127        100          0      30145 
      8800      10030      10227      30127        100          0      30145 
      8792      10030      10227      30127        100          0      30145 
      8783      10028      10227      30127        100          0      30145 
      8779      10035      10227      30127        100          0      30145 
      8786      10031      10227      30127        100          0      30145 


Latency: pshufb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9120      10386      10227      10149      10127          0          0 
      8765       9993      10227      10153      10127          0          0 
      8753       9992      10227      10153      10127          0          0 
      8743       9990      10227      10163      10127          0          0 
      8741       9991      10227      10131      10127          0          0 
      8749       9991      10227      10131      10127          0          0 
      8759       9992      10227      10132      10127          0          0 
      8771       9992      10227      10131      10127          0          0 


Throughput: pshufb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8915      10182      10227      10127          0          0          0 
      8749       9992      10227      10127          0          0          0 
      8757       9992      10227      10127          0          0          0 
      8767       9992      10227      10127          0          0          0 
      8775       9993      10227      10127          0          0          0 
      8784       9993      10227      10127          0          0          0 
      8778       9993      10227      10127          0          0          0 
      8766       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8473       9992      10227      10127          0          0      10001 
      8473       9993      10227      10127          0          0      10001 
      8485       9993      10227      10127          0          0      10001 
      8493       9995      10227      10127          0          0      10001 
      8501       9995      10227      10127          0          0      10001 
      8511       9994      10227      10127          0          0      10001 
      8501       9996      10227      10127          0          0      10001 
      8495       9995      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8624      10158      10227      10127        108          0      10153 
      8471       9992      10227      10127        109          0      10158 
      8471       9994      10227      10127        109          0      10160 
      8481       9992      10227      10127         99          0      10136 
      8487       9992      10227      10127        100          0      10137 
      8499       9992      10227      10127        100          0      10137 
      8505       9991      10227      10127        100          0      10137 
      8501       9994      10227      10127         99          0      10136 


Throughput with memory source operand: pshufb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8838      10418      10227      20127          0          0       5003 
      8479       9998      10227      20127          0          0       5004 
      8491       9998      10227      20127          0          0       5004 
      8499       9998      10227      20127          0          0       5004 
      8511       9998      10227      20127          0          0       5004 
      8517       9998      10227      20127          0          0       5004 
      8507       9998      10227      20127          0          0       5004 
      8497       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9886      11274      10227      20127       5004          0      10015 
      8778       9999      10227      20127       5004          0      10001 
      8782       9997      10227      20127       5004          0      10001 
      8772       9997      10227      20127       5004          0      10001 
      8761       9998      10227      20127       5004          0      10001 
      8755       9998      10227      20127       5002          0      10001 
      8747       9997      10227      20127       5004          0      10001 
      8751       9999      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8871      10426      10227      20127        101          0      20141 
      8502       9998      10227      20127        109          0      20163 
      8492       9997      10227      20127        109          0      20164 
      8485       9998      10227      20127        109          0      20165 
      8474       9997      10227      20127        111          0      20168 
      8470       9997      10227      20127         99          0      20142 
      8480       9998      10227      20127         99          0      20142 
      8492       9999      10227      20127         99          0      20142 


Latency: paddusb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9240      10892      10227      10159      10127      10000          0 
      8472       9996      10227      10161      10127      10000          0 
      8481       9993      10227      10158      10127      10000          0 
      8491       9995      10227      10137      10127      10000          0 
      8497       9993      10227      10137      10127      10000          0 
      8509       9994      10227      10138      10127      10000          0 
      8505       9996      10227      10137      10127      10000          0 
      8501       9995      10227      10137      10127      10000          0 


Throughput: paddusb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8410      10196      10227      10127      10000          0          0 
      8251       9995      10227      10127      10000          0          0 
      8247       9996      10227      10127      10000          0          0 
      8235       9996      10227      10127      10000          0          0 
      8230       9996      10227      10127      10000          0          0 
      8219       9994      10227      10127      10000          0          0 
      8215       9995      10227      10127      10000          0          0 
      8224       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8642      10189      10227      10127          0          0          1 
      8485       9994      10227      10127          0          0          1 
      8495       9996      10227      10127          0          0          1 
      8504       9996      10227      10127          0          0          1 
      8511       9996      10227      10127          0          0          1 
      8503       9996      10227      10127          0          0          1 
      8493       9995      10227      10127          0          0          1 
      8489       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8658      10192      10227      10127        108          0      10157 
      8505       9997      10227      10127        109          0      10161 
      8511       9997      10227      10127        110          0      10153 
      8505       9994      10227      10127        101          0      10138 
      8493       9996      10227      10127        100          0      10137 
      8487       9996      10227      10127         99          0      10137 
      8475       9996      10227      10127        101          0      10138 
      8475       9994      10227      10127        101          0      10138 


Throughput with memory source operand: paddusb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8844      10429      10227      20127      10006          0       5004 
      8483      10008      10227      20127      10001          0       5003 
      8489      10007      10227      20127      10001          0       5004 
      8505      10008      10227      20127      10001          0       5003 
      8507      10006      10227      20127      10001          0       5002 
      8516      10006      10227      20127      10001          0       5002 
      8511      10007      10227      20127      10001          0       5002 
      8505      10006      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9135      10442      10227      20127       5002          0          1 
      8758      10000      10227      20127       5002          0          1 
      8768      10001      10227      20127       5003          0          1 
      8774       9999      10227      20127       5002          0          1 
      8781       9999      10227      20127       5002          0          1 
      8786       9999      10227      20127       5002          0          1 
      8776       9999      10227      20127       5002          0          1 
      8766       9999      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9127      10387      10227      20127        114          0      10168 
      8787      10005      10227      20127        107          0      10149 
      8778      10007      10227      20127        111          0      10161 
      8766      10008      10227      20127        110          0      10162 
      8756      10006      10227      20127        101          0      10135 
      8762      10006      10227      20127        101          0      10135 
      8773      10007      10227      20127        101          0      10135 
      8785      10006      10227      20127        100          0      10135 


Latency: paddusb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8947      10193      10227      10147      10127       4996          0 
      8780       9994      10227      10162      10127       4998          0 
      8784       9994      10227      10131      10127       4995          0 
      8773       9995      10227      10131      10127       4995          0 
      8765       9995      10227      10135      10127       4998          0 
      8755       9994      10227      10135      10127       4998          0 
      8745       9994      10227      10135      10127       4998          0 
      8753       9994      10227      10135      10127       4998          0 


Throughput: paddusb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4535       5164      10227      10127       5000       5000          0 
      4393       5009      10227      10127       5000       5000          0 
      4390       5006      10227      10127       5000       5000          0 
      4383       5005      10227      10127       5000       5000          0 
      4384       5005      10227      10127       5000       5000          0 
      4380       5005      10227      10127       5000       5000          0 
      4377       5005      10227      10127       5000       5000          0 
      4383       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4419       5205      10227      10127          0          0          1 
      4253       5009      10227      10127          0          0          1 
      4257       5006      10227      10127          0          0          1 
      4262       5012      10227      10127          0          0          1 
      4262       5010      10227      10127          0          0          1 
      4264       5007      10227      10127          0          0          1 
      4264       5007      10227      10127          0          0          1 
      4266       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4425       5198      10227      10127        106          0      10156 
      4262       5007      10227      10127        110          0      10167 
      4260       5007      10227      10127        110          0      10168 
      4258       5006      10227      10127        100          0      10142 
      4251       5010      10227      10127        100          0      10142 
      4249       5008      10227      10127        100          0      10142 
      4249       5007      10227      10127        100          0      10142 
      4245       5008      10227      10127        100          0      10142 


Throughput with memory source operand: paddusb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4641       5456      10227      20127       5006       5008       5000 
      4289       5042      10227      20127       5000       5000       5000 
      4286       5039      10227      20127       5000       5000       5000 
      4284       5039      10227      20127       5000       5000       5000 
      4266       5022      10227      20127       5000       5000       5000 
      4270       5027      10227      20127       5000       5000       5000 
      4262       5023      10227      20127       5000       5000       5000 
      4258       5023      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4633       5454      10227      20127       5000          0          1 
      4279       5042      10227      20127       5000          0          1 
      4275       5042      10227      20127       5000          0          1 
      4275       5041      10227      20127       5000          0          1 
      4269       5039      10227      20127       5000          0          1 
      4259       5024      10227      20127       5000          0          1 
      4263       5025      10227      20127       5000          0          1 
      4267       5025      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4724       5396      10227      20127        110          0      10165 
      4413       5041      10227      20127        110          0      10166 
      4407       5041      10227      20127        110          0      10168 
      4401       5027      10227      20127        100          0      10142 
      4397       5026      10227      20127        100          0      10142 
      4403       5023      10227      20127        100          0      10142 
      4409       5025      10227      20127        100          0      10142 
      4411       5024      10227      20127        100          0      10142 


Latency: paddw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8941      10196      10227      10177      10127       4998          0 
      8774       9995      10227      10161      10127       4999          0 
      8778       9994      10227      10154      10127       4995          0 
      8781       9997      10227      10153      10127       4997          0 
      8773       9997      10227      10137      10127       4997          0 
      8759       9994      10227      10131      10127       4997          0 
      8751       9994      10227      10131      10127       4997          0 
      8745       9993      10227      10131      10127       4997          0 


Throughput: paddw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4423       5202      10227      10127       4999          0          0 
      4253       5006      10227      10127       5000          0          0 
      4255       5008      10227      10127       5000          0          0 
      4248       5010      10227      10127       5000          0          0 
      4246       5007      10227      10127       5000          0          0 
      4242       5007      10227      10127       5000          0          0 
      4243       5006      10227      10127       5000          0          0 
      4245       5008      10227      10127       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4403       5172      10227      10127          0          0       5002 
      4262       5010      10227      10127          0          0       5001 
      4260       5009      10227      10127          0          0       5001 
      4254       5009      10227      10127          0          0       5001 
      4254       5008      10227      10127          0          0       5001 
      4250       5008      10227      10127          0          0       5001 
      4253       5009      10227      10127          0          0       5001 
      4249       5011      10227      10127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4786       5295      10227      10129        118          1      10150 
      4684       5191      10227      10131        106          4      10153 
      4700       5209      10227      10129        120          1      10163 
      4782       5283      10227      10135        119          2      10167 
      4653       5144      10227      10129        117          3      10147 
      4734       5225      10227      10129        111          0      10148 
      4787       5294      10227      10131        112          0      10145 
      4760       5249      10227      10133        116          1      10157 


Throughput with memory source operand: paddw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4681       5513      10227      20127       4997          0       5000 
      4276       5037      10227      20127       4998          0       5000 
      4274       5038      10227      20127       4998          0       5000 
      4274       5037      10227      20127       4998          0       5000 
      4260       5027      10227      20127       5000          0       5000 
      4260       5027      10227      20127       5000          0       5000 
      4258       5022      10227      20127       5000          0       5000 
      4262       5022      10227      20127       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4657       5479      10227      20127       5000          0       5010 
      4274       5037      10227      20127       5000          0       5003 
      4282       5044      10227      20127       5000          0       5001 
      4282       5047      10227      20127       5000          0       5001 
      4258       5021      10227      20127       5000          0       5001 
      4256       5022      10227      20127       5000          0       5001 
      4254       5021      10227      20127       5000          0       5001 
      4256       5022      10227      20127       5000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5107       5644      10227      20127        115          0      10175 
      4562       5046      10227      20127        110          0      10170 
      4540       5021      10227      20127        100          0      10139 
      4541       5023      10227      20127        100          0      10139 
      4547       5023      10227      20127        100          0      10139 
      4546       5023      10227      20127        100          0      10135 
      4552       5026      10227      20127        100          0      10139 
      4552       5022      10227      20127        100          0      10135 


Latency: paddw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9358      10685      10227      10153      10127       3293          0 
      8743       9995      10227      10150      10127       3295          0 
      8752       9994      10227      10159      10127       3290          0 
      8762       9996      10227      10131      10127       3295          0 
      8769       9995      10227      10131      10127       3295          0 
      8783       9995      10227      10131      10127       3295          0 
      8782       9995      10227      10131      10127       3295          0 
      8770       9996      10227      10131      10127       3295          0 


Throughput: paddw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2948       3579      10227      10127       3329       3332          0 
      2764       3365      10227      10127       3329       3333          0 
      2769       3368      10227      10127       3329       3335          0 
      2752       3350      10227      10127       3331       3333          0 
      2748       3348      10227      10127       3332       3334          0 
      2753       3349      10227      10127       3331       3333          0 
      2754       3348      10227      10127       3332       3334          0 
      2758       3353      10227      10127       3331       3333          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3031       3574      10227      10127          0          0       3340 
      2849       3359      10227      10127          0          0       3338 
      2841       3349      10227      10127          0          0       3335 
      2839       3352      10227      10127          0          0       3335 
      2837       3350      10227      10127          0          0       3335 
      2839       3348      10227      10127          0          0       3335 
      2841       3350      10227      10127          0          0       3335 
      2845       3350      10227      10127          0          0       3335 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4165       5040      10227      10131         97          2      10141 
      3814       4640      10227      10137        129          0      10176 
      3572       4316      10227      10131        104         -2      10206 
      3325       4013      10227      10169        153          0      10310 
      2730       3278      10227      10127        121          1      10161 
      2744       3292      10227      10127        129          1      10177 
      2729       3281      10227      10127        121          1      10161 
      2728       3279      10227      10127        121          1      10165 


Throughput with memory source operand: paddw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4658       5472      10227      20127       3266       3324       5000 
      4289       5039      10227      20127       3245       3321       5000 
      4285       5038      10227      20127       3245       3322       5000 
      4283       5042      10227      20127       3248       3319       5000 
      4264       5024      10227      20127       3255       3319       5000 
      4262       5022      10227      20127       3256       3321       5000 
      4260       5023      10227      20127       3255       3316       5000 
      4259       5024      10227      20127       3255       3322       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5261       6187      10227      20127       5000          0       3445 
      4285       5039      10227      20127       5000          0       3433 
      4265       5024      10227      20127       5000          0       3425 
      4263       5023      10227      20127       5000          0       3430 
      4265       5025      10227      20127       5000          0       3427 
      4261       5026      10227      20127       5000          0       3430 
      4257       5026      10227      20127       5000          0       3425 
      4259       5023      10227      20127       5000          0       3430 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4790       5471      10227      20127        105          0      10152 
      4412       5041      10227      20127        110          0      10164 
      4410       5041      10227      20127        110          0      10168 
      4412       5046      10227      20127        110          0      10169 
      4401       5024      10227      20127        100          0      10142 
      4398       5023      10227      20127        100          0      10140 
      4401       5023      10227      20127        100          0      10140 
      4408       5025      10227      20127        100          0      10142 


Latency: paddd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8642      10162      10227      10161      10127       4996          0 
      8509       9994      10227      10160      10127       4993          0 
      8504       9994      10227      10158      10127       4995          0 
      8497       9995      10227      10153      10127       4994          0 
      8485       9994      10227      10133      10127       4994          0 
      8475       9994      10227      10137      10127       4998          0 
      8475       9994      10227      10133      10127       4994          0 
      8485       9995      10227      10137      10127       4998          0 


Throughput: paddd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4411       5201      10227      10127       5000          0          0 
      4246       5005      10227      10127       5000          0          0 
      4245       5004      10227      10127       5000          0          0 
      4245       5003      10227      10127       5000          0          0 
      4253       5006      10227      10127       5000          0          0 
      4256       5008      10227      10127       5000          0          0 
      4258       5007      10227      10127       5000          0          0 
      4262       5006      10227      10127       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4616       5262      10227      10127          0          0       5002 
      4394       5006      10227      10127          0          0       5001 
      4399       5008      10227      10127          0          0       5001 
      4400       5008      10227      10127          0          0       5001 
      4399       5009      10227      10127          0          0       5001 
      4396       5011      10227      10127          0          0       5001 
      4391       5008      10227      10127          0          0       5001 
      4390       5008      10227      10127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4570       5198      10227      10127        103          0      10145 
      4403       5009      10227      10127        110          0      10171 
      4397       5006      10227      10127        110          0      10167 
      4395       5006      10227      10127        110          0      10165 
      4393       5005      10227      10127        110          0      10166 
      4390       5008      10227      10127        100          0      10142 
      4389       5009      10227      10127        100          0      10142 
      4387       5009      10227      10127        100          0      10142 


Throughput with memory source operand: paddd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      6138       7198      10227      20133       4918          4       5003 
      6092       6969      10227      20139       5040         10       5002 
      6146       7055      10227      20133       4995          7       5005 
      6393       7339      10227      20137       4938         12       5006 
      6281       7173      10227      20135       4933         -1       5005 
      6239       7163      10227      20135       4891          2       5002 
      6255       7175      10227      20135       5049         11       5008 
      6272       7198      10227      20135       4935          6       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4779       5440      10227      20127       5000          0       5010 
      4427       5045      10227      20127       5000          0       5002 
      4407       5024      10227      20127       5000          0       5001 
      4403       5021      10227      20127       5000          0       5001 
      4399       5021      10227      20127       5000          0       5001 
      4399       5023      10227      20127       5000          0       5001 
      4397       5023      10227      20127       5000          0       5001 
      4393       5023      10227      20127       5000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4988       5687      10227      20127        115          0      10179 
      4421       5038      10227      20127        110          0      10167 
      4415       5038      10227      20127        110          0      10165 
      4409       5038      10227      20127        110          0      10166 
      4393       5021      10227      20127        100          0      10135 
      4399       5025      10227      20127        100          0      10139 
      4395       5022      10227      20127        100          0      10135 
      4401       5021      10227      20127        100          0      10139 


Latency: paddd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8671      10188      10227      10166      10127       3290          0 
      8497       9994      10227      10155      10127       3296          0 
      8485       9993      10227      10151      10127       3295          0 
      8474       9993      10227      10162      10127       3296          0 
      8469       9992      10227      10158      10127       3291          0 
      8479       9994      10227      10131      10127       3295          0 
      8489       9994      10227      10131      10127       3295          0 
      8495       9995      10227      10131      10127       3295          0 


Throughput: paddd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3037       3575      10227      10127       3329       3332          0 
      2853       3361      10227      10127       3328       3334          0 
      2850       3359      10227      10127       3329       3334          0 
      2841       3350      10227      10127       3332       3334          0 
      2839       3350      10227      10127       3332       3334          0 
      2843       3353      10227      10127       3332       3334          0 
      2841       3349      10227      10127       3332       3334          0 
      2841       3350      10227      10127       3332       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3133       3569      10227      10127          0          0       3340 
      2952       3360      10227      10127          0          0       3337 
      2954       3359      10227      10127          0          0       3338 
      2946       3351      10227      10127          0          0       3335 
      2944       3352      10227      10127          0          0       3335 
      2946       3348      10227      10127          0          0       3335 
      2940       3350      10227      10127          0          0       3335 
      2938       3350      10227      10127          0          0       3335 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3033       3567      10227      10127        102          0      10151 
      2859       3361      10227      10127        108          0      10162 
      2861       3363      10227      10127        108          0      10164 
      2845       3350      10227      10127        100          0      10150 
      2841       3348      10227      10127        100          0      10150 
      2843       3350      10227      10127        100          0      10150 
      2841       3349      10227      10127        100          0      10150 
      2845       3353      10227      10127        100          0      10150 


Throughput with memory source operand: paddd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5018       5908      10227      20127       3258       3330       5000 
      4276       5038      10227      20127       3249       3322       5000 
      4278       5040      10227      20127       3254       3318       5000 
      4260       5022      10227      20127       3257       3316       5000 
      4255       5023      10227      20127       3256       3320       5000 
      4261       5027      10227      20127       3251       3318       5000 
      4261       5023      10227      20127       3255       3316       5000 
      4267       5024      10227      20127       3255       3322       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4423       5533      10227      20127       5000          0       3437 
      4034       5041      10227      20127       5000          0       3432 
      4035       5039      10227      20127       5000          0       3433 
      4023       5021      10227      20127       5000          0       3428 
      4026       5023      10227      20127       5000          0       3428 
      4025       5022      10227      20127       5000          0       3427 
     32102       7839      10228      20338       5023          4       3604 
      5579       7006      10227      20137       5003          0       3504 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4348       5283      10227      20127        105          0      10146 
      4152       5043      10227      20127        110          0      10168 
      4151       5040      10227      20127        110          0      10169 
      4141       5026      10227      20127        100          0      10142 
      4142       5022      10227      20127        100          0      10140 
      4149       5023      10227      20127        100          0      10142 
      4151       5023      10227      20127        100          0      10142 
      4150       5021      10227      20127        100          0      10140 


Latency: paddq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8394      10201      10227      10159      10127       4996          0 
      8218       9995      10227      10154      10127       4994          0 
      8217       9993      10227      10157      10127       4989          0 
      8225       9994      10227      10155      10127       4997          0 
      8239       9996      10227      10133      10127       4996          0 
      8245       9994      10227      10133      10127       4996          0 
      8249       9994      10227      10133      10127       4996          0 
      8245       9994      10227      10133      10127       4996          0 


Throughput: paddq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4427       5207      10227      10127       5000          0          0 
      4258       5011      10227      10127       5000          0          0 
      4255       5009      10227      10127       5000          0          0 
      4249       5007      10227      10127       5000          0          0 
      4251       5009      10227      10127       5000          0          0 
      4245       5009      10227      10127       5000          0          0 
      4244       5007      10227      10127       5000          0          0 
      4252       5010      10227      10127       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4565       5202      10227      10127          0          0       5002 
      4398       5009      10227      10127          0          0       5001 
      4390       5006      10227      10127          0          0       5001 
      4386       5005      10227      10127          0          0       5001 
      4382       5007      10227      10127          0          0       5001 
      4386       5007      10227      10127          0          0       5001 
      4390       5012      10227      10127          0          0       5001 
      4388       5009      10227      10127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4415       5202      10227      10127        102          0      10149 
      4257       5010      10227      10127        110          0      10169 
      4255       5007      10227      10127        110          0      10167 
      4260       5007      10227      10127        100          0      10146 
      4260       5006      10227      10127        100          0      10146 
      4266       5007      10227      10127        100          0      10146 
      4264       5010      10227      10127        100          0      10146 
      4260       5010      10227      10127        100          0      10146 


Throughput with memory source operand: paddq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4655       5489      10227      20127       5004          0       5000 
      4276       5042      10227      20127       5000          0       5000 
      4270       5038      10227      20127       4998          0       5000 
      4276       5042      10227      20127       4999          0       5000 
      4276       5040      10227      20127       4999          0       5000 
      4264       5022      10227      20127       5000          0       5000 
      4264       5021      10227      20127       5000          0       5000 
      4268       5022      10227      20127       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4308       5228      10227      20127       5000          0       5009 
      4158       5047      10227      20127       5000          0       5001 
      4153       5041      10227      20127       5000          0       5001 
      4133       5022      10227      20127       5000          0       5001 
      4128       5021      10227      20127       5000          0       5001 
      4129       5022      10227      20127       5000          0       5001 
      4126       5024      10227      20127       5000          0       5001 
      4127       5024      10227      20127       5000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4675       5494      10227      20127        115          0      10179 
      4284       5037      10227      20127        110          0      10162 
      4282       5036      10227      20127        110          0      10165 
      4278       5036      10227      20127        110          0      10166 
      4275       5035      10227      20127        110          0      10166 
      4263       5025      10227      20127        100          0      10135 
      4259       5023      10227      20127        100          0      10139 
      4253       5021      10227      20127        100          0      10135 


Latency: paddq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8955      10188      10227      10148      10127       3288          0 
      8780       9993      10227      10155      10127       3295          0 
      8768       9993      10227      10155      10127       3293          0 
      8760       9994      10227      10158      10127       3292          0 
      8750       9995      10227      10162      10127       3291          0 
     54949      10943      10228      10429      10331       3359          0 
      9863      11237      10227      10406      10215       3356          0 
      8760       9993      10227      10135      10127       3295          0 


Throughput: paddq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3028       3563      10227      10127       3329       3332          0 
      2855       3363      10227      10127       3328       3334          0 
      2859       3362      10227      10127       3328       3334          0 
      2860       3359      10227      10127       3329       3334          0 
      2849       3350      10227      10127       3332       3334          0 
      2849       3349      10227      10127       3332       3334          0 
      2857       3353      10227      10127       3332       3334          0 
      2851       3349      10227      10127       3332       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3128       3562      10227      10127          0          0       3340 
      2956       3365      10227      10127          0          0       3340 
      2954       3365      10227      10127          0          0       3337 
      2938       3350      10227      10127          0          0       3335 
      2936       3350      10227      10127          0          0       3335 
      2935       3348      10227      10127          0          0       3335 
      2932       3349      10227      10127          0          0       3335 
      2931       3351      10227      10127          0          0       3335 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2946       3579      10227      10127        102          0      10151 
      2772       3363      10227      10127        108          0      10159 
      2774       3366      10227      10127        108          0      10162 
      2776       3362      10227      10127        108          0      10162 
      2764       3351      10227      10127        100          0      10146 
      2766       3349      10227      10127        100          0      10146 
      2767       3350      10227      10127        100          0      10146 
      2770       3351      10227      10127        100          0      10146 


Throughput with memory source operand: paddq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4664       5481      10227      20127       3265       3328       5000 
      4288       5041      10227      20127       3252       3319       5000 
      4285       5042      10227      20127       3249       3319       5000 
      4280       5041      10227      20127       3251       3319       5000 
      4278       5038      10227      20127       3253       3314       5000 
      4262       5024      10227      20127       3257       3316       5000 
      4262       5024      10227      20127       3255       3319       5000 
      4259       5027      10227      20127       3256       3321       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4648       5478      10227      20127       5000          0       3438 
      4273       5042      10227      20127       5000          0       3427 
      4258       5024      10227      20127       5000          0       3426 
      4255       5023      10227      20127       5000          0       3430 
      4259       5024      10227      20127       5000          0       3427 
      4265       5026      10227      20127       5000          0       3424 
      4265       5025      10227      20127       5000          0       3427 
      4265       5023      10227      20127       5000          0       3422 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4659       5474      10227      20127        105          0      10149 
      4285       5042      10227      20127        110          0      10166 
      4288       5047      10227      20127        110          0      10168 
      4282       5043      10227      20127        110          0      10169 
      4264       5024      10227      20127        100          0      10142 
      4264       5023      10227      20127        100          0      10140 
      4258       5024      10227      20127        100          0      10142 
      4260       5025      10227      20127        100          0      10142 


Latency: phaddw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25302      30670      10227      30164      30127       9997          0 
     24706      29994      10227      30155      30127       9997          0 
     24669      29995      10227      30160      30127       9997          0 
     24728      29993      10227      30151      30127       9997          0 
     24734      29994      10227      30133      30127       9999          0 
     24669      29993      10227      30133      30127       9999          0 
     24701      29993      10227      30133      30127       9999          0 
     24750      29993      10227      30133      30127       9999          0 


Throughput: phaddw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17693      20193      10227      30127       9997          0          0 
     17509      20003      10227      30127       9997          0          0 
     17537      20001      10227      30127       9997          0          0 
     17570      19997      10227      30127       9997          0          0 
     17548      19998      10227      30127       9999          0          0 
     17515      19998      10227      30127       9999          0          0 
     17511      20000      10227      30127       9999          0          0 
     17549      20001      10227      30127       9999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17181      20192      10227      30127          0          0      20004 
     17007      19998      10227      30127          0          0      20004 
     16975      19998      10227      30127          0          0      20004 
     16959      19999      10227      30127          0          0      20004 
     16992      19998      10227      30127          0          0      20002 
     17021      19998      10227      30127          0          0      20002 
     17003      19998      10227      30127          0          0      20002 
     16970      19997      10227      30127          0          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16641      20172      10227      30127        109          0      30160 
     16461      19998      10227      30127        109          0      30160 
     16444      19999      10227      30127        110          0      30167 
     16471      20000      10227      30127        107          0      30158 
     16499      20001      10227      30127        109          0      30156 
     16495      19998      10227      30127        101          0      30142 
     16463      19998      10227      30127        101          0      30142 
     16441      19998      10227      30127        101          0      30142 


Throughput with memory source operand: phaddw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16873      20457      10227      40127       9998          0       5002 
     16500      20006      10227      40127       9997          0       5002 
     16468      20006      10227      40127       9997          0       5003 
     16442      20004      10227      40127       9997          0       5001 
     16469      20003      10227      40127       9999          0       5001 
     16498      20002      10227      40127       9999          0       5001 
     16492      20002      10227      40127       9999          0       5001 
     16464      20003      10227      40127       9999          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17334      20442      10227      40127       5002          0      20006 
     16975      20009      10227      40127       5003          0      20004 
     17011      20007      10227      40127       5002          0      20004 
     17025      20005      10227      40127       5001          0      20002 
     16990      20004      10227      40127       5001          0      20002 
     16963      20004      10227      40127       5001          0      20002 
     16981      20006      10227      40127       5001          0      20002 
     17011      20002      10227      40127       5001          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     16825      20460      10227      40127        106          0      40152 
     16467      20011      10227      40127        110          0      40167 
     16504      20011      10227      40127        111          0      40161 
     16512      20012      10227      40127        111          0      40170 
     16480      20010      10227      40127        101          0      40143 
     16452      20009      10227      40127        101          0      40143 
     16471      20010      10227      40127        101          0      40143 
     16502      20010      10227      40127        101          0      40143 


Latency: phaddw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27486      30349      10227      30155      30127       4767          0 
     27142      29994      10227      30158      30127       4766          0 
     27219      29994      10227      30155      30127       4757          0 
     27174      29996      10227      30131      30127       4760          0 
     27140      29995      10227      30131      30127       4760          0 
     27219      29994      10227      30131      30127       4760          0 
     27177      29994      10227      30131      30127       4760          0 
     27135      29994      10227      30131      30127       4760          0 


Throughput: phaddw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17155      20178      10227      30127       5000       4998          0 
     17020      20003      10227      30127       4993       5004          0 
     16984      19999      10227      30127       4992       5005          0 
     16958      19999      10227      30127       4999       4998          0 
     16973      19998      10227      30127       5001       4998          0 
     17010      19998      10227      30127       5001       4998          0 
     17012      20001      10227      30127       5001       4998          0 
     16982      19999      10227      30127       5001       4998          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17128      20193      10227      30127          0          0      20003 
     16998      19999      10227      30127          0          0      20004 
     17019      19998      10227      30127          0          0      20002 
     49920      22400      10227      30494          5          8      20124 
     16480      20004      10227      30127          0          0      20004 
     16499      19998      10227      30127          0          0      20002 
     16474      19998      10227      30127          0          0      20002 
     16441      19998      10227      30127          0          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17109      20163      10227      30127        105          0      30144 
     16957      20000      10227      30127        107          0      30157 
     16990      20001      10227      30127        111          0      30161 
     17019      19998      10227      30127        100          0      30141 
     16997      19998      10227      30127        100          0      30141 
     16966      19998      10227      30127        100          0      30141 
     16960      19998      10227      30127        100          0      30141 
     16996      19999      10227      30127        100          0      30141 


Throughput with memory source operand: phaddw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17329      20402      10227      40127       5121       4879       5002 
     16958      20003      10227      40127       5099       4901       5002 
     16978      20002      10227      40127       5103       4897       5001 
     17009      20000      10227      40127       5103       4897       5002 
     17013      20001      10227      40127       5103       4897       5001 
     16982      20004      10227      40127       5103       4897       5002 
     16958      20002      10227      40127       5103       4897       5001 
     16984      20003      10227      40127       5103       4897       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     50979      22795      10227      40494       5031          8      20130 
     16956      20000      10227      40127       5002          0      20001 
     16989      20002      10227      40127       5002          0      20001 
     17019      20001      10227      40127       5001          0      20001 
     16994      20001      10227      40127       5001          0      20001 
     16962      20001      10227      40127       5001          0      20001 
     16962      20002      10227      40127       5001          0      20001 
     16994      20001      10227      40127       5001          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     19346      20624      10227      40127        110          0      40165 
     18780      20003      10227      40127        110          0      40170 
     18742      20003      10227      40127        100          0      40143 
     18714      20004      10227      40127        100          0      40143 
     18748      20003      10227      40127        100          0      40143 
     18782      20003      10227      40127        100          0      40143 
     18758      20004      10227      40127        100          0      40143 
     18721      20003      10227      40127        100          0      40143 


Latency: phaddsw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25624      30198      10227      30161      30127      10000          0 
     25469      29993      10227      30156      30127      10000          0 
     25524      29994      10227      30155      30127      10000          0 
     25469      29996      10227      30131      30127      10000          0 
     25449      29996      10227      30131      30127      10000          0 
     25522      29995      10227      30131      30127      10000          0 
     25488      29995      10227      30131      30127      10000          0 
     25439      29995      10227      30131      30127      10000          0 


Throughput: phaddsw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17022      20087      10227      30127      10006         -2          0 
     17210      20292      10227      30127      10014        -13          5 
     17258      20398      10227      30127      10009          8          0 
     17319      20381      10227      30127      10012          7          1 
     17263      20373      10227      30127      10001          8          2 
     17341      20553      10227      30127      10000          0          0 
     18255      21580      10227      30200      10024         12          0 
     19256      22644      10227      30292      10051         33          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17739      20194      10227      30127          0          0      20001 
     17553      20001      10227      30127          0          0      20001 
     17513      19994      10227      30127          0          0      20001 
     17507      19996      10227      30127          0          0      20001 
     17540      19998      10227      30127          0          0      20001 
     17572      20002      10227      30127          0          0      20001 
     17537      19995      10227      30127          0          0      20001 
     17503      19996      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17176      20231      10227      30127        111          0      30165 
     16953      19997      10227      30127        111          0      30160 
     16986      19995      10227      30127        110          0      30163 
     17019      19999      10227      30127        100          0      30143 
     17009      19999      10227      30127        100          0      30143 
     16970      19998      10227      30127        101          0      30143 
     16960      20000      10227      30127        100          0      30143 
     16992      19999      10227      30127        100          0      30143 


Throughput with memory source operand: phaddsw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18045      20550      10227      40127      10000          0       5002 
     17525      20002      10227      40127      10000          0       5002 
     17503      20002      10227      40127      10000          0       5001 
     17533      20000      10227      40127      10000          0       5001 
     17567      20001      10227      40127      10000          0       5002 
     17551      20002      10227      40127      10000          0       5001 
     17511      20001      10227      40127      10000          0       5002 
     17511      20002      10227      40127      10000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     19168      20413      10227      40127       5002          0      20004 
     18758      20001      10227      40127       5002          0      20001 
     18721      20002      10227      40127       5002          0      20001 
     18724      20001      10227      40127       5001          0      20001 
     18768      20001      10227      40127       5001          0      20001 
     18776      20002      10227      40127       5001          0      20001 
     18734      20001      10227      40127       5001          0      20001 
     18716      20001      10227      40127       5001          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17377      20479      10227      40127        106          0      40157 
     17013      20005      10227      40127        110          0      40171 
     17027      20003      10227      40127        100          0      40143 
     16994      20002      10227      40127        100          0      40143 
     16964      20002      10227      40127        100          0      40143 
     16984      20003      10227      40127        100          0      40143 
     17014      20002      10227      40127        100          0      40143 
     17023      20003      10227      40127        100          0      40143 


Latency: phaddsw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26642      30355      10227      30135      30127       4977          0 
     26315      29993      10227      30160      30127       4974          0 
     26258      29993      10227      30160      30127       4975          0 
     26321      29995      10227      30151      30127       4968          0 
     26327      29994      10227      30137      30127       4969          0 
     26261      29994      10227      30137      30127       4969          0 
     26303      29994      10227      30137      30127       4969          0 
     26337      29993      10227      30132      30127       4980          0 


Throughput: phaddsw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17622      20129      10227      30127       4940       5060          0 
     17546      20002      10227      30127       4944       5056          0 
     17568      19998      10227      30127       4949       5051          0 
     17537      19997      10227      30127       4947       5053          0 
     17503      19998      10227      30127       4945       5055          0 
     17517      19997      10227      30127       4945       5055          0 
     17555      19999      10227      30127       4947       5053          0 
     17561      19996      10227      30127       4947       5053          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17186      20198      10227      30127          0          0      20001 
     17012      19996      10227      30127          0          0      20001 
     16978      19998      10227      30127          0          0      20001 
     16958      19999      10227      30127          0          0      20001 
     16991      19999      10227      30127          0          0      20001 
     17020      19998      10227      30127          0          0      20001 
     17004      19997      10227      30127          0          0      20001 
     16974      19998      10227      30127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17707      20196      10227      30127        110          0      30160 
     17567      19996      10227      30127        110          0      30160 
     17551      20000      10227      30127        110          0      30162 
     17514      20001      10227      30127        110          0      30168 
     17509      19997      10227      30127        100          0      30137 
     17547      19998      10227      30127        100          0      30132 
     17566      19997      10227      30127        100          0      30137 
     17542      20001      10227      30127        100          0      30132 


Throughput with memory source operand: phaddsw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19635      21028      10227      40127       5265       4736       5004 
     19080      20338      10227      40129       5534       4485       5003 
     19006      20320      10227      40127       5740       4278       5002 
     18951      20289      10227      40127       5662       4333       5004 
     19032      20328      10227      40127       5671       4339       5004 
     19084      20356      10227      40127       5635       4368       5002 
     19060      20359      10227      40127       5621       4379       5002 
     18986      20325      10227      40127       5618       4377       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     15832      20417      10227      40127       5002          0      20001 
     15513      20004      10227      40127       5003          0      20001 
     15540      20004      10227      40127       5001          0      20001 
     15564      20002      10227      40127       5002          0      20001 
     15543      20002      10227      40127       5001          0      20001 
     15515      20002      10227      40127       5002          0      20001 
     15503      20002      10227      40127       5001          0      20001 
     15533      20003      10227      40127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17381      20450      10227      40127        105          0      40152 
     17018      20003      10227      40127        110          0      40170 
     16988      20002      10227      40127        110          0      40170 
     16960      20002      10227      40127        100          0      40139 
     16972      20001      10227      40127        100          0      40139 
     17006      20001      10227      40127        100          0      40139 
     17018      20001      10227      40127        100          0      40139 
     16984      20001      10227      40127        100          0      40139 


Latency: phsubd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25673      30190      10227      30152      30127       9997          0 
     25439      29995      10227      30160      30127       9997          0 
     25481      29995      10227      30147      30127       9997          0 
     25519      29993      10227      30133      30127       9999          0 
     25453      29993      10227      30133      30127       9999          0 
     25459      29993      10227      30133      30127       9999          0 
     25522      29994      10227      30132      30127       9999          0 
     25475      29995      10227      30132      30127       9999          0 


Throughput: phsubd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17142      20201      10227      30127       9996          0          0 
     16966      20004      10227      30127       9997          0          0 
     16998      19998      10227      30127       9999          0          0 
     17024      19998      10227      30127       9999          0          0 
     16996      19998      10227      30127       9999          0          0 
     16966      19997      10227      30127       9999          0          0 
     16972      20000      10227      30127       9999          0          0 
     17002      19998      10227      30127       9999          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18270      21673      10227      30171          0          0      20020 
     16954      19945      10227      30127          0          0      20007 
     16938      19945      10227      30127          0          0      20007 
     16970      19945      10227      30127          0          0      20007 
     16999      19944      10227      30127          0          0      20005 
     16983      19945      10227      30127          0          0      20005 
     16948      19944      10227      30127          0          0      20005 
     16936      19944      10227      30127          0          0      20005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17539      20001      10227      30127        115          0      30181 
     17507      20002      10227      30127        110          0      30163 
     17527      20000      10227      30127        110          0      30167 
     17565      20000      10227      30127        100          0      30138 
     17565      19999      10227      30127        100          0      30138 
     17525      19997      10227      30127        100          0      30138 
     17507      19997      10227      30127        100          0      30138 
     17537      19997      10227      30127        100          0      30138 


Throughput with memory source operand: phsubd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     18204      21390      10227      40127       9998          0       5002 
     17004      20010      10227      40127       9998          0       5002 
     16974      20012      10227      40127       9998          0       5002 
     16976      20010      10227      40127       9998          0       5001 
     17013      20013      10227      40127      10000          0       5002 
     17033      20011      10227      40127      10000          0       5003 
     59946      20964      10228      40337      10028         58       5018 
     17297      20374      10227      40155       9856         13       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     18411      20337      10227      40127       5002          0      20004 
     18094      20005      10227      40127       5002          0      20004 
     18136      20007      10227      40127       5002          0      20004 
     18163      20005      10227      40127       5001          0      20002 
     18126      20002      10227      40127       5001          0      20002 
     18094      20002      10227      40127       5001          0      20002 
     18112      20004      10227      40127       5001          0      20002 
     18151      20002      10227      40127       5001          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     18515      21114      10227      40127        109          0      40165 
     17571      20003      10227      40127        109          0      40162 
     17553      20008      10227      40127        111          0      40173 
     17518      20004      10227      40127        100          0      40148 
     17518      20004      10227      40127        100          0      40148 
     17559      20007      10227      40127        100          0      40148 
     17575      20004      10227      40127        100          0      40148 
     17543      20005      10227      40127        100          0      40148 


Latency: phsubd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26625      30384      10227      30154      30127       4978          0 
     26275      29994      10227      30155      30127       4973          0 
     26347      29994      10227      30150      30127       4976          0 
     26291      29993      10227      30133      30127       4983          0 
     26267      29994      10227      30133      30127       4983          0 
     26343      29996      10227      30133      30127       4977          0 
     26305      29994      10227      30133      30127       4977          0 
     26257      29994      10227      30133      30127       4983          0 


Throughput: phsubd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17735      20189      10227      30127       5003       4995          0 
     17551      19999      10227      30127       5000       4997          0 
     17511      20000      10227      30127       4997       5000          0 
     17513      20000      10227      30127       5001       4998          0 
     17544      19998      10227      30127       5001       4998          0 
     17568      19998      10227      30127       5001       4998          0 
     17535      19998      10227      30127       5001       4998          0 
     17503      19998      10227      30127       5001       4998          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17160      20199      10227      30127          0          0      20003 
     16954      19999      10227      30127          0          0      20004 
     16972      20000      10227      30127          0          0      20004 
     17008      20002      10227      30127          0          0      20004 
     17016      19999      10227      30127          0          0      20002 
     16981      19998      10227      30127          0          0      20002 
     16954      19998      10227      30127          0          0      20002 
     16980      19998      10227      30127          0          0      20002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17687      20159      10227      30127        105          0      30150 
     17569      20000      10227      30127        111          0      30167 
     17539      20001      10227      30127        107          0      30157 
     17505      19999      10227      30127        111          0      30161 
     17525      19998      10227      30127        100          0      30141 
     17559      19998      10227      30127        100          0      30141 
     17560      19998      10227      30127        100          0      30141 
     17523      20001      10227      30127        100          0      30141 


Throughput with memory source operand: phsubd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17369      20435      10227      40127       5003       4997       5002 
     16968      20002      10227      40127       5025       4975       5001 
     16966      20002      10227      40127       5029       4971       5001 
     17001      20001      10227      40127       5029       4971       5001 
     17021      20001      10227      40127       5029       4971       5001 
     16994      20002      10227      40127       5029       4971       5001 
     16960      20001      10227      40127       5029       4971       5001 
     16974      20001      10227      40127       5029       4971       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17898      20393      10227      40127       5001          0      20008 
     17563      20001      10227      40127       5002          0      20001 
     17533      20001      10227      40127       5001          0      20001 
     17503      20001      10227      40127       5001          0      20001 
     17531      20003      10227      40127       5001          0      20001 
     17565      20001      10227      40127       5001          0      20001 
     17555      20001      10227      40127       5001          0      20001 
     17523      20003      10227      40127       5001          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17124      20158      10227      40127        102          0      40139 
     16960      20002      10227      40127        110          0      40167 
     16972      20002      10227      40127        110          0      40170 
     17007      20003      10227      40127        100          0      40139 
     17017      20001      10227      40127        100          0      40139 
     16982      20001      10227      40127        100          0      40139 
     16958      20003      10227      40127        100          0      40139 
     16976      20001      10227      40127        100          0      40139 


Latency: pcmpeqb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8648      10167      10227      10157      10127      10000          0 
      8507       9994      10227      10161      10127      10000          0 
      8501       9993      10227      10156      10127      10000          0 
      8493       9996      10227      10137      10127      10000          0 
      8483       9994      10227      10137      10127      10000          0 
      8474       9995      10227      10137      10127      10000          0 
      8475       9993      10227      10137      10127      10000          0 
      8483       9995      10227      10137      10127      10000          0 


Throughput: pcmpeqb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8517      10101      10227      10137      10007          2          2 
      9354      11040      10227      10196      10042         18          0 
      8473       9958      10227      10127      10005         -1          0 
      8483       9956      10227      10127      10005         -1          0 
      8491       9958      10227      10127      10005         -1          0 
      8493       9957      10227      10127      10005         -1          0 
      8483       9957      10227      10127      10005         -1          0 
      8469       9956      10227      10127      10005         -1          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8504       9996      10227      10127          0          0          1 
      8509       9995      10227      10127          0          0          1 
      8501       9996      10227      10127          0          0          1 
      8493       9994      10227      10127          0          0          1 
      8481       9996      10227      10127          0          0          1 
      8472       9995      10227      10127          0          0          1 
      8479       9995      10227      10127          0          0          1 
      8487       9994      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8941      10195      10227      10127        113          0      10171 
      8755       9993      10227      10127        108          0      10155 
      8745       9994      10227      10127        109          0      10160 
      8751       9997      10227      10127        110          0      10159 
      8761       9995      10227      10127        100          0      10136 
      8769       9995      10227      10127         99          0      10135 
      8779       9996      10227      10127        100          0      10136 
      8782       9994      10227      10127        100          0      10136 


Throughput with memory source operand: pcmpeqb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8864      10418      10227      20127      10004          0       5002 
      8509      10000      10227      20127      10000          0       5004 
      8501       9998      10227      20127      10000          0       5002 
      8491      10000      10227      20127      10000          0       5002 
      8481       9998      10227      20127      10000          0       5002 
      8473       9999      10227      20127      10000          0       5002 
      8479       9998      10227      20127      10000          0       5002 
      8489       9998      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9007      10610      10227      20127       5002          0          1 
      8500      10001      10227      20127       5003          0          1 
      8508      10000      10227      20127       5002          0          1 
      8512      10003      10227      20127       5004          0          1 
      8500      10001      10227      20127       5002          0          1 
      8496      10002      10227      20127       5002          0          1 
      8484       9999      10227      20127       5002          0          1 
      8479       9999      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9011      10632      10227      20127        110          0      10158 
      8495      10007      10227      20127        109          0      10151 
      8505      10008      10227      20127        112          0      10159 
      8515      10010      10227      20127        111          0      10156 
      8524      10009      10227      20127        100          0      10135 
      8511      10007      10227      20127        100          0      10135 
      8505      10007      10227      20127        100          0      10135 
      8495      10007      10227      20127        100          0      10135 


Latency: pcmpeqb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8677      10192      10227      10157      10127       5000          0 
      8501       9994      10227      10162      10127       5000          0 
      8495       9993      10227      10131      10127       5000          0 
      8489       9997      10227      10131      10127       5000          0 
      8477       9994      10227      10131      10127       5000          0 
      8473       9993      10227      10131      10127       5000          0 
      8480       9993      10227      10131      10127       5000          0 
      8489       9993      10227      10131      10127       5000          0 


Throughput: pcmpeqb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4435       5206      10227      10127       5000       5000          0 
      4262       5006      10227      10127       5000       5000          0 
      4258       5005      10227      10127       5000       5000          0 
      4259       5006      10227      10127       5000       5000          0 
      4253       5005      10227      10127       5000       5000          0 
      4253       5007      10227      10127       5000       5000          0 
      4251       5006      10227      10127       5000       5000          0 
      4246       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4429       5206      10227      10127          0          0          1 
      4259       5005      10227      10127          0          0          1 
      4255       5006      10227      10127          0          0          1 
      4252       5007      10227      10127          0          0          1 
      4252       5007      10227      10127          0          0          1 
      4248       5006      10227      10127          0          0          1 
      4247       5006      10227      10127          0          0          1 
      4243       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4306       5215      10227      10127        104          0      10149 
      4136       5006      10227      10127        110          0      10168 
      4130       5009      10227      10127        110          0      10168 
      4129       5009      10227      10127        110          0      10168 
      4130       5007      10227      10127        100          0      10142 
      4127       5009      10227      10127        100          0      10142 
      4122       5010      10227      10127        100          0      10142 
      4122       5007      10227      10127        100          0      10142 


Throughput with memory source operand: pcmpeqb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4844       5884      10227      20127       5011       5013       5000 
      4146       5043      10227      20127       5000       5000       5000 
      4141       5039      10227      20127       5000       5000       5000 
      4128       5022      10227      20127       5000       5000       5000 
      4132       5023      10227      20127       5000       5000       5000 
      4136       5028      10227      20127       5000       5000       5000 
      4134       5023      10227      20127       5000       5000       5000 
      4137       5022      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4794       5474      10227      20127       5000          0          1 
      4413       5043      10227      20127       5000          0          1 
      4413       5044      10227      20127       5000          0          1 
      4399       5022      10227      20127       5000          0          1 
      4403       5024      10227      20127       5000          0          1 
      4405       5022      10227      20127       5000          0          1 
      4407       5022      10227      20127       5000          0          1 
      4409       5024      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4532       5493      10227      20127        110          0      10163 
      4155       5040      10227      20127        110          0      10168 
      4147       5036      10227      20127        110          0      10167 
      4148       5038      10227      20127        110          0      10169 
      4133       5024      10227      20127        100          0      10140 
      4130       5026      10227      20127        100          0      10142 
      4127       5022      10227      20127        100          0      10142 
      4126       5022      10227      20127        100          0      10142 


Latency: pcmpeqw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8682      10197      10227      10159      10127      10000          0 
      8499       9995      10227      10154      10127      10000          0 
      8493       9994      10227      10156      10127      10000          0 
      8485       9995      10227      10137      10127      10000          0 
      8473       9996      10227      10137      10127      10000          0 
      8472       9996      10227      10137      10127      10000          0 
      8481       9993      10227      10137      10127      10000          0 
      8487       9995      10227      10137      10127      10000          0 


Throughput: pcmpeqw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8672      10196      10227      10127      10000          0          0 
      8493       9997      10227      10127      10000          0          0 
      8480       9995      10227      10127      10000          0          0 
      8473       9997      10227      10127      10000          0          0 
      8471       9994      10227      10127      10000          0          0 
      8481       9995      10227      10127      10000          0          0 
      8495       9996      10227      10127      10000          0          0 
      8501       9996      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8913      10181      10227      10127          0          0          1 
      8762       9996      10227      10127          0          0          1 
      8770       9996      10227      10127          0          0          1 
      8781       9996      10227      10127          0          0          1 
      8779       9995      10227      10127          0          0          1 
      8776       9997      10227      10127          0          0          1 
      8762       9996      10227      10127          0          0          1 
      8754       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8784       9995      10227      10127        109          0      10161 
      8775       9995      10227      10127        109          0      10158 
      8771       9996      10227      10127        107          0      10153 
      8760       9997      10227      10127        108          0      10156 
      8752       9996      10227      10127        100          0      10137 
      8753       9996      10227      10127        100          0      10137 
      8756       9995      10227      10127        100          0      10137 
      8770       9997      10227      10127        100          0      10137 


Throughput with memory source operand: pcmpeqw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9878      10564      10227      20127      10004          0       5004 
      9361      10000      10227      20127      10000          0       5003 
      9375      10001      10227      20127      10000          0       5003 
      9385      10002      10227      20127      10000          0       5003 
      9395      10001      10227      20127      10000          0       5002 
      9381      10001      10227      20127      10000          0       5002 
      9369      10001      10227      20127      10000          0       5002 
      9363      10003      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9087      10387      10227      20127       5002          0          1 
      8761      10003      10227      20127       5003          0          1 
      8768      10001      10227      20127       5002          0          1 
      8780      10000      10227      20127       5002          0          1 
      8783      10001      10227      20127       5002          0          1 
      8778      10001      10227      20127       5002          0          1 
      8768      10003      10227      20127       5002          0          1 
      8760      10001      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8616      10439      10227      20127        110          0      10159 
      8251      10006      10227      20127        110          0      10159 
      8244      10009      10227      20127        108          0      10154 
      8234      10007      10227      20127        101          0      10132 
      8226      10007      10227      20127        101          0      10132 
      8227      10007      10227      20127        101          0      10132 
      8237      10009      10227      20127        102          0      10132 
      8245      10008      10227      20127        101          0      10132 


Latency: pcmpeqw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8967      10213      10227      10165      10127       4992          0 
      8786       9994      10227      10159      10127       4994          0 
      8779       9994      10227      10151      10127       4998          0 
      8773       9995      10227      10165      10127       4997          0 
      8761       9995      10227      10156      10127       4994          0 
      8755       9996      10227      10135      10127       4994          0 
      8751       9995      10227      10135      10127       4994          0 
      8759       9994      10227      10135      10127       4994          0 


Throughput: pcmpeqw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4548       5193      10227      10127       5000       5000          0 
      4389       5008      10227      10127       5000       5000          0 
      4389       5009      10227      10127       5000       5000          0 
      4393       5007      10227      10127       5000       5000          0 
      4393       5008      10227      10127       5000       5000          0 
      4400       5007      10227      10127       5000       5000          0 
      4403       5006      10227      10127       5000       5000          0 
      4409       5011      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4419       5204      10227      10127          0          0          1 
      4252       5006      10227      10127          0          0          1 
      4252       5004      10227      10127          0          0          1 
      4256       5005      10227      10127          0          0          1 
      4257       5005      10227      10127          0          0          1 
      4263       5008      10227      10127          0          0          1 
      4267       5008      10227      10127          0          0          1 
      4257       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4684       5155      10227      10127        107          0      10152 
      4544       5007      10227      10127        110          0      10167 
      4542       5008      10227      10127        110          0      10169 
      4540       5007      10227      10127        100          0      10142 
      4542       5009      10227      10127        100          0      10142 
      4534       5008      10227      10127        100          0      10142 
      4530       5007      10227      10127        100          0      10142 
      4526       5007      10227      10127        100          0      10142 


Throughput with memory source operand: pcmpeqw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4769       5445      10227      20127       5011       5011       5000 
      4409       5041      10227      20127       5000       5000       5000 
      4419       5042      10227      20127       5000       5000       5000 
      4417       5039      10227      20127       5000       5000       5000 
      4407       5025      10227      20127       5000       5000       5000 
      4409       5025      10227      20127       5000       5000       5000 
      4412       5023      10227      20127       5000       5000       5000 
      4413       5022      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4673       5507      10227      20127       5000          0          1 
      4282       5040      10227      20127       5000          0          1 
      4288       5045      10227      20127       5000          0          1 
      4270       5024      10227      20127       5000          0          1 
      4290       5043      10227      20127       5000          0          1 
      4277       5024      10227      20127       5000          0          1 
      4276       5024      10227      20127       5000          0          1 
      4272       5024      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4633       5463      10227      20127        110          0      10164 
      4273       5039      10227      20127        110          0      10168 
      4275       5045      10227      20127        110          0      10170 
      4277       5044      10227      20127        110          0      10169 
      4265       5026      10227      20127        100          0      10142 
      4267       5024      10227      20127        100          0      10142 
      4267       5025      10227      20127        100          0      10142 
      4269       5021      10227      20127        100          0      10140 


Latency: pcmpeqd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8953      10191      10227      10156      10127      10000          0 
      8772       9994      10227      10156      10127      10000          0 
      8758       9994      10227      10150      10127      10000          0 
      8750       9993      10227      10158      10127      10000          0 
      8746       9993      10227      10137      10127      10000          0 
      8760       9996      10227      10137      10127      10000          0 
      8762       9992      10227      10137      10127      10000          0 
      8774       9994      10227      10137      10127      10000          0 


Throughput: pcmpeqd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8681      10194      10227      10127      10000          0          0 
      8501       9994      10227      10127      10000          0          0 
      8493       9996      10227      10127      10000          0          0 
      8486       9996      10227      10127      10000          0          0 
      8481       9997      10227      10127      10000          0          0 
      8483       9996      10227      10127      10000          0          0 
      8493       9995      10227      10127      10000          0          0 
      8501       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9942      11356      10227      10221          2          0         29 
      8794      10050      10227      10135          2          0         14 
      9851      11269      10227      10215          2          0         22 
      8755       9973      10227      10127          2          0          3 
      8762       9970      10227      10127          2          0          3 
      8774       9971      10227      10127          2          0          3 
      8779       9970      10227      10127          2          0          3 
      8769       9969      10227      10127          2          0          3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8632      10156      10227      10127        108          0      10157 
      8505       9995      10227      10127        109          0      10154 
      8509       9996      10227      10127        108          0      10158 
      8499       9996      10227      10127        100          0      10137 
      8491       9995      10227      10127        100          0      10137 
      8479       9995      10227      10127        101          0      10138 
      8471       9995      10227      10127        101          0      10138 
      8479       9996      10227      10127        100          0      10137 


Throughput with memory source operand: pcmpeqd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8847      10421      10227      20127      10005          0       5003 
      8503      10002      10227      20127      10000          0       5002 
      8511      10002      10227      20127      10000          0       5003 
      8511      10001      10227      20127      10000          0       5002 
      8501      10003      10227      20127      10000          0       5002 
      8491      10001      10227      20127      10000          0       5002 
      8485      10001      10227      20127      10000          0       5002 
      8474      10001      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8898      10456      10227      20127       5002          0          1 
      8516       9999      10227      20127       5002          0          1 
      8504       9999      10227      20127       5004          0          1 
      8496       9998      10227      20127       5002          0          1 
      8488       9999      10227      20127       5002          0          1 
      8480       9999      10227      20127       5002          0          1 
      8482       9999      10227      20127       5002          0          1 
     20418      11845      10228      20399       5071          2         60 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8871      10430      10227      20127        112          0      10160 
      8511      10002      10227      20127        110          0      10153 
      8504      10000      10227      20127        107          0      10150 
      8495      10001      10227      20127        110          0      10162 
      8487      10001      10227      20127        100          0      10132 
      8477      10001      10227      20127        100          0      10132 
      8479      10001      10227      20127        100          0      10132 
      8487      10001      10227      20127        100          0      10132 


Latency: pcmpeqd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8642      10186      10227      10172      10127       5000          0 
      8471       9994      10227      10151      10127       5000          0 
      8477       9996      10227      10153      10127       5000          0 
      8489       9995      10227      10162      10127       5000          0 
      8491       9993      10227      10131      10127       5000          0 
      8501       9993      10227      10131      10127       5000          0 
      8505       9993      10227      10131      10127       5000          0 
      8497       9997      10227      10131      10127       5000          0 


Throughput: pcmpeqd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4889       5204      10227      10127       5000       5000          0 
      4704       5007      10227      10127       5000       5000          0 
      4700       5005      10227      10127       5000       5000          0 
      4699       5007      10227      10127       5000       5000          0 
      4696       5007      10227      10127       5000       5000          0 
      4696       5010      10227      10127       5000       5000          0 
      4692       5008      10227      10127       5000       5000          0 
      4687       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4552       5191      10227      10127          0          0          1 
      4390       5004      10227      10127          0          0          1 
      4397       5006      10227      10127          0          0          1 
      4399       5005      10227      10127          0          0          1 
      4401       5005      10227      10127          0          0          1 
      4401       5008      10227      10127          0          0          1 
      4397       5006      10227      10127          0          0          1 
      4395       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4577       5207      10227      10127        101          0      10143 
      4403       5008      10227      10127        110          0      10166 
      4399       5007      10227      10127        110          0      10169 
      4397       5010      10227      10127        100          0      10142 
      4391       5008      10227      10127        100          0      10142 
      4390       5010      10227      10127        100          0      10142 
      4391       5011      10227      10127        100          0      10142 
      4385       5008      10227      10127        100          0      10142 


Throughput with memory source operand: pcmpeqd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5186       6106      10227      20127       5005       5007       5000 
      4287       5044      10227      20127       5000       5000       5000 
      4289       5045      10227      20127       5000       5000       5000 
      4287       5039      10227      20127       5000       5000       5000 
      4275       5023      10227      20127       5000       5000       5000 
      4280       5025      10227      20127       5000       5000       5000 
      4272       5022      10227      20127       5000       5000       5000 
      4274       5024      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4780       5462      10227      20127       5000          0          1 
      4410       5040      10227      20127       5000          0          1 
      4409       5038      10227      20127       5000          0          1 
      4415       5044      10227      20127       5000          0          1 
      4403       5024      10227      20127       5000          0          1 
      4405       5025      10227      20127       5000          0          1 
      4405       5023      10227      20127       5000          0          1 
      4409       5025      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4663       5662      10227      20127        105          0      10150 
      4154       5041      10227      20127        110          0      10169 
      4157       5045      10227      20127        110          0      10169 
      4143       5025      10227      20127        100          0      10142 
      4146       5024      10227      20127        100          0      10142 
      4151       5024      10227      20127        100          0      10142 
      4151       5024      10227      20127        100          0      10142 
      4148       5023      10227      20127        100          0      10142 


Latency: pcmpgtw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9534      10177      10227      10153      10127      10000          0 
      9349       9994      10227      10155      10127      10000          0 
      9351       9995      10227      10161      10127      10000          0 
      9357       9994      10227      10158      10127      10000          0 
      9369       9993      10227      10137      10127      10000          0 
      9381       9995      10227      10137      10127      10000          0 
      9387       9995      10227      10137      10127      10000          0 
      9375       9996      10227      10138      10127      10000          0 


Throughput: pcmpgtw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8940      10182      10227      10127      10000          0          0 
      8787       9997      10227      10127      10000          0          0 
      8779       9995      10227      10127      10000          0          0 
      8770       9997      10227      10127      10000          0          0 
      8760       9997      10227      10127      10000          0          0 
      8746       9995      10227      10127      10000          0          0 
      8750       9994      10227      10127      10000          0          0 
      8756       9994      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8626      10155      10227      10127          0          0          1 
      8499       9995      10227      10127          0          0          1 
      8505       9997      10227      10127          0          0          1 
      8505       9995      10227      10127          0          0          1 
      8497       9994      10227      10127          0          0          1 
      8489       9996      10227      10127          0          0          1 
      8477       9996      10227      10127          0          0          1 
      8470       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8663      10196      10227      10127        108          0      10157 
      8504       9998      10227      10127        109          0      10161 
      8509       9995      10227      10127        109          0      10154 
      8503       9996      10227      10127        109          0      10158 
      8497       9997      10227      10127        110          0      10153 
      8484       9995      10227      10127        100          0      10137 
      8477       9996      10227      10127        101          0      10138 
      8473       9995      10227      10127        101          0      10138 


Throughput with memory source operand: pcmpgtw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8848      10420      10227      20127      10005          0       5000 
      8481      10000      10227      20127      10000          0       5003 
      8475      10000      10227      20127      10000          0       5002 
      8485      10000      10227      20127      10000          0       5002 
      8491      10000      10227      20127      10000          0       5002 
      8501      10000      10227      20127      10000          0       5002 
      8513      10000      10227      20127      10000          0       5002 
      8511      10001      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8592      10428      10227      20127       5003          0          1 
      8228       9999      10227      20127       5002          0          1 
      8221      10000      10227      20127       5002          0          1 
      8219      10000      10227      20127       5002          0          1 
      8226      10000      10227      20127       5002          0          1 
      8236      10000      10227      20127       5002          0          1 
      8244      10000      10227      20127       5002          0          1 
      8254      10000      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9589      10574      10227      20127        106          0      10151 
      9061      10001      10227      20127        109          0      10154 
      9049      10001      10227      20127        110          0      10157 
      9040      10002      10227      20127        110          0      10160 
      9046      10003      10227      20127        100          0      10132 
      9054      10001      10227      20127        100          0      10132 
      9069      10001      10227      20127        100          0      10132 
      9081      10001      10227      20127        100          0      10132 


Latency: pcmpgtw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8931      10186      10227      10157      10127       5000          0 
      8751       9995      10227      10153      10127       5000          0 
      8745       9994      10227      10162      10127       5000          0 
      8755       9995      10227      10132      10127       5000          0 
      8759       9994      10227      10131      10127       5000          0 
      8772       9993      10227      10131      10127       5000          0 
      8780       9993      10227      10131      10127       5000          0 
      8780       9993      10227      10131      10127       5000          0 


Throughput: pcmpgtw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4215       5270      10227      10131       5003       4998          3 
      4029       5062      10227      10127       5026       4999          0 
      4038       5061      10227      10131       5017       4996          0 
      4072       5104      10227      10133       4994       5011          0 
      4036       5052      10227      10129       5005       4999          0 
      4292       5381      10227      10131       4967       5037          1 
      4045       5084      10227      10131       5028       5004          0 
      4116       5190      10227      10131       5068       4954          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4569       5200      10227      10127          0          0          1 
      4399       5009      10227      10127          0          0          1 
      4391       5006      10227      10127          0          0          1 
      4392       5005      10227      10127          0          0          1 
      4387       5005      10227      10127          0          0          1 
      4387       5005      10227      10127          0          0          1 
      4384       5008      10227      10127          0          0          1 
      4381       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4440       5224      10227      10127        105          0      10150 
      4260       5010      10227      10127        111          0      10167 
      4260       5011      10227      10127        110          0      10168 
      4265       5007      10227      10127        110          0      10168 
      4265       5009      10227      10127        100          0      10142 
      4265       5008      10227      10127        100          0      10142 
      4261       5008      10227      10127        100          0      10142 
      4261       5010      10227      10127        100          0      10142 


Throughput with memory source operand: pcmpgtw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4804       5476      10227      20127       5012       5013       5000 
      4421       5041      10227      20127       5000       5000       5000 
      4415       5038      10227      20127       5000       5000       5000 
      4397       5023      10227      20127       5000       5000       5000 
      4409       5038      10227      20127       5000       5000       5000 
      4395       5025      10227      20127       5000       5000       5000 
      4398       5023      10227      20127       5000       5000       5000 
      4399       5023      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5101       5623      10227      20127       5000          0          1 
      4569       5041      10227      20127       5000          0          1 
      4567       5041      10227      20127       5000          0          1 
      4564       5042      10227      20127       5000          0          1 
      4544       5024      10227      20127       5000          0          1 
      4540       5024      10227      20127       5000          0          1 
      4538       5023      10227      20127       5000          0          1 
      4540       5025      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4874       5559      10227      20127        105          0      10146 
      4416       5042      10227      20127        110          0      10166 
      4418       5046      10227      20127        110          0      10170 
      4410       5040      10227      20127        110          0      10169 
      4393       5023      10227      20127        100          0      10140 
      4398       5025      10227      20127        100          0      10142 
      4398       5024      10227      20127        100          0      10140 
      4406       5027      10227      20127        100          0      10142 


Latency: pcmpgtd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8925      10156      10227      10156      10127      10000          0 
      8776       9995      10227      10157      10127      10000          0 
      8760       9993      10227      10137      10127      10000          0 
      8752       9993      10227      10137      10127      10000          0 
      8744       9993      10227      10137      10127      10000          0 
      8748       9994      10227      10137      10127      10000          0 
      8760       9994      10227      10137      10127      10000          0 
      8768       9994      10227      10137      10127      10000          0 


Throughput: pcmpgtd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8957      10192      10227      10127      10000          0          0 
      8777       9994      10227      10127      10000          0          0 
      8765       9995      10227      10127      10000          0          0 
      8759       9996      10227      10127      10000          0          0 
      8747       9996      10227      10127      10000          0          0 
      8751       9994      10227      10127      10000          0          0 
      8757       9994      10227      10127      10000          0          0 
      8767       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8914      10187      10227      10127          0          0          1 
      8754       9994      10227      10127          0          0          1 
      8765       9994      10227      10127          0          0          1 
      8777       9996      10227      10127          0          0          1 
      8786       9997      10227      10127          0          0          1 
      8778       9997      10227      10127          0          0          1 
      8764       9996      10227      10127          0          0          1 
      8757       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8668      10190      10227      10127        108          0      10153 
      8509       9995      10227      10127        110          0      10160 
      8501       9996      10227      10127        110          0      10161 
      8491       9997      10227      10127        108          0      10158 
      8481       9996      10227      10127        100          0      10137 
      8473       9994      10227      10127        101          0      10138 
      8473       9994      10227      10127        101          0      10138 
      8485       9996      10227      10127         99          0      10137 


Throughput with memory source operand: pcmpgtd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9702      10333      10227      20127      10003          0       5003 
      9399      10009      10227      20127      10001          0       5003 
      9383      10007      10227      20127      10001          0       5003 
      9533      10178      10227      20159      10016          7       5035 
      9361      10007      10227      20127      10001          0       5002 
      9361      10007      10227      20127      10001          0       5002 
      9697      10527      10227      20191      10033         14       5069 
      9385      10007      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8746      10617      10227      20127       5004          0          4 
      8525      10360      10227      20127       5002          0         17 
      8506      10361      10227      20127       5005          0         15 
      8587      10441      10227      20156       5015          0         13 
      8270      10042      10227      20133       5003          0         17 
      8268      10032      10227      20127       5004          0         18 
      8277      10030      10227      20129       5005          0          9 
      8264      10001      10227      20127       5003          0          4 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8887      10450      10227      20127        113          0      10168 
      8493      10002      10227      20127        109          0      10162 
      8483      10000      10227      20127        100          0      10135 
      8479      10000      10227      20127        101          0      10136 
      8482      10001      10227      20127        100          0      10135 
      8493      10000      10227      20127        100          0      10135 
      8499      10000      10227      20127        100          0      10135 
      8505      10000      10227      20127        100          0      10135 


Latency: pcmpgtd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8989      10571      10227      10157      10127       4998          0 
      8505       9995      10227      10155      10127       4998          0 
      8503       9995      10227      10164      10127       4994          0 
      8497       9993      10227      10162      10127       4994          0 
      8489       9994      10227      10135      10127       4994          0 
      8477       9993      10227      10135      10127       4994          0 
      8473       9994      10227      10135      10127       4994          0 
      8481       9993      10227      10135      10127       4994          0 


Throughput: pcmpgtd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4697       5191      10227      10127       5000       5000          0 
      4526       5005      10227      10127       5000       5000          0 
      4530       5005      10227      10127       5000       5000          0 
      4529       5005      10227      10127       5000       5000          0 
      4537       5006      10227      10127       5000       5000          0 
      4537       5005      10227      10127       5000       5000          0 
      4539       5005      10227      10127       5000       5000          0 
      4545       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4705       5380      10227      10127          0          0          1 
      4538       5006      10227      10127          0          0          1 
      4536       5005      10227      10127          0          0          1 
      4532       5007      10227      10127          0          0          1 
      4530       5005      10227      10127          0          0          1 
      4524       5005      10227      10127          0          0          1 
      4528       5005      10227      10127          0          0          1 
      4528       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4668       5157      10227      10129        103          0      10146 
      4528       5006      10227      10127        110          0      10168 
      4528       5005      10227      10127        110          0      10167 
      4533       5007      10227      10127        101          0      10143 
      4526       5006      10227      10127        101          0      10143 
      4534       5005      10227      10127        101          0      10143 
      4538       5005      10227      10127        101          0      10143 
      4538       5005      10227      10127        101          0      10143 


Throughput with memory source operand: pcmpgtd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4806       5466      10227      20127       5013       5012       5000 
      4427       5038      10227      20127       5000       5000       5000 
      4425       5040      10227      20127       5000       5000       5000 
      4409       5024      10227      20127       5000       5000       5000 
      4407       5024      10227      20127       5000       5000       5000 
      4399       5024      10227      20127       5000       5000       5000 
      4405       5027      10227      20127       5000       5000       5000 
      4395       5023      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5085       5612      10227      20127       5000          0          1 
      4574       5040      10227      20127       5000          0          1 
      4573       5038      10227      20127       5000          0          1 
      4559       5023      10227      20127       5000          0          1 
      4558       5024      10227      20127       5000          0          1 
      4558       5024      10227      20127       5000          0          1 
      4550       5023      10227      20127       5000          0          1 
      4551       5025      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4832       5688      10227      20127        105          0      10153 
      4286       5044      10227      20127        110          0      10168 
      4282       5043      10227      20127        110          0      10168 
      4275       5040      10227      20127        110          0      10169 
      4269       5039      10227      20127        110          0      10168 
      4257       5022      10227      20127        100          0      10140 
      4259       5026      10227      20127        100          0      10142 
      4255       5024      10227      20127        100          0      10140 


Latency: pmullw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46344      51160      10227      10134      10127      10000          0 
     45298      49995      10227      10140      10127      10000          0 
     45321      49996      10227      10137      10127      10000          0 
     45273      49995      10227      10129      10127      10000          0 
     45339      49995      10227      10129      10127      10000          0 
     45256      49995      10227      10129      10127      10000          0 
     45345      49995      10227      10129      10127      10000          0 
     45249      49995      10227      10129      10127      10000          0 


Throughput: pmullw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9242      10183      10227      10127      10000          0          0 
      9062      10000      10227      10127      10000          0          0 
      9050       9999      10227      10127      10000          0          0 
      9040       9999      10227      10127      10000          0          0 
      9050      10000      10227      10127      10000          0          0 
      9058       9999      10227      10127      10000          0          0 
      9070      10001      10227      10127      10000          0          0 
      9082      10000      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8941      10187      10227      10127          0          0          1 
      8766       9996      10227      10127          0          0          1 
      8756       9997      10227      10127          0          0          1 
      8746       9997      10227      10127          0          0          1 
      8754       9995      10227      10127          0          0          1 
      8764       9997      10227      10127          0          0          1 
      8770       9996      10227      10127          0          0          1 
      8785       9998      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8949      10193      10227      10127        115          0      10172 
      8762       9996      10227      10127        108          0      10152 
      8754       9996      10227      10127        110          0      10163 
      8750       9993      10227      10127        109          0      10157 
      8756       9994      10227      10127        100          0      10131 
      8768       9994      10227      10127        100          0      10131 
      8776       9994      10227      10127         99          0      10131 
      8783       9997      10227      10127         99          0      10131 


Throughput with memory source operand: pmullw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8989      10238      10227      20127      10000          0       5001 
      8792      10006      10227      20127      10000          0       5003 
      8782      10005      10227      20127      10000          0       5001 
      8773      10003      10227      20127      10000          0       5001 
      8765      10006      10227      20127      10000          0       5001 
      8755      10005      10227      20127      10000          0       5001 
      8761      10005      10227      20127      10000          0       5001 
      8771      10005      10227      20127      10000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9338      10672      10227      20127       5001          0          1 
      8763      10005      10227      20127       5002          0          1 
      8767      10004      10227      20127       5001          0          1 
      8784      10008      10227      20127       5001          0          1 
      8790      10005      10227      20127       5001          0          1 
      8783      10004      10227      20127       5001          0          1 
      8777      10004      10227      20127       5001          0          1 
      8766      10004      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9037      10643      10227      20127        109          0      10161 
      8488      10007      10227      20127        109          0      10157 
      8480      10006      10227      20127        109          0      10158 
      8488      10004      10227      20127        107          0      10154 
      8498      10004      10227      20127        108          0      10152 
      8506      10004      10227      20127        100          0      10132 
      8516      10006      10227      20127        100          0      10131 
      8517      10007      10227      20127        101          0      10132 


Latency: pmullw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43961      50191      10227      10143      10127       4988          0 
     43894      49996      10227      10134      10127       4993          0 
     43789      49995      10227      10135      10127       4995          0 
     43892      49996      10227      10143      10127       4991          0 
     43792      49997      10227      10127      10127       4991          0 
     43886      49996      10227      10127      10127       4991          0 
     43794      49996      10227      10127      10127       4991          0 
     43882      49996      10227      10127      10127       4991          0 


Throughput: pmullw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4416       5206      10227      10127       5000       5000          0 
      4248       5010      10227      10127       5000       5000          0 
      4248       5008      10227      10127       5000       5000          0 
      4248       5008      10227      10127       5000       5000          0 
      4253       5007      10227      10127       5000       5000          0 
      4253       5008      10227      10127       5000       5000          0 
      4255       5006      10227      10127       5000       5000          0 
      4259       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4546       5197      10227      10127          0          0          1 
      4385       5006      10227      10127          0          0          1 
      4387       5006      10227      10127          0          0          1 
      4391       5005      10227      10127          0          0          1 
      4397       5008      10227      10127          0          0          1 
      4398       5009      10227      10127          0          0          1 
      4397       5007      10227      10127          0          0          1 
      4398       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4683       5163      10227      10127        107          0      10154 
      4543       5007      10227      10127        115          0      10177 
      4550       5010      10227      10127        110          0      10169 
      4552       5009      10227      10127        100          0      10140 
      4543       5008      10227      10127        101          0      10141 
      4545       5008      10227      10127        101          0      10141 
      4543       5011      10227      10127        101          0      10141 
      4543       5010      10227      10127        100          0      10140 


Throughput with memory source operand: pmullw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5015       5717      10227      20127       5009       5010       5003 
      4655       5304      10227      20127       4999       5001       5004 
      4672       5316      10227      20127       4999       5001       5005 
      4676       5318      10227      20127       4999       5001       5002 
      4661       5300      10227      20127       4999       5001       5002 
      4665       5311      10227      20127       4999       5001       5005 
      4655       5301      10227      20127       5000       5000       5003 
      4653       5304      10227      20127       4999       5001       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5172       5898      10227      20127       5003          0          1 
      4657       5309      10227      20127       5002          0          1 
      4663       5312      10227      20127       5003          0          1 
      4659       5302      10227      20127       5004          0          1 
      4661       5305      10227      20127       5003          0          1 
      4660       5298      10227      20127       5001          0          1 
      4657       5302      10227      20127       5004          0          1 
      4655       5303      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4874       5748      10227      20127        110          0      10160 
      4501       5312      10227      20127        110          0      10169 
      4513       5318      10227      20127        110          0      10165 
      4501       5304      10227      20127        100          0      10138 
      4507       5306      10227      20127        100          0      10150 
      4506       5304      10227      20127        100          0      10140 
      4504       5300      10227      20127        100          0      10134 
      4519       5311      10227      20127        100          0      10138 


Latency: pmulhuw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42458      49995      10227      10142      10127      10000          0 
     42483      49995      10227      10140      10127      10000          0 
     42458      49995      10227      10140      10127      10000          0 
     42482      49996      10227      10137      10127      10000          0 
     42462      49995      10227      10139      10127      10000          0 
     42478      49995      10227      10129      10127      10000          0 
     42462      49995      10227      10129      10127      10000          0 
     42478      49995      10227      10129      10127      10000          0 


Throughput: pmulhuw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9240      10169      10227      10127      10000          0          0 
      9075      10000      10227      10127      10000          0          0 
      9067      10002      10227      10127      10000          0          0 
      9054       9998      10227      10127      10000          0          0 
      9046       9998      10227      10127      10000          0          0 
      9048       9999      10227      10127      10000          0          0 
      9062      10000      10227      10127      10000          0          0 
      9069       9999      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8959      10199      10227      10127          0          0          1 
      8777      10000      10227      10127          0          0          1 
      8765      10000      10227      10127          0          0          1 
      8759      10003      10227      10127          0          0          1 
      8755      10000      10227      10127          0          0          1 
      8761      10000      10227      10127          0          0          1 
      8771      10000      10227      10127          0          0          1 
      8784       9999      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8888      10153      10227      10127        115          0      10178 
      8749      10001      10227      10127        110          0      10157 
      8757      10000      10227      10127        110          0      10156 
      8770      10000      10227      10127        109          0      10161 
      8776       9998      10227      10127        100          0      10136 
      8786       9998      10227      10127        100          0      10136 
      8781      10001      10227      10127        100          0      10136 
      8770      10000      10227      10127        100          0      10136 


Throughput with memory source operand: pmulhuw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9031      10628      10227      20127      10001          0       5001 
      8520      10008      10227      20127      10001          0       5001 
      8522      10009      10227      20127      10001          0       5001 
      8514      10008      10227      20127      10001          0       5001 
      8504      10009      10227      20127      10001          0       5001 
      8498      10008      10227      20127      10001          0       5001 
      8488      10010      10227      20127      10001          0       5001 
      8489      10009      10227      20127      10001          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8862      10421      10227      20127       5001          0          1 
      8517      10005      10227      20127       5004          0          1 
      8511      10005      10227      20127       5002          0          1 
      8505      10003      10227      20127       5001          0          1 
      8497      10006      10227      20127       5001          0          1 
      8489      10005      10227      20127       5001          0          1 
      8480      10005      10227      20127       5001          0          1 
      8485      10004      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9111      10411      10227      20127        114          0      10165 
      8757      10005      10227      20127        109          0      10154 
      8771      10005      10227      20127        107          0      10155 
      8779      10004      10227      20127         99          0      10131 
      8786      10004      10227      20127         99          0      10131 
      8792      10005      10227      20127         99          0      10131 
      8781      10004      10227      20127         99          0      10131 
      8770      10004      10227      20127         99          0      10131 


Latency: pmulhuw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46144      51212      10227      10344      10200       5013          0 
     45326      49958      10227      10145      10127       4999          0 
     45244      49955      10227      10146      10127       5000          0 
     45335      49956      10227      10153      10127       5001          0 
     45237      49955      10227      10138      10127       5001          0 
     45336      49955      10227      10138      10127       4997          0 
     45236      49957      10227      10138      10127       5001          0 
     45335      49956      10227      10138      10127       4997          0 


Throughput: pmulhuw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4532       5170      10227      10127       5000       5000          0 
      4383       5006      10227      10127       5000       5000          0 
      4383       5008      10227      10127       5000       5000          0 
      4382       5005      10227      10127       5000       5000          0 
      4381       5007      10227      10127       5000       5000          0 
      4385       5008      10227      10127       5000       5000          0 
      4391       5011      10227      10127       5000       5000          0 
      4387       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4793       5458      10227      10127          0          0          1 
      4393       5007      10227      10127          0          0          1 
      4393       5008      10227      10127          0          0          1 
      4391       5008      10227      10127          0          0          1 
      4390       5010      10227      10127          0          0          1 
      4385       5007      10227      10127          0          0          1 
      4381       5008      10227      10127          0          0          1 
      4384       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4545       5194      10227      10127        101          0      10143 
      4382       5010      10227      10127        110          0      10167 
      4385       5010      10227      10127        110          0      10166 
      4389       5010      10227      10127        100          0      10144 
      4386       5006      10227      10127        100          0      10140 
      4393       5006      10227      10127        100          0      10140 
      4391       5007      10227      10127        100          0      10140 
      4401       5011      10227      10127        100          0      10140 


Throughput with memory source operand: pmulhuw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4896       5585      10227      20127       4997       5004       5005 
      4655       5306      10227      20127       4999       5001       5001 
      4663       5313      10227      20127       4999       5001       5004 
      4663       5310      10227      20127       5000       5000       5003 
      4657       5303      10227      20127       4999       5001       5004 
      4659       5300      10227      20127       4999       5001       5004 
      4657       5301      10227      20127       4999       5001       5003 
      4661       5306      10227      20127       4999       5001       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4854       5714      10227      20127       5002          0          1 
      4507       5311      10227      20127       5005          0          1 
      4507       5316      10227      20127       5005          0          1 
      4493       5302      10227      20127       5003          0          1 
      4495       5302      10227      20127       5002          0          1 
      4501       5303      10227      20127       5003          0          1 
      4497       5299      10227      20127       5001          0          1 
      4501       5297      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4867       5728      10227      20127        110          0      10169 
      4506       5309      10227      20127        110          0      10168 
      4511       5318      10227      20127        110          0      10161 
      4499       5303      10227      20127        110          0      10165 
      4491       5300      10227      20127        100          0      10138 
      4497       5306      10227      20127        100          0      10142 
      4493       5296      10227      20127        100          0      10140 
      4504       5302      10227      20127        100          0      10142 


Latency: pmulhrsw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44040      50170      10227      10148      10127      10000          0 
     43794      49996      10227      10134      10127      10000          0 
     43891      49995      10227      10143      10127      10000          0 
     43788      49995      10227      10143      10127      10000          0 
     43895      49996      10227      10127      10127      10000          0 
     43792      49996      10227      10127      10127      10000          0 
     43891      49995      10227      10127      10127      10000          0 
     43792      49997      10227      10127      10127      10000          0 


Throughput: pmulhrsw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9385      10697      10227      10127      10000          0          0 
      8780      10000      10227      10127      10000          0          0 
      8786      10000      10227      10127      10000          0          0 
      8775      10001      10227      10127      10000          0          0 
      8769      10000      10227      10127      10000          0          0 
      8760       9999      10227      10127      10000          0          0 
      8752      10002      10227      10127      10000          0          0 
      8754      10000      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8027      10537      10227      10135          1          0          8 
      7844      10105      10227      10133          0          0          4 
      8695      11185      10227      10194          2          0         14 
      7914      10178      10227      10129          4          0          2 
      7879      10178      10227      10129         -1          1          9 
      7840      10118      10227      10131          1          0          5 
      7939      10265      10227      10133          2          0          7 
      7910      10220      10227      10131          2          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8925      10184      10227      10127        110          0      10159 
      8775      10001      10227      10127        110          0      10163 
      8782      10000      10227      10127        101          0      10136 
      8788      10000      10227      10127        101          0      10136 
      8777      10000      10227      10127        100          0      10135 
      8773      10000      10227      10127        100          0      10135 
      8763      10002      10227      10127        101          0      10136 
      8753      10001      10227      10127        101          0      10136 


Throughput with memory source operand: pmulhrsw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8574      10429      10227      20127      10000          0       5002 
      8226      10005      10227      20127      10000          0       5002 
      8234      10004      10227      20127      10000          0       5001 
      8243      10004      10227      20127      10000          0       5001 
      8253      10005      10227      20127      10000          0       5002 
      8259      10006      10227      20127      10000          0       5001 
      8255      10005      10227      20127      10000          0       5001 
      8243      10004      10227      20127      10000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9125      10404      10227      20127       5001          0          1 
      8785      10005      10227      20127       5001          0          1 
      8794      10006      10227      20127       5001          0          1 
      8782      10006      10227      20127       5003          0          1 
      8775      10004      10227      20127       5001          0          1 
      8763      10004      10227      20127       5001          0          1 
      8755      10004      10227      20127       5001          0          1 
      8757      10006      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9254      10557      10227      20127        109          0      10157 
      8783      10008      10227      20127        109          0      10153 
      8792      10005      10227      20127        110          0      10161 
      8792      10005      10227      20127        109          0      10160 
      8777      10005      10227      20127        100          0      10133 
      8771      10006      10227      20127         99          0      10131 
     42205      12398      10227      20494        234          2      10643 
      8503      10004      10227      20127        100          0      10132 


Latency: pmulhrsw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44002      50185      10227      10135      10127       5000          0 
     43837      49995      10227      10136      10127       4998          0 
     43853      49996      10227      10142      10127       5000          0 
     43820      49995      10227      10135      10127       5000          0 
     43861      49995      10227      10128      10127       5000          0 
     43812      49995      10227      10128      10127       5000          0 
     43871      49995      10227      10128      10127       5000          0 
     43802      49995      10227      10128      10127       5000          0 


Throughput: pmulhrsw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4433       5213      10227      10127       5000       5000          0 
      4258       5008      10227      10127       5000       5000          0 
      4264       5008      10227      10127       5000       5000          0 
      4266       5009      10227      10127       5000       5000          0 
      4270       5011      10227      10127       5000       5000          0 
      4266       5008      10227      10127       5000       5000          0 
      4262       5008      10227      10127       5000       5000          0 
      4260       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4501       5287      10227      10127          0          0          1 
      4263       5010      10227      10127          0          0          1 
      4267       5011      10227      10127          0          0          1 
      4263       5010      10227      10127          0          0          1 
      4261       5011      10227      10127          0          0          1 
      4261       5014      10227      10127          0          0          1 
      4259       5013      10227      10127          0          0          1 
      4257       5012      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5150       5862      10227      10127        102          0      10145 
      4398       5010      10227      10127        110          0      10167 
      4395       5010      10227      10127        111          0      10167 
      4392       5011      10227      10127        100          0      10146 
      4395       5014      10227      10127        100          0      10146 
      4391       5012      10227      10127        100          0      10146 
      4384       5011      10227      10127        100          0      10146 
      4387       5011      10227      10127        100          0      10146 


Throughput with memory source operand: pmulhrsw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5070       5783      10227      20127       5010       5011       5002 
      4656       5309      10227      20127       5000       5000       5003 
      4660       5309      10227      20127       5000       5000       5008 
      4654       5301      10227      20127       5000       5000       5003 
      4660       5302      10227      20127       5000       5000       5003 
      4660       5300      10227      20127       5000       5000       5002 
      4660       5303      10227      20127       5000       5000       5004 
      4656       5299      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5077       5789      10227      20127       5001          0          1 
      4663       5315      10227      20127       5004          0          1 
      4653       5311      10227      20127       5004          0          1 
      4641       5299      10227      20127       5004          0          1 
      4639       5300      10227      20127       5001          0          1 
      4639       5302      10227      20127       5003          0          1 
      4643       5300      10227      20127       5002          0          1 
      4645       5299      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4693       5533      10227      20127        107          0      10158 
      4516       5322      10227      20127        110          0      10166 
      4498       5308      10227      20127        110          0      10165 
      4491       5303      10227      20127        100          0      10135 
      4493       5300      10227      20127        100          0      10139 
      4495       5298      10227      20127        100          0      10139 
      4499       5300      10227      20127        100          0      10139 
      4507       5307      10227      20127        100          0      10139 


Latency: pmuludq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44044      50182      10227      10135      10127      10000          0 
     43793      49991      10227      10131      10127      10000          0 
     43884      49992      10227      10129      10127      10000          0 
     43793      49991      10227      10129      10127      10000          0 
     43886      49993      10227      10129      10127      10000          0 
     43787      49991      10227      10129      10127      10000          0 
     43890      49992      10227      10129      10127      10000          0 
     43787      49993      10227      10129      10127      10000          0 


Throughput: pmuludq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8647      10194      10227      10127      10000          0          0 
      8489       9999      10227      10127      10000          0          0 
      8497       9996      10227      10127      10000          0          0 
      8509       9996      10227      10127      10000          0          0 
      8513       9997      10227      10127      10000          0          0 
      8510       9996      10227      10127      10000          0          0 
      8501       9999      10227      10127      10000          0          0 
      8491       9997      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8648      10193      10227      10127          0          0          1 
      8489       9996      10227      10127          0          0          1 
      8501       9996      10227      10127          0          0          1 
      8511       9997      10227      10127          0          0          1 
      8510       9997      10227      10127          0          0          1 
      8501       9997      10227      10127          0          0          1 
      8491       9996      10227      10127          0          0          1 
      8483       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8720      10250      10227      10127        106          0      10145 
      8496       9999      10227      10127        111          0      10160 
      8488       9999      10227      10127        109          0      10158 
      8479       9996      10227      10127        110          0      10156 
      8480       9995      10227      10127        101          0      10138 
      8488       9995      10227      10127        101          0      10138 
      8498       9996      10227      10127        100          0      10137 
      8506       9996      10227      10127        100          0      10138 


Throughput with memory source operand: pmuludq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9064      10649      10227      20127      10000          0       5003 
      8501      10004      10227      20127      10000          0       5001 
      8493      10002      10227      20127      10000          0       5002 
      8479      10001      10227      20127      10000          0       5003 
      8475      10001      10227      20127      10000          0       5002 
      8487      10002      10227      20127      10000          0       5002 
      8495      10001      10227      20127      10000          0       5001 
      8501      10001      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8565      10405      10227      20127       5002          0          1 
      8241      10000      10227      20127       5003          0          1 
      8251      10004      10227      20127       5001          0          1 
      8257      10003      10227      20127       5005          0          1 
      8249      10000      10227      20127       5002          0          1 
      8239      10000      10227      20127       5002          0          1 
      8232      10000      10227      20127       5002          0          1 
      8224      10001      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8848      10432      10227      20127        112          0      10165 
      8493      10001      10227      20127        106          0      10149 
      8501      10003      10227      20127        109          0      10153 
      8507      10001      10227      20127        111          0      10159 
      8521      10001      10227      20127        109          0      10157 
      8511      10002      10227      20127         99          0      10131 
      8506      10002      10227      20127         99          0      10131 
      8497      10002      10227      20127         99          0      10131 


Latency: pmuludq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     41388      50193      10227      10141      10127       5000          0 
     41136      49994      10227      10134      10127       5000          0 
     68984      51970      10228      10706      10425       5068          0 
     41216      49995      10227      10127      10127       4993          0 
     41142      49992      10227      10143      10127       4989          0 
     41212      49991      10227      10127      10127       4993          0 
     41150      49993      10227      10127      10127       4989          0 
     41202      49993      10227      10127      10127       4989          0 


Throughput: pmuludq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4561       5200      10227      10127       5000       5000          0 
      4397       5010      10227      10127       5000       5000          0 
      4401       5009      10227      10127       5000       5000          0 
      4405       5006      10227      10127       5000       5000          0 
      4401       5006      10227      10127       5000       5000          0 
      4400       5007      10227      10127       5000       5000          0 
      4399       5012      10227      10127       5000       5000          0 
      4390       5006      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4700       5195      10227      10127          0          0          1 
      4534       5008      10227      10127          0          0          1 
      4538       5009      10227      10127          0          0          1 
      4538       5007      10227      10127          0          0          1 
      4542       5007      10227      10127          0          0          1 
      4546       5008      10227      10127          0          0          1 
      4552       5011      10227      10127          0          0          1 
      4546       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4417       5210      10227      10127        104          0      10153 
      4246       5007      10227      10127        110          0      10172 
      4248       5006      10227      10127        110          0      10168 
      4250       5006      10227      10127        110          0      10165 
      4257       5009      10227      10127        100          0      10142 
      4253       5007      10227      10127        100          0      10142 
      4255       5007      10227      10127        100          0      10142 
      4261       5007      10227      10127        100          0      10142 


Throughput with memory source operand: pmuludq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4912       5787      10227      20127       5009       5013       5003 
      4504       5311      10227      20127       4998       5002       5004 
      4496       5303      10227      20127       5000       5000       5004 
      4497       5305      10227      20127       4999       5001       5004 
      4491       5295      10227      20127       5000       5000       5003 
      4493       5296      10227      20127       5000       5000       5003 
      4499       5296      10227      20127       5000       5000       5004 
      4503       5299      10227      20127       5000       5000       5005 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5034       5737      10227      20127       5001          0          1 
      4658       5313      10227      20127       5004          0          1 
      4644       5304      10227      20127       5004          0          1 
      4646       5307      10227      20127       5005          0          1 
      4640       5301      10227      20127       5005          0          1 
      4644       5299      10227      20127       5005          0          1 
      4644       5299      10227      20127       5004          0          1 
      4646       5298      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5029       5755      10227      20127        106          0      10153 
      4639       5307      10227      20127        111          0      10168 
      4652       5315      10227      20127        111          0      10178 
      4653       5308      10227      20127        101          0      10134 
      4653       5309      10227      20127        101          0      10136 
      4649       5303      10227      20127        101          0      10140 
      4658       5306      10227      20127        101          0      10146 
      4659       5305      10227      20127        101          0      10142 


Latency: pmaddwd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44055      50191      10227      10142      10127      10000          0 
     43793      49995      10227      10139      10127      10000          0 
     43886      49995      10227      10129      10127      10000          0 
     43795      49995      10227      10129      10127      10000          0 
     43888      49995      10227      10129      10127      10000          0 
     43789      49996      10227      10129      10127      10000          0 
     43892      49995      10227      10129      10127      10000          0 
     43787      49995      10227      10129      10127      10000          0 


Throughput: pmaddwd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9243      10181      10227      10127      10000          0          0 
      9066      10002      10227      10127      10000          0          0 
      9058      10000      10227      10127      10000          0          0 
      9048      10001      10227      10127      10000          0          0 
      9042       9999      10227      10127      10000          0          0 
      9052      10000      10227      10127      10000          0          0 
      9062      10000      10227      10127      10000          0          0 
      9072      10001      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8667      10205      10227      10127          0          0          1 
      8486       9999      10227      10127          0          0          1 
      8480       9999      10227      10127          0          0          1 
      8488       9999      10227      10127          0          0          1 
      8496       9998      10227      10127          0          0          1 
      8508      10000      10227      10127          0          0          1 
      8516      10000      10227      10127          0          0          1 
      8510      10000      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8928      10185      10227      10127        108          0      10151 
      8773       9999      10227      10127        111          0      10158 
      8786      10000      10227      10127        109          0      10156 
      8789      10001      10227      10127        100          0      10138 
      8779       9999      10227      10127        101          0      10138 
      8772      10001      10227      10127        100          0      10138 
      8760       9999      10227      10127        101          0      10138 
      8752      10000      10227      10127         99          0      10137 


Throughput with memory source operand: pmaddwd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8509      10020      10227      20127      10001          0       5002 
      8495      10011      10227      20127      10001          0       5002 
      8487      10010      10227      20127      10001          0       5001 
      8485      10012      10227      20127      10001          0       5001 
      8497      10011      10227      20127      10001          0       5001 
      8505      10010      10227      20127      10001          0       5001 
      8517      10012      10227      20127      10001          0       5001 
      8521      10010      10227      20127      10001          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8852      10434      10227      20127       5003          0          1 
      8479      10006      10227      20127       5002          0          1 
      8487      10004      10227      20127       5003          0          1 
      8495      10004      10227      20127       5001          0          1 
      8506      10005      10227      20127       5001          0          1 
      8515      10005      10227      20127       5001          0          1 
      8515      10004      10227      20127       5001          0          1 
      8507      10007      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9126      10407      10227      20127        115          0      10171 
      8764      10005      10227      20127        110          0      10159 
      8756      10004      10227      20127        109          0      10159 
      8756      10006      10227      20127        110          0      10158 
      8764      10005      10227      20127        100          0      10131 
      8774      10005      10227      20127        100          0      10131 
      8787      10007      10227      20127        100          0      10131 
      8792      10005      10227      20127         99          0      10131 


Latency: pmaddwd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     46982      50176      10227      10148      10127       4991          0 
     46907      49995      10227      10134      10127       4991          0 
     46811      49995      10227      10135      10127       4995          0 
     46901      49995      10227      10143      10127       4990          0 
     46829      49996      10227      10127      10127       4991          0 
     46879      49996      10227      10127      10127       4991          0 
     46861      49996      10227      10127      10127       4991          0 
     46842      49997      10227      10127      10127       4991          0 


Throughput: pmaddwd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4708       5379      10227      10127       5000       5000          0 
      4392       5010      10227      10127       5000       5000          0 
      4391       5010      10227      10127       5000       5000          0 
      4395       5012      10227      10127       5000       5000          0 
      4399       5010      10227      10127       5000       5000          0 
      4399       5008      10227      10127       5000       5000          0 
      4401       5006      10227      10127       5000       5000          0 
      4403       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4550       5196      10227      10127          0          0          1 
      4387       5007      10227      10127          0          0          1 
      4377       5005      10227      10127          0          0          1 
      4380       5008      10227      10127          0          0          1 
      4381       5007      10227      10127          0          0          1 
      4383       5005      10227      10127          0          0          1 
      4386       5005      10227      10127          0          0          1 
      4389       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4437       5209      10227      10127        106          0      10155 
      4272       5011      10227      10127        110          0      10173 
      4266       5008      10227      10127        110          0      10169 
      4258       5007      10227      10127        100          0      10140 
      4264       5011      10227      10127        100          0      10140 
      4257       5009      10227      10127        100          0      10140 
      4255       5007      10227      10127        100          0      10140 
      4253       5008      10227      10127        101          0      10141 


Throughput with memory source operand: pmaddwd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5252       5994      10227      20127       5010       5011       5002 
      4653       5314      10227      20127       4999       5001       5003 
      4649       5310      10227      20127       5000       5000       5003 
      4658       5320      10227      20127       4999       5001       5007 
      4643       5301      10227      20127       4999       5001       5004 
      4641       5298      10227      20127       4999       5001       5004 
      4652       5303      10227      20127       4999       5001       5003 
      4657       5308      10227      20127       4999       5001       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5138       5852      10227      20127       5003          0          1 
      4663       5309      10227      20127       5003          0          1 
      4676       5324      10227      20127       5002          0          1 
      4668       5310      10227      20127       5008          0          1 
      4661       5307      10227      20127       5004          0          1 
      4665       5311      10227      20127       5003          0          1 
      4655       5304      10227      20127       5002          0          1 
      4658       5315      10227      20127       5005          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5087       5814      10227      20127        110          0      10165 
      4645       5304      10227      20127        110          0      10164 
      4651       5308      10227      20127        109          0      10170 
      4641       5295      10227      20127        100          0      10140 
      4653       5301      10227      20127        100          0      10140 
      4653       5299      10227      20127        100          0      10138 
      4654       5297      10227      20127        100          0      10138 
      4651       5299      10227      20127        100          0      10138 


Latency: pmaddubsw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     44005      50155      10227      10150      10127      10000          0 
     43822      49993      10227      10136      10127      10000          0 
     43854      49996      10227      10137      10127      10000          0 
     43834      49995      10227      10143      10127      10000          0 
     43838      49996      10227      10127      10127      10000          0 
     43852      49993      10227      10127      10127      10000          0 
     43825      49994      10227      10127      10127      10000          0 
     43864      49996      10227      10127      10127      10000          0 


Throughput: pmaddubsw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8672      10196      10227      10127      10000          0          0 
      8512      10000      10227      10127      10000          0          0 
      8511       9998      10227      10127      10000          0          0 
      8505      10002      10227      10127      10000          0          0 
      8493       9999      10227      10127      10000          0          0 
      8485      10000      10227      10127      10000          0          0 
      8477      10000      10227      10127      10000          0          0 
      8485      10000      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11988      10152      10227      10127          0          0          1 
     11792      10000      10227      10127          0          0          1 
     11804       9998      10227      10127          0          0          1 
     11829      10001      10227      10127          0          0          1 
     11846      10001      10227      10127          0          0          1 
     11832      10000      10227      10127          0          0          1 
     11818      10000      10227      10127          0          0          1 
     11800      10000      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8649      10204      10227      10127        110          0      10159 
      8485      10000      10227      10127        107          0      10155 
      8491      10000      10227      10127        111          0      10165 
      8502       9999      10227      10127        110          0      10159 
      8511      10002      10227      10127        101          0      10136 
      8507      10000      10227      10127        101          0      10136 
      8499      10000      10227      10127        100          0      10135 
      8491      10000      10227      10127        100          0      10135 


Throughput with memory source operand: pmaddubsw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8814      10392      10227      20127      10000          0       5002 
      8482      10005      10227      20127      10000          0       5001 
      8491      10007      10227      20127      10000          0       5002 
      8497      10005      10227      20127      10000          0       5001 
      8507      10004      10227      20127      10000          0       5002 
      8517      10004      10227      20127      10000          0       5001 
      8511      10005      10227      20127      10000          0       5002 
      8508      10008      10227      20127      10000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11089      11809      10227      20127       5001          0          1 
      9381      10005      10227      20127       5002          0          1 
      9373      10006      10227      20127       5001          0          1 
      9363      10004      10227      20127       5001          0          1 
      9361      10004      10227      20127       5001          0          1 
      9369      10004      10227      20127       5001          0          1 
      9379      10004      10227      20127       5001          0          1 
      9393      10006      10227      20127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8973      10216      10227      20127        111          0      10158 
      8775      10006      10227      20127         99          0      10131 
      8769      10006      10227      20127         99          0      10131 
      8759      10005      10227      20127         99          0      10131 
      8755      10005      10227      20127         99          0      10131 
      8761      10005      10227      20127         99          0      10131 
      8774      10006      10227      20127         99          0      10131 
      8784      10005      10227      20127         99          0      10131 


Latency: pmaddubsw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43858      50081      10227      10145      10127       4990          0 
     43813      49995      10227      10139      10127       4994          0 
     43866      49995      10227      10138      10127       4987          0 
     43803      49995      10227      10129      10127       4988          0 
     43878      49997      10227      10129      10127       4988          0 
     43797      49995      10227      10129      10127       4988          0 
     43880      49995      10227      10129      10127       4988          0 
     43793      49995      10227      10129      10127       4988          0 


Throughput: pmaddubsw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4528       5175      10227      10127       5000       5000          0 
      4387       5010      10227      10127       5000       5000          0 
      4391       5010      10227      10127       5000       5000          0 
      4394       5010      10227      10127       5000       5000          0 
      4395       5009      10227      10127       5000       5000          0 
      4399       5011      10227      10127       5000       5000          0 
      4403       5011      10227      10127       5000       5000          0 
      4407       5013      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4569       5205      10227      10127          0          0          1 
      4405       5011      10227      10127          0          0          1 
      4403       5011      10227      10127          0          0          1 
      4403       5014      10227      10127          0          0          1 
      4397       5012      10227      10127          0          0          1 
      4393       5012      10227      10127          0          0          1 
      4393       5011      10227      10127          0          0          1 
      4390       5011      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4157       5188      10227      10127        102          0      10141 
      4015       5010      10227      10127        110          0      10171 
      4015       5011      10227      10127        111          0      10168 
      4012       5009      10227      10127        110          0      10169 
      4009       5011      10227      10127        100          0      10142 
      4011       5013      10227      10127        100          0      10142 
      4005       5011      10227      10127        100          0      10142 
      4003       5011      10227      10127        100          0      10142 


Throughput with memory source operand: pmaddubsw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5365       5729      10227      20127       5010       5011       5005 
      4980       5318      10227      20127       5000       5000       5002 
      4978       5310      10227      20127       5000       5000       5004 
      4984       5316      10227      20127       5000       5000       5004 
      4976       5299      10227      20127       5000       5000       5004 
      4978       5299      10227      20127       5000       5000       5003 
      4986       5304      10227      20127       5000       5000       5003 
      4982       5302      10227      20127       5000       5000       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5047       5771      10227      20127       5003          0          1 
      4647       5309      10227      20127       5002          0          1 
      4653       5313      10227      20127       5005          0          1 
      4657       5313      10227      20127       5005          0          1 
      4649       5301      10227      20127       5003          0          1 
      4655       5310      10227      20127       5010          0          1 
      4649       5296      10227      20127       5000          0          1 
      4657       5304      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5025       5738      10227      20127        107          0      10157 
      4657       5314      10227      20127        110          0      10174 
      4671       5325      10227      20127        110          0      10166 
      4661       5312      10227      20127        110          0      10173 
      4657       5301      10227      20127        100          0      10141 
      4660       5305      10227      20127        100          0      10139 
      4659       5304      10227      20127        100          0      10139 
      4651       5303      10227      20127        100          0      10139 


Latency: pavgb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8905      10156      10227      10157      10127      10000          0 
      8755       9995      10227      10160      10127      10000          0 
      8745       9995      10227      10137      10127      10000          0 
      8749       9993      10227      10137      10127      10000          0 
      8765       9995      10227      10137      10127      10000          0 
      8773       9994      10227      10138      10127      10000          0 
      8780       9995      10227      10137      10127      10000          0 
      8780       9993      10227      10137      10127      10000          0 


Throughput: pavgb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8668      10220      10227      10127      10000          0          0 
      8472       9997      10227      10127      10000          0          0 
      8486       9998      10227      10127      10000          0          0 
      8494       9997      10227      10127      10000          0          0 
      8501       9995      10227      10127      10000          0          0 
      8508       9994      10227      10127      10000          0          0 
      8506       9997      10227      10127      10000          0          0 
      8494       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8927      10185      10227      10127          0          0          1 
      8767       9995      10227      10127          0          0          1 
      8777       9997      10227      10127          0          0          1 
      8786       9999      10227      10127          0          0          1 
      8778       9995      10227      10127          0          0          1 
      8767       9996      10227      10127          0          0          1 
      8761       9995      10227      10127          0          0          1 
      8749       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10251      10955      10227      10127        108          0      10153 
      9354       9994      10227      10127        110          0      10160 
      9363       9995      10227      10127        110          0      10160 
      9377       9995      10227      10127        109          0      10160 
      9387       9994      10227      10127        101          0      10138 
      9385       9996      10227      10127        100          0      10137 
      9376       9996      10227      10127        100          0      10137 
      9363       9995      10227      10127        100          0      10137 


Throughput with memory source operand: pavgb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8961      10993      10227      20127      10006          0       5003 
      8487      10006      10227      20127      10001          0       5004 
      8479      10006      10227      20127      10001          0       5002 
      8485      10006      10227      20127      10001          0       5002 
      8498      10007      10227      20127      10001          0       5002 
      8503      10006      10227      20127      10001          0       5002 
      8515      10006      10227      20127      10001          0       5002 
      8513      10006      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8880      10434      10227      20127       5004          0          1 
      8506      10001      10227      20127       5002          0          1 
      8494       9999      10227      20127       5003          0          1 
      8488      10001      10227      20127       5003          0          1 
      8480      10002      10227      20127       5002          0          1 
      8478      10002      10227      20127       5002          0          1 
      8488      10000      10227      20127       5002          0          1 
      8496      10000      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9157      10444      10227      20127        114          0      10165 
      8780       9999      10227      20127        109          0      10151 
      8788       9999      10227      20127        110          0      10161 
      8779      10000      10227      20127        110          0      10156 
      8775      10001      10227      20127         99          0      10135 
      8761      10000      10227      20127         99          0      10135 
      8757       9999      10227      20127         99          0      10135 
      8753       9999      10227      20127         99          0      10135 


Latency: pavgb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     10067      11476      10227      10131      10127       5000          0 
      8777       9992      10227      10155      10127       4994          0 
      8781       9993      10227      10151      10127       4998          0 
      8770       9994      10227      10158      10127       4994          0 
      8760       9996      10227      10135      10127       4994          0 
      8752       9993      10227      10135      10127       4994          0 
      8746       9995      10227      10135      10127       4994          0 
      8748       9994      10227      10135      10127       4994          0 


Throughput: pavgb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4561       5197      10227      10127       5000       5000          0 
      4391       5006      10227      10127       5000       5000          0 
      4393       5010      10227      10127       5000       5000          0 
      4387       5007      10227      10127       5000       5000          0 
      4381       5007      10227      10127       5000       5000          0 
      4383       5007      10227      10127       5000       5000          0 
      4382       5007      10227      10127       5000       5000          0 
      4387       5011      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4591       5234      10227      10127          0          0          1 
      4395       5006      10227      10127          0          0          1 
      4393       5005      10227      10127          0          0          1 
      4405       5011      10227      10127          0          0          1 
      4401       5009      10227      10127          0          0          1 
      4403       5007      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4399       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4576       5206      10227      10127        101          0      10139 
      4400       5008      10227      10127        110          0      10166 
      4405       5009      10227      10127        110          0      10170 
      4398       5006      10227      10127        100          0      10140 
      4399       5006      10227      10127        100          0      10140 
      4395       5007      10227      10127        100          0      10140 
      4391       5008      10227      10127        100          0      10140 
      4389       5006      10227      10127        100          0      10140 


Throughput with memory source operand: pavgb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4805       5486      10227      20127       5011       5013       5000 
      4415       5044      10227      20127       5001       5000       5000 
      4423       5049      10227      20127       5001       5000       5000 
      4403       5029      10227      20127       5001       5000       5000 
      4407       5029      10227      20127       5001       5000       5000 
      4405       5029      10227      20127       5001       5000       5000 
      4410       5029      10227      20127       5001       5000       5000 
      4415       5033      10227      20127       5001       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4764       5437      10227      20127       5000          0          1 
      4423       5051      10227      20127       5000          0          1 
      4413       5041      10227      20127       5000          0          1 
      4419       5041      10227      20127       5000          0          1 
      4400       5024      10227      20127       5000          0          1 
      4407       5022      10227      20127       5000          0          1 
      4411       5027      10227      20127       5000          0          1 
      4409       5024      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4751       5604      10227      20127        105          0      10150 
      4269       5040      10227      20127        110          0      10168 
      4273       5040      10227      20127        110          0      10167 
      4278       5040      10227      20127        110          0      10170 
      4268       5025      10227      20127        100          0      10142 
      4270       5025      10227      20127        100          0      10140 
      4272       5023      10227      20127        100          0      10140 
      4274       5024      10227      20127        100          0      10142 


Latency: pavgw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9206      10181      10227      10172      10127      10000          0 
      9040       9995      10227      10156      10127      10000          0 
      9050       9994      10227      10153      10127      10000          0 
     43065      12341      10227      10675      10494      10087          0 
      8749       9994      10227      10137      10127      10000          0 
      8741       9995      10227      10137      10127      10000          0 
      8737       9994      10227      10137      10127      10000          0 
      8743       9994      10227      10133      10127      10000          0 


Throughput: pavgw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8769      10260      10227      10127      10000          0          0 
      8778       9993      10227      10127      10000          0          0 
      8782       9995      10227      10127      10000          0          0 
      8773       9996      10227      10127      10000          0          0 
      8763       9995      10227      10127      10000          0          0 
      8755       9995      10227      10127      10000          0          0 
      8745       9995      10227      10127      10000          0          0 
      8751       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8937      10185      10227      10127          0          0          1 
      8780       9998      10227      10127          0          0          1 
      8782       9997      10227      10127          0          0          1 
      8766       9995      10227      10127          0          0          1 
      8763       9996      10227      10127          0          0          1 
      8749       9995      10227      10127          0          0          1 
      8747       9997      10227      10127          0          0          1 
      8753       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9094      10356      10227      10128        106          0      10140 
      8780       9997      10227      10127        109          0      10158 
      8771       9998      10227      10127        109          0      10157 
      8759       9998      10227      10127        100          0      10137 
      8749       9994      10227      10127        101          0      10138 
      8739       9994      10227      10127        101          0      10138 
      8751       9996      10227      10127        100          0      10137 
      8761       9996      10227      10127         99          0      10137 


Throughput with memory source operand: pavgw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9171      10467      10227      20127      10006          0       5003 
      8776      10007      10227      20127      10001          0       5004 
      8788      10007      10227      20127      10001          0       5003 
      8795      10009      10227      20127      10001          0       5002 
      8782      10006      10227      20127      10001          0       5002 
      8772      10007      10227      20127      10001          0       5002 
      8764      10006      10227      20127      10001          0       5002 
      8757      10007      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9123      10418      10227      20127       5004          0          1 
      8773      10006      10227      20127       5003          0          1 
      8782      10007      10227      20127       5003          0          1 
      8792      10006      10227      20127       5003          0          1 
      8791      10006      10227      20127       5004          0          1 
      8780      10005      10227      20127       5002          0          1 
      8772      10007      10227      20127       5002          0          1 
      8764      10007      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10006      11070      10227      20135        128          1      10192 
      9187      10214      10227      20137        109          2      10187 
     54553      11803      10228      20334        190          3      10400 
      9876      10924      10227      20181        131          2      10247 
      9113      10107      10227      20127         99          3      10129 
      9127      10147      10227      20127        104          6      10153 
      9102      10084      10227      20127         88          3      10131 
      9131      10100      10227      20127         98          2      10131 


Latency: pavgw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9040       9996      10227      10157      10127       4998          0 
      9032       9995      10227      10164      10127       4994          0 
      9042       9994      10227      10156      10127       4994          0 
      9056       9994      10227      10135      10127       4994          0 
      9066       9993      10227      10135      10127       4994          0 
      9068       9994      10227      10135      10127       4994          0 
      9066       9993      10227      10136      10127       4994          0 
      9056       9995      10227      10135      10127       4994          0 


Throughput: pavgw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4616       5250      10227      10127       5002       5000          0 
      4407       5009      10227      10127       5002       5000          0 
      4412       5009      10227      10127       5002       5000          0 
      4413       5007      10227      10127       5002       5000          0 
      4412       5008      10227      10127       5002       5000          0 
      4409       5010      10227      10127       5002       5000          0 
      4406       5008      10227      10127       5002       5000          0 
      4403       5008      10227      10127       5002       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4607       5502      10227      10127          0          0          1 
      4385       5011      10227      10127          0          0          1 
      4391       5006      10227      10127          0          0          1 
      4391       5006      10227      10127          0          0          1 
      4394       5006      10227      10127          0          0          1 
      4399       5009      10227      10127          0          0          1 
      4405       5009      10227      10127          0          0          1 
      4401       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4558       5200      10227      10127        104          0      10149 
      4382       5004      10227      10127        110          0      10167 
      4381       5004      10227      10127        110          0      10167 
      4385       5005      10227      10127        110          0      10169 
      4386       5006      10227      10127        110          0      10166 
      4391       5007      10227      10127        100          0      10142 
      4391       5006      10227      10127        100          0      10142 
      4392       5007      10227      10127        100          0      10142 


Throughput with memory source operand: pavgw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4746       5422      10227      20127       5006       5007       5000 
      4417       5047      10227      20127       5001       5000       5000 
      4419       5046      10227      20127       5001       5000       5000 
      4407       5030      10227      20127       5001       5000       5000 
      4409       5029      10227      20127       5001       5000       5000 
      4417       5030      10227      20127       5001       5000       5000 
      4417       5031      10227      20127       5001       5000       5000 
      4419       5028      10227      20127       5001       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4777       5454      10227      20127       5000          0          1 
      4409       5041      10227      20127       5000          0          1 
      4413       5044      10227      20127       5000          0          1 
      4409       5039      10227      20127       5000          0          1 
      4395       5024      10227      20127       5000          0          1 
      4401       5023      10227      20127       5000          0          1 
      4401       5023      10227      20127       5000          0          1 
      4411       5025      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4847       5517      10227      20127        110          0      10165 
      4429       5040      10227      20127        110          0      10166 
      4427       5040      10227      20127        110          0      10169 
      4427       5039      10227      20127        110          0      10169 
      4407       5022      10227      20127        100          0      10140 
      4407       5026      10227      20127        100          0      10142 
      4406       5025      10227      20127        100          0      10142 
      4401       5024      10227      20127        100          0      10142 


Latency: pminub r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8788      10011      10227      10167      10127      10000          0 
      8786       9994      10227      10156      10127      10000          0 
      8779       9994      10227      10151      10127      10000          0 
      8769       9994      10227      10137      10127      10000          0 
      8757       9993      10227      10137      10127      10000          0 
      8749       9993      10227      10137      10127      10000          0 
      8747       9993      10227      10137      10127      10000          0 
      8761       9995      10227      10137      10127      10000          0 


Throughput: pminub r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8963      10218      10227      10127      10000          0          0 
      8761       9996      10227      10127      10000          0          0 
      8747       9994      10227      10127      10000          0          0 
      8743       9994      10227      10127      10000          0          0 
      8753       9996      10227      10127      10000          0          0 
      8761       9995      10227      10127      10000          0          0 
      8769       9996      10227      10127      10000          0          0 
      8780       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8769       9995      10227      10127          0          0          1 
      8760       9995      10227      10127          0          0          1 
      8753       9996      10227      10127          0          0          1 
      8748       9995      10227      10127          0          0          1 
      8760       9997      10227      10127          0          0          1 
      8767       9996      10227      10127          0          0          1 
      8781       9995      10227      10127          0          0          1 
      8786       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8913      10186      10227      10127        109          0      10157 
      8756       9997      10227      10127        109          0      10158 
      8764       9996      10227      10127        108          0      10152 
      8774       9995      10227      10127        101          0      10138 
      8783       9995      10227      10127        101          0      10138 
      8777       9994      10227      10127        101          0      10138 
      8770       9996      10227      10127        100          0      10137 
      8758       9996      10227      10127        100          0      10137 


Throughput with memory source operand: pminub r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9124      10414      10227      20127      10005          0       5002 
      8754      10001      10227      20127      10000          0       5003 
      8758      10003      10227      20127      10000          0       5003 
      8765      10000      10227      20127      10000          0       5002 
      8775      10000      10227      20127      10000          0       5002 
      8783      10000      10227      20127      10000          0       5002 
      8788      10002      10227      20127      10000          0       5002 
      8779      10000      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8933      10195      10227      20127       5002          0          1 
      8753      10001      10227      20127       5003          0          1 
      8751      10001      10227      20127       5003          0          1 
      8759      10001      10227      20127       5002          0          1 
      8772      10002      10227      20127       5003          0          1 
      8778      10000      10227      20127       5002          0          1 
      8786      10000      10227      20127       5002          0          1 
      8781      10000      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8931      10196      10227      20127        124          0      10190 
      8769      10004      10227      20127        111          0      10161 
      8784      10007      10227      20127        111          0      10156 
      8792      10006      10227      20127        100          0      10135 
      8791      10006      10227      20127        102          0      10136 
      8782      10008      10227      20127        100          0      10135 
      8770      10006      10227      20127        100          0      10135 
      8764      10006      10227      20127        100          0      10135 


Latency: pminub r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8949      10191      10227      10174      10127       4996          0 
      8766       9993      10227      10151      10127       4996          0 
      8760       9995      10227      10162      10127       4998          0 
      8750       9995      10227      10131      10127       4995          0 
      8750       9994      10227      10135      10127       4998          0 
      8760       9994      10227      10135      10127       4998          0 
      8768       9994      10227      10135      10127       4998          0 
      8782       9994      10227      10135      10127       4998          0 


Throughput: pminub r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4702       5190      10227      10127       5000       5000          0 
      4534       5007      10227      10127       5000       5000          0 
      4530       5007      10227      10127       5000       5000          0 
      4528       5007      10227      10127       5000       5000          0 
      4524       5007      10227      10127       5000       5000          0 
      4528       5007      10227      10127       5000       5000          0 
      4528       5007      10227      10127       5000       5000          0 
      4536       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4712       5198      10227      10127          0          0          1 
      4538       5007      10227      10127          0          0          1 
      4532       5007      10227      10127          0          0          1 
      4528       5007      10227      10127          0          0          1 
      4524       5007      10227      10127          0          0          1 
      4528       5007      10227      10127          0          0          1 
      4532       5009      10227      10127          0          0          1 
      4534       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4554       5195      10227      10127        101          0      10143 
      4391       5007      10227      10127        110          0      10168 
      4395       5008      10227      10127        101          0      10143 
      4395       5005      10227      10127        101          0      10143 
      4399       5005      10227      10127        101          0      10143 
      4403       5005      10227      10127        101          0      10143 
      4400       5005      10227      10127        100          0      10142 
      4399       5007      10227      10127        101          0      10143 


Throughput with memory source operand: pminub r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     16683       7768      10228      20372       5138       5108       5048 
      4696       5571      10227      20169       5021       5028       5024 
      4283       5037      10227      20127       5000       5000       5000 
      4287       5044      10227      20127       5000       5000       5000 
      4265       5024      10227      20127       5000       5000       5000 
      4263       5021      10227      20127       5000       5000       5000 
      4261       5023      10227      20127       5000       5000       5000 
      4257       5022      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5464       6241      10227      20127       5000          0          1 
      4421       5044      10227      20127       5000          0          1 
      4417       5040      10227      20127       5000          0          1 
      4423       5040      10227      20127       5000          0          1 
      4407       5023      10227      20127       5000          0          1 
      4411       5023      10227      20127       5000          0          1 
      4417       5025      10227      20127       5000          0          1 
      4413       5024      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4786       5460      10227      20127        110          0      10164 
      4425       5041      10227      20127        110          0      10164 
      4429       5043      10227      20127        110          0      10166 
      4431       5041      10227      20127        110          0      10170 
      4433       5043      10227      20127        110          0      10168 
      4415       5022      10227      20127        100          0      10142 
      4411       5027      10227      20127        100          0      10142 
      4407       5025      10227      20127        100          0      10140 


Latency: pmaxsw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8974      10218      10227      10156      10127      10000          0 
      8771       9993      10227      10158      10127      10000          0 
      8762       9994      10227      10159      10127      10000          0 
      8751       9994      10227      10157      10127      10000          0 
      8745       9993      10227      10159      10127      10000          0 
      8755       9994      10227      10134      10127      10000          0 
      8766       9993      10227      10134      10127      10000          0 
      8776       9993      10227      10134      10127      10000          0 


Throughput: pmaxsw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8366      10177      10227      10127      10000          0          0 
      8227       9997      10227      10127      10000          0          0 
      8235       9996      10227      10127      10000          0          0 
      8243       9996      10227      10127      10000          0          0 
      8251       9996      10227      10127      10000          0          0 
      8247       9995      10227      10127      10000          0          0 
      8241       9995      10227      10127      10000          0          0 
      8228       9994      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8947      10191      10227      10127          0          0          1 
      8785       9996      10227      10127          0          0          1 
      8779       9996      10227      10127          0          0          1 
      8764       9995      10227      10127          0          0          1 
      8760       9998      10227      10127          0          0          1 
      8746       9994      10227      10127          0          0          1 
      8748       9994      10227      10127          0          0          1 
      8758       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8638      10190      10227      10127        108          0      10153 
      8481       9995      10227      10127        109          0      10155 
      8489       9998      10227      10127        109          0      10157 
      8495       9995      10227      10127        101          0      10138 
      8507       9996      10227      10127        100          0      10137 
      8508       9996      10227      10127        100          0      10137 
      8499       9994      10227      10127        101          0      10138 
      8493       9995      10227      10127         99          0      10137 


Throughput with memory source operand: pmaxsw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9149      10418      10227      20127      10005          0       5003 
      8789      10003      10227      20127      10000          0       5003 
      8782      10001      10227      20127      10000          0       5003 
      8768       9999      10227      20127      10000          0       5002 
      8757       9999      10227      20127      10000          0       5002 
      8749      10001      10227      20127      10000          0       5002 
      8757      10002      10227      20127      10000          0       5002 
      8765      10001      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8586      10437      10227      20127       5003          0          1 
      8222      10007      10227      20127       5003          0          1 
      8230      10007      10227      20127       5002          0          1 
      8239      10006      10227      20127       5002          0          1 
      8245      10008      10227      20127       5002          0          1 
      8255      10008      10227      20127       5002          0          1 
      8261      10007      10227      20127       5002          0          1 
      8253      10007      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9163      10471      10227      20127        111          0      10156 
      8757      10002      10227      20127        110          0      10154 
      8766      10000      10227      20127        107          0      10150 
      8774      10001      10227      20127        110          0      10156 
      8788      10002      10227      20127        107          0      10154 
      8789      10001      10227      20127        100          0      10132 
      8778      10001      10227      20127        100          0      10132 
      8768      10001      10227      20127        101          0      10132 


Latency: pmaxsw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8928      10191      10227      10159      10127       5000          0 
      8766       9995      10227      10153      10127       5000          0 
      8775       9994      10227      10162      10127       5000          0 
      8785       9995      10227      10131      10127       5000          0 
      8778       9993      10227      10131      10127       5000          0 
      8770       9993      10227      10131      10127       5000          0 
      8760       9993      10227      10131      10127       5000          0 
      8748       9993      10227      10132      10127       5000          0 


Throughput: pmaxsw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4425       5201      10227      10127       5000       5000          0 
      4257       5004      10227      10127       5000       5000          0 
      4261       5006      10227      10127       5000       5000          0 
      4259       5005      10227      10127       5000       5000          0 
      4255       5005      10227      10127       5000       5000          0 
      4253       5008      10227      10127       5000       5000          0 
      4250       5006      10227      10127       5000       5000          0 
      4246       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4386       5168      10227      10127          0          0          1 
      4254       5007      10227      10127          0          0          1 
      4256       5008      10227      10127          0          0          1 
      4259       5009      10227      10127          0          0          1 
      4263       5008      10227      10127          0          0          1 
      4259       5007      10227      10127          0          0          1 
      4257       5007      10227      10127          0          0          1 
      4255       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4871       5549      10227      10127        103          0      10148 
      4401       5007      10227      10127        110          0      10167 
      4397       5007      10227      10127        110          0      10169 
      4398       5007      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4392       5007      10227      10127        100          0      10142 
      4391       5009      10227      10127        100          0      10142 
      4387       5008      10227      10127        100          0      10142 


Throughput with memory source operand: pmaxsw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4655       5480      10227      20127       5010       5013       5000 
      4286       5040      10227      20127       5000       5000       5000 
      4292       5045      10227      20127       5000       5000       5000 
      4288       5040      10227      20127       5000       5000       5000 
      4276       5023      10227      20127       5000       5000       5000 
      4273       5025      10227      20127       5000       5000       5000 
      4267       5024      10227      20127       5000       5000       5000 
      4267       5027      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4350       5276      10227      20127       5000          0          1 
      4152       5043      10227      20127       5000          0          1 
      4147       5041      10227      20127       5000          0          1 
      4134       5023      10227      20127       5000          0          1 
      4127       5021      10227      20127       5000          0          1 
      4130       5023      10227      20127       5000          0          1 
      4135       5025      10227      20127       5000          0          1 
      4138       5022      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5126       5468      10227      20127        110          0      10167 
      4730       5042      10227      20127        110          0      10169 
      4715       5024      10227      20127        100          0      10140 
      4715       5023      10227      20127        100          0      10142 
      4716       5022      10227      20127        100          0      10142 
      4710       5022      10227      20127        100          0      10142 
      4708       5024      10227      20127        100          0      10142 
      4706       5026      10227      20127        100          0      10142 


Latency: pabsb r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9098      10726      10227      10159      10127      10000          0 
      8471       9994      10227      10160      10127      10000          0 
      8479       9994      10227      10162      10127      10000          0 
      8487       9993      10227      10131      10127      10000          0 
      8495       9993      10227      10131      10127      10000          0 
      8506       9997      10227      10131      10127      10000          0 
      8503       9994      10227      10131      10127      10000          0 
      8495       9993      10227      10131      10127      10000          0 


Throughput: pabsb r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8945      10190      10227      10127      10000          0          0 
      8782       9995      10227      10127      10000          0          0 
      8783       9997      10227      10127      10000          0          0 
      8775       9998      10227      10127      10000          0          0 
      8765       9996      10227      10127      10000          0          0 
      8753       9996      10227      10127      10000          0          0 
      8747       9996      10227      10127      10000          0          0 
      8759       9996      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8915      10183      10227      10127          0          0          1 
      8761       9995      10227      10127          0          0          1 
      8771       9994      10227      10127          0          0          1 
      8778       9994      10227      10127          0          0          1 
      8782       9994      10227      10127          0          0          1 
      8771       9994      10227      10127          0          0          1 
      8761       9995      10227      10127          0          0          1 
      8751       9994      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8909      10152      10227      10127        115          0      10172 
      8764       9999      10227      10127        109          0      10153 
      8754       9994      10227      10127        110          0      10162 
      8747       9995      10227      10127        100          0      10131 
      8753       9996      10227      10127        100          0      10131 
      8764       9995      10227      10127        100          0      10131 
      8774       9998      10227      10127        100          0      10131 
      8788       9995      10227      10127        100          0      10131 


Throughput with memory source operand: pabsb r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9163      10431      10227      20127      10005          0       5003 
      8778      10006      10227      20127      10001          0       5003 
      8772      10006      10227      20127      10001          0       5002 
      8760      10006      10227      20127      10001          0       5002 
      8752      10007      10227      20127      10001          0       5003 
      8766      10006      10227      20127      10001          0       5002 
      8774      10006      10227      20127      10001          0       5003 
      8781      10006      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9317      10306      10227      20127       5002          0          1 
      9060      10005      10227      20127       5002          0          1 
      9070      10007      10227      20127       5003          0          1 
      9076      10006      10227      20127       5003          0          1 
      9086      10006      10227      20127       5002          0          1 
      9081      10006      10227      20127       5002          0          1 
      9068      10005      10227      20127       5002          0          1 
      9056      10004      10227      20127       5003          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9423      10403      10227      20127        111          0      10160 
      9072      10004      10227      20127        111          0      10159 
      9086      10006      10227      20127        111          0      10162 
      9078      10004      10227      20127        111          0      10160 
      9066      10006      10227      20127        101          0      10131 
      9059      10004      10227      20127        101          0      10135 
      9044      10004      10227      20127        101          0      10135 
      9048      10005      10227      20127        101          0      10135 


Latency: pabsb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9373      10365      10227      10150      10127       5000          0 
      9048       9996      10227      10156      10127       4999          0 
      9054       9994      10227      10157      10127       5000          0 
      9064       9994      10227      10135      10127       5000          0 
      9076       9994      10227      10135      10127       5000          0 
      9072       9994      10227      10135      10127       5000          0 
      9060       9995      10227      10135      10127       5000          0 
      9052       9994      10227      10135      10127       5000          0 


Throughput: pabsb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4562       5204      10227      10127       5000       5000          0 
      4391       5008      10227      10127       5000       5000          0 
      4387       5008      10227      10127       5000       5000          0 
      4386       5009      10227      10127       5000       5000          0 
      4383       5009      10227      10127       5000       5000          0 
      4391       5012      10227      10127       5000       5000          0 
      4386       5008      10227      10127       5000       5000          0 
      4389       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4405       5028      10227      10127          0          0          1 
      4384       5007      10227      10127          0          0          1 
      4385       5008      10227      10127          0          0          1 
      4383       5007      10227      10127          0          0          1 
      4389       5010      10227      10127          0          0          1 
      4391       5007      10227      10127          0          0          1 
      4391       5008      10227      10127          0          0          1 
      4394       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4573       5210      10227      10127        102          0      10145 
      4395       5010      10227      10127        110          0      10168 
      4389       5008      10227      10127        110          0      10168 
      4390       5009      10227      10127        110          0      10169 
      4385       5009      10227      10127        100          0      10142 
      4383       5010      10227      10127        100          0      10142 
      4386       5010      10227      10127        100          0      10142 
      4391       5008      10227      10127        100          0      10142 


Throughput with memory source operand: pabsb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4919       5428      10227      20127       5015       5016       5000 
      4568       5040      10227      20127       5000       5000       5000 
      4568       5044      10227      20127       5000       5000       5000 
      4546       5025      10227      20127       5000       5000       5000 
      4544       5022      10227      20127       5000       5000       5000 
      4542       5022      10227      20127       5000       5000       5000 
      4542       5023      10227      20127       5000       5000       5000 
      4545       5023      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5093       5801      10227      20127       5000          0          1 
      4423       5043      10227      20127       5000          0          1 
      4426       5042      10227      20127       5000          0          1 
      4419       5040      10227      20127       5000          0          1 
      4397       5022      10227      20127       5000          0          1 
      4401       5025      10227      20127       5000          0          1 
      4396       5022      10227      20127       5000          0          1 
      4401       5022      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4924       5622      10227      20127        109          0      10155 
      4419       5041      10227      20127        110          0      10168 
      4423       5041      10227      20127        110          0      10168 
      4423       5042      10227      20127        110          0      10170 
      4417       5027      10227      20127        100          0      10139 
      4413       5025      10227      20127        100          0      10137 
      4413       5022      10227      20127        100          0      10135 
      4415       5023      10227      20127        100          0      10139 


Latency: pabsd r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8917      10185      10227      10157      10127      10000          0 
      8764       9994      10227      10153      10127      10000          0 
      8772       9996      10227      10158      10127      10000          0 
      8781       9994      10227      10135      10127      10000          0 
      8783       9995      10227      10135      10127      10000          0 
      8772       9994      10227      10135      10127      10000          0 
      8764       9993      10227      10135      10127      10000          0 
      8754       9995      10227      10135      10127      10000          0 


Throughput: pabsd r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9248      10185      10227      10127      10000          0          0 
      9066       9996      10227      10127      10000          0          0 
      9058       9996      10227      10127      10000          0          0 
      9048       9996      10227      10127      10000          0          0 
      9040       9997      10227      10127      10000          0          0 
      9040       9995      10227      10127      10000          0          0 
      9052       9995      10227      10127      10000          0          0 
      9061       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8925      10184      10227      10127          0          0          1 
      8749       9998      10227      10127          0          0          1 
      8753       9996      10227      10127          0          0          1 
      8761       9996      10227      10127          0          0          1 
      8775       9996      10227      10127          0          0          1 
      8782       9996      10227      10127          0          0          1 
      8788       9997      10227      10127          0          0          1 
      8778       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8937      10194      10227      10127        115          0      10168 
      8766       9993      10227      10127        110          0      10158 
      8775       9992      10227      10127        110          0      10158 
      8783       9994      10227      10127        100          0      10131 
      8774       9995      10227      10127        100          0      10131 
      8762       9995      10227      10127        100          0      10131 
      8752       9993      10227      10127        100          0      10131 
      8748       9994      10227      10127        100          0      10131 


Throughput with memory source operand: pabsd r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9082      10365      10227      20127      10005          0       5003 
      8779      10006      10227      20127      10001          0       5002 
      8790      10005      10227      20127      10001          0       5003 
      8794      10006      10227      20127      10001          0       5003 
      8781      10006      10227      20127      10001          0       5002 
      8775      10005      10227      20127      10001          0       5002 
      8763      10006      10227      20127      10001          0       5002 
      8757      10006      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8635      10480      10227      20127       5003          0          1 
      8250       9999      10227      20127       5002          0          1 
      8257       9998      10227      20127       5004          0          1 
      8250      10000      10227      20127       5003          0          1 
      8242       9998      10227      20127       5003          0          1 
      8233       9999      10227      20127       5002          0          1 
      8225       9999      10227      20127       5002          0          1 
      8221      10000      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9122      10408      10227      20127        105          0      10145 
      8755      10000      10227      20127        107          0      10150 
      8747      10002      10227      20127        110          0      10158 
      8757      10003      10227      20127        100          0      10131 
      8767      10001      10227      20127        100          0      10131 
      8774      10001      10227      20127        100          0      10131 
      8786      10001      10227      20127        100          0      10131 
      8779      10002      10227      20127        100          0      10131 


Latency: pabsd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9075      10371      10227      10133      10127       4995          0 
      8753       9995      10227      10154      10127       4997          0 
      8759       9994      10227      10155      10127       4993          0 
      8771       9995      10227      10162      10127       4994          0 
      8778       9994      10227      10161      10127       4996          0 
      8780       9994      10227      10133      10127       4997          0 
      8770       9996      10227      10132      10127       4998          0 
      8757       9994      10227      10132      10127       4998          0 


Throughput: pabsd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4552       5198      10227      10127       5000       5000          0 
      4387       5005      10227      10127       5000       5000          0 
      4392       5011      10227      10127       5000       5000          0 
      4395       5008      10227      10127       5000       5000          0 
      4394       5007      10227      10127       5000       5000          0 
      4397       5007      10227      10127       5000       5000          0 
      4400       5007      10227      10127       5000       5000          0 
      4399       5010      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4709       5196      10227      10127          0          0          1 
      4532       5008      10227      10127          0          0          1 
      4530       5008      10227      10127          0          0          1 
      4526       5008      10227      10127          0          0          1 
      4530       5008      10227      10127          0          0          1 
      4536       5012      10227      10127          0          0          1 
      4536       5010      10227      10127          0          0          1 
      4538       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4554       5200      10227      10127        102          0      10145 
      4385       5006      10227      10127        110          0      10168 
      4392       5012      10227      10127        110          0      10168 
      4393       5008      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 
      4397       5007      10227      10127        100          0      10142 
      4401       5007      10227      10127        100          0      10142 
      4401       5008      10227      10127        100          0      10142 


Throughput with memory source operand: pabsd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4799       5473      10227      20127       5026       5029       5000 
      4421       5044      10227      20127       5000       5000       5000 
      4415       5040      10227      20127       5000       5000       5000 
      4419       5048      10227      20127       5000       5000       5000 
      4411       5041      10227      20127       5000       5000       5000 
      4398       5024      10227      20127       5000       5000       5000 
      4401       5023      10227      20127       5000       5000       5000 
      4402       5022      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4805       5475      10227      20127       5000          0          1 
      4422       5037      10227      20127       5000          0          1 
      4416       5039      10227      20127       5000          0          1 
      4424       5045      10227      20127       5000          0          1 
      4399       5023      10227      20127       5000          0          1 
      4394       5020      10227      20127       5000          0          1 
      4392       5020      10227      20127       5000          0          1 
      4396       5020      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5185       6113      10227      20127        102          0      10144 
      4273       5041      10227      20127        110          0      10167 
      4273       5038      10227      20127        110          0      10167 
      4282       5044      10227      20127        110          0      10168 
      4286       5046      10227      20127        110          0      10170 
      4268       5021      10227      20127        100          0      10139 
      4272       5021      10227      20127        100          0      10139 
      4276       5021      10227      20127        100          0      10139 


Latency: psignw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8666      10199      10227      10161      10127      10000          0 
      8485       9994      10227      10155      10127      10000          0 
      8481       9995      10227      10158      10127      10000          0 
      8473       9994      10227      10162      10127      10000          0 
      8481       9995      10227      10135      10127      10000          0 
      8491       9995      10227      10136      10127      10000          0 
      8499       9997      10227      10135      10127      10000          0 
      8510       9994      10227      10135      10127      10000          0 


Throughput: psignw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8931      10191      10227      10127      10000          0          0 
      8768       9995      10227      10127      10000          0          0 
      8778       9996      10227      10127      10000          0          0 
      8782       9995      10227      10127      10000          0          0 
      8779       9995      10227      10127      10000          0          0 
      8771       9994      10227      10127      10000          0          0 
      8759       9996      10227      10127      10000          0          0 
      8751       9994      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8651      10194      10227      10127          0          0          1 
      8492       9994      10227      10127          0          0          1 
      8498       9994      10227      10127          0          0          1 
      8508       9994      10227      10127          0          0          1 
      8506       9992      10227      10127          0          0          1 
      8498       9993      10227      10127          0          0          1 
      8490       9995      10227      10127          0          0          1 
      8478       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8862      10426      10227      10127         99          0      10135 
      8503       9995      10227      10127        110          0      10160 
      8508       9994      10227      10127         99          0      10135 
      8503       9995      10227      10127         99          0      10131 
      8495       9995      10227      10127         99          0      10135 
      8485       9996      10227      10127         99          0      10135 
      8473       9994      10227      10127         99          0      10135 
      8477       9995      10227      10127         99          0      10131 


Throughput with memory source operand: psignw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9002      10255      10227      20127      10005          0       5003 
      8768      10000      10227      20127      10000          0       5002 
      8763      10001      10227      20127      10000          0       5004 
      8753      10001      10227      20127      10000          0       5003 
      8753      10002      10227      20127      10000          0       5003 
      8765      10001      10227      20127      10000          0       5002 
      8774      10000      10227      20127      10000          0       5003 
      8782      10001      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9064      10355      10227      20127       5002          0          1 
      8762      10007      10227      20127       5002          0          1 
      8770      10005      10227      20127       5002          0          1 
      8784      10008      10227      20127       5003          0          1 
      8789      10006      10227      20127       5001          0          1 
      8786      10006      10227      20127       5002          0          1 
      8778      10006      10227      20127       5001          0          1 
      8771      10006      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10001      11379      10227      20127        110          0      10155 
      8782      10003      10227      20127        108          0      10153 
      8774      10004      10227      20127        110          0      10158 
      8764      10001      10227      20127        110          0      10163 
      8751       9999      10227      20127        101          0      10136 
      8751      10001      10227      20127        100          0      10136 
      8761       9999      10227      20127        100          0      10136 
      8775      10002      10227      20127        100          0      10136 


Latency: psignw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     10069      11487      10227      10162      10127       4995          0 
      8773       9993      10227      10157      10127       4992          0 
      8782       9994      10227      10156      10127       4989          0 
      8784       9995      10227      10137      10127       4999          0 
      8774       9996      10227      10137      10127       4999          0 
      8765       9997      10227      10137      10127       4999          0 
      8753       9996      10227      10137      10127       4999          0 
      8747       9993      10227      10134      10127       4992          0 


Throughput: psignw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4599       5236      10227      10127       5000       5000          0 
      4405       5011      10227      10127       5000       5000          0 
      4401       5009      10227      10127       5000       5000          0 
      4401       5008      10227      10127       5000       5000          0 
      4395       5008      10227      10127       5000       5000          0 
      4395       5009      10227      10127       5000       5000          0 
      4390       5010      10227      10127       5000       5000          0 
      4387       5008      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4575       5206      10227      10127          0          0          1 
      4403       5009      10227      10127          0          0          1 
      4403       5010      10227      10127          0          0          1 
      4401       5012      10227      10127          0          0          1 
      4397       5009      10227      10127          0          0          1 
      4393       5009      10227      10127          0          0          1 
      4391       5009      10227      10127          0          0          1 
      4387       5009      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4536       5172      10227      10127        102          0      10145 
      4397       5009      10227      10127        110          0      10166 
      4396       5007      10227      10127        110          0      10169 
      4401       5008      10227      10127        110          0      10169 
      4398       5006      10227      10127        100          0      10142 
      4395       5006      10227      10127        100          0      10142 
      4394       5010      10227      10127        100          0      10142 
      4393       5007      10227      10127        100          0      10142 


Throughput with memory source operand: psignw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5066       5605      10227      20127       5013       5012       5001 
      4566       5045      10227      20127       5001       5000       5000 
      4567       5046      10227      20127       5001       5000       5000 
      4554       5028      10227      20127       5001       5000       5000 
      4564       5033      10227      20127       5001       5000       5000 
      4562       5030      10227      20127       5001       5000       5000 
      4563       5028      10227      20127       5001       5000       5000 
      4560       5028      10227      20127       5001       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5759       6570      10227      20129       5002          0          6 
      5583       6356      10227      20129       5004          0          5 
      6122       6981      10227      20127       5003          0          5 
      5773       6582      10227      20127       4997          0          1 
      5545       6309      10227      20131       5005          0          6 
      5396       6156      10227      20133       5004          0          6 
      5412       6174      10227      20129       5002          0          3 
      5757       6562      10227      20129       5000          0          5 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4651       5486      10227      20127        105          0      10154 
      4275       5042      10227      20127        110          0      10165 
      4283       5045      10227      20127        110          0      10168 
      4284       5042      10227      20127        110          0      10170 
      4284       5042      10227      20127        110          0      10170 
      4272       5022      10227      20127        100          0      10139 
      4276       5023      10227      20127        100          0      10139 
      4278       5027      10227      20127        100          0      10135 


Latency: psadbw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26445      30207      10227      10155      10127          0          0 
     26323      29994      10227      10144      10127          0          0 
     26330      29993      10227      10142      10127          0          0 
     26259      29991      10227      10142      10127          0          0 
     26304      29991      10227      10129      10127          0          0 
     26338      29991      10227      10129      10127          0          0 
     26264      29993      10227      10129      10127          0          0 
     26290      29992      10227      10129      10127          0          0 


Throughput: psadbw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8684      10214      10227      10127          0          0          0 
      8506       9994      10227      10127          0          0          0 
      8503       9994      10227      10127          0          0          0 
      8494       9993      10227      10127          0          0          0 
      8488       9994      10227      10127          0          0          0 
      8478       9994      10227      10127          0          0          0 
      8472       9994      10227      10127          0          0          0 
      8482       9995      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8917      10188      10227      10127          0          0      10001 
      8750       9992      10227      10127          0          0      10001 
      8762       9995      10227      10127          0          0      10001 
      8772       9993      10227      10127          0          0      10001 
      8779       9992      10227      10127          0          0      10001 
      8785       9992      10227      10127          0          0      10001 
      8772       9994      10227      10127          0          0      10001 
      8762       9994      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8921      10180      10227      10127        110          0      10160 
      8746       9993      10227      10127        109          0      10160 
      8744       9993      10227      10127        110          0      10162 
      8756       9995      10227      10127        108          0      10156 
      8766       9995      10227      10127        100          0      10137 
      8776       9992      10227      10127        100          0      10137 
      8783       9994      10227      10127        100          0      10137 
      8772       9994      10227      10127        100          0      10137 


Throughput with memory source operand: psadbw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19814      13074      10228      20337        114         69       5021 
      8600      10104      10227      20140         18         13       5003 
     10467      12573      10227      20251         26         24       5056 
      8489       9917      10227      20127          5         10       5002 
      8485       9914      10227      20127          5         10       5003 
      8475       9917      10227      20127          5         10       5002 
      8465       9917      10227      20127          5         10       5002 
      8455       9916      10227      20127          5         10       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9312      10594      10227      20127       5003          0      10006 
      8777       9998      10227      20127       5002          0      10001 
      8769       9998      10227      20127       5002          0      10001 
      8757       9999      10227      20127       5003          0      10001 
      8751       9999      10227      20127       5002          0      10001 
      8755       9998      10227      20127       5002          0      10001 
      8764       9998      10227      20127       5002          0      10001 
      8770       9996      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8801      10367      10227      20127        107          0      10154 
      8480      10001      10227      20127        110          0      10155 
      8480       9999      10227      20127        106          0      10155 
      8492      10001      10227      20127        101          0      10136 
      8496      10001      10227      20127        100          0      10135 
      8508      10001      10227      20127        101          0      10136 
      8518      10003      10227      20127        100          0      10135 
      8507      10002      10227      20127        101          0      10136 


Latency: psadbw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     25478      30956      10227      10141      10127          0          0 
     24749      29993      10227      10137      10127          0          0 
     24699      29993      10227      10142      10127          0          0 
     24668      29992      10227      10127      10127          0          0 
     24733      29992      10227      10127      10127          0          0 
     24721      29992      10227      10127      10127          0          0 
     24660      29991      10227      10127      10127          0          0 
     24706      29994      10227      10127      10127          0          0 


Throughput: psadbw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8641      10191      10227      10127          0          0          0 
      8481       9994      10227      10127          0          0          0 
      8487       9992      10227      10127          0          0          0 
      8499       9993      10227      10127          0          0          0 
      8504       9993      10227      10127          0          0          0 
      8507       9993      10227      10127          0          0          0 
      8504       9994      10227      10127          0          0          0 
      8491       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8935      10184      10227      10127          0          0      10001 
      8780       9994      10227      10127          0          0      10001 
      8790       9995      10227      10127          0          0      10001 
      8775       9994      10227      10127          0          0      10001 
      8767       9993      10227      10127          0          0      10001 
      8755       9994      10227      10127          0          0      10001 
      8747       9994      10227      10127          0          0      10001 
      8749       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8767       9994      10227      10127        108          0      10152 
      8776       9992      10227      10127        110          0      10158 
      8783       9996      10227      10127        109          0      10158 
      8773       9993      10227      10127         99          0      10136 
      8761       9994      10227      10127        100          0      10137 
      8753       9994      10227      10127        100          0      10137 
      8743       9993      10227      10127         99          0      10136 
      8749       9993      10227      10127         99          0      10136 


Throughput with memory source operand: psadbw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8964      10411      10227      20127          0          0       5003 
      8772       9998      10227      20127          0          0       5002 
      8780       9999      10227      20127          0          0       5003 
      8783      10001      10227      20127          0          0       5003 
      8772       9999      10227      20127          0          0       5003 
      8766      10000      10227      20127          0          0       5003 
      8758      10000      10227      20127          0          0       5004 
      8750      10000      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9747      11481      10227      20127       5003          0      10004 
      8477      10000      10227      20127       5001          0      10001 
      8475       9997      10227      20127       5002          0      10001 
      8481       9999      10227      20127       5003          0      10001 
      8491      10000      10227      20127       5003          0      10001 
      8499       9999      10227      20127       5003          0      10001 
      8514      10001      10227      20127       5003          0      10001 
      8507       9997      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8851      10412      10227      20127        104          0      10143 
      8491       9998      10227      20127        109          0      10152 
      8481       9998      10227      20127        111          0      10155 
      8479      10000      10227      20127        109          0      10153 
      8481       9999      10227      20127        100          0      10132 
      8491      10000      10227      20127        100          0      10134 
      8499      10000      10227      20127        100          0      10134 
      8513      10000      10227      20127        100          0      10134 


Latency: pand r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8357      10161      10227      10157      10127       4998          0 
      8219       9994      10227      10160      10127       4993          0 
      8230       9994      10227      10158      10127       4995          0 
      8239       9994      10227      10149      10127       4994          0 
      8245       9995      10227      10148      10127       4997          0 
      8253       9993      10227      10143      10127       4993          0 
      8249       9994      10227      10137      10127       4998          0 
      8243       9993      10227      10153      10127       4994          0 


Throughput: pand r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4413       5206      10227      10127       5000          0          0 
      4243       5006      10227      10127       5000          0          0 
      4245       5005      10227      10127       5000          0          0 
      4250       5006      10227      10127       5000          0          0 
      4256       5011      10227      10127       5000          0          0 
      4258       5010      10227      10127       5000          0          0 
      4256       5006      10227      10127       5000          0          0 
      4261       5007      10227      10127       5000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4429       5207      10227      10127          0          0       5002 
      4258       5003      10227      10127          0          0       5001 
      4260       5005      10227      10127          0          0       5001 
      4260       5005      10227      10127          0          0       5001 
      4264       5011      10227      10127          0          0       5001 
      4256       5009      10227      10127          0          0       5001 
      4256       5007      10227      10127          0          0       5001 
      4252       5007      10227      10127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4558       5201      10227      10127        102          0      10149 
      4383       5007      10227      10127        110          0      10165 
      4384       5005      10227      10127        110          0      10169 
      4381       5006      10227      10127        100          0      10146 
      4381       5007      10227      10127        100          0      10146 
      4384       5008      10227      10127        100          0      10146 
      4387       5008      10227      10127        100          0      10146 
      4393       5006      10227      10127        100          0      10146 


Throughput with memory source operand: pand r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4671       5496      10227      20127       5005          0       5000 
      4285       5037      10227      20127       4998          0       5000 
      4288       5041      10227      20127       4999          0       5000 
      4286       5039      10227      20127       4999          0       5000 
      4274       5027      10227      20127       5000          0       5000 
      4266       5023      10227      20127       5000          0       5000 
      4267       5023      10227      20127       5000          0       5000 
      4263       5023      10227      20127       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4617       5269      10227      20127       5000          0       5011 
      4423       5041      10227      20127       5000          0       5001 
      4419       5038      10227      20127       5000          0       5003 
      4431       5044      10227      20127       5000          0       5002 
      4415       5025      10227      20127       5000          0       5001 
      4415       5022      10227      20127       5000          0       5001 
      4411       5022      10227      20127       5000          0       5001 
      4408       5022      10227      20127       5000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      7230       7920      10227      20127        108          2      10174 
      7116       7627      10227      20127        121          0      10160 
      7059       7507      10227      20127        113          1      10161 
      7097       7558      10227      20127        111          0      10169 
      7168       7632      10227      20127        110          0      10138 
      6960       7394      10227      20127        106          2      10136 
      7122       7622      10227      20127        117          3      10145 
      7073       7560      10227      20127        103          2      10130 


Latency: pand r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9927      10354      10227      10153      10127       3114          0 
      9734      10037      10227      10180      10127       3101          0 
      9731      10053      10227      10143      10127       3124          0 
      9744      10041      10227      10150      10127       3113          0 
      9729      10026      10227      10145      10127       3116          0 
      9764      10068      10227      10134      10127       3136          0 
      9765      10045      10227      10158      10127       3143          0 
      9767      10063      10227      10142      10127       3157          0 


Throughput: pand r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3056       3589      10227      10127       3326       3333          0 
      2866       3363      10227      10127       3330       3332          0 
      2864       3360      10227      10127       3330       3333          0 
      2854       3351      10227      10127       3331       3334          0 
      2856       3353      10227      10127       3331       3334          0 
      2854       3353      10227      10127       3331       3334          0 
      2848       3350      10227      10127       3331       3334          0 
      2850       3353      10227      10127       3331       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3130       3575      10227      10127          0          0       3341 
      2944       3360      10227      10127          0          0       3338 
      2946       3362      10227      10127          0          0       3339 
      2948       3362      10227      10127          0          0       3338 
      2942       3352      10227      10127          0          0       3335 
      2944       3354      10227      10127          0          0       3335 
      2944       3354      10227      10127          0          0       3335 
      2944       3352      10227      10127          0          0       3335 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3041       3575      10227      10127        102          0      10151 
      2856       3363      10227      10127        108          0      10165 
      2858       3361      10227      10127        108          0      10162 
      2854       3361      10227      10127        108          0      10164 
      2850       3351      10227      10127        100          0      10150 
      2844       3349      10227      10127        100          0      10150 
      2842       3349      10227      10127        100          0      10150 
      2844       3348      10227      10127        100          0      10150 


Throughput with memory source operand: pand r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4801       5473      10227      20127       3260       3328       5000 
      4423       5046      10227      20127       3248       3320       5000 
      4415       5043      10227      20127       3249       3321       5000 
      4419       5049      10227      20127       3257       3315       5000 
      4400       5030      10227      20127       3256       3316       5000 
      4401       5028      10227      20127       3257       3319       5000 
      4402       5027      10227      20127       3258       3316       5000 
      4411       5030      10227      20127       3257       3317       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4693       5519      10227      20127       5000          0       3436 
      4284       5044      10227      20127       5000          0       3433 
      4278       5040      10227      20127       5000          0       3431 
      4282       5048      10227      20127       5000          0       3433 
      4258       5025      10227      20127       5000          0       3426 
      4258       5025      10227      20127       5000          0       3422 
      4258       5023      10227      20127       5000          0       3427 
      4260       5024      10227      20127       5000          0       3424 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5327       5885      10227      20127        107          0      10158 
      4564       5044      10227      20127        110          0      10166 
      4556       5041      10227      20127        110          0      10169 
      4560       5038      10227      20127        110          0      10169 
      4548       5024      10227      20127        100          0      10142 
      4552       5024      10227      20127        100          0      10142 
      4557       5027      10227      20127        100          0      10140 
      4561       5026      10227      20127        100          0      10142 


Latency: pandn r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9477      10449      10227      10160      10129       4958          0 
      9099      10011      10227      10165      10127       4988          0 
      9355      10375      10227      10254      10165       5006          0 
      9067      10034      10227      10151      10127       4993          0 
      9518      10492      10227      10226      10166       5007          0 
      9076      10012      10227      10153      10129       5002          0 
      9125      10056      10227      10170      10129       5022          0 
      9111      10074      10227      10151      10127       5014          0 


Throughput: pandn r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5020       5195      10227      10127       4946          6          2 
      4975       5142      10227      10127       4968          4          3 
      5061       5227      10227      10127       4929         14          1 
      5028       5143      10227      10127       4958          3          0 
      4988       5154      10227      10127       4978          6          2 
      5054       5165      10227      10127       4912          6          2 
      5066       5161      10227      10127       4938         -4          0 
      5104       5257      10227      10127       4912         22          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4386       5172      10227      10127          0          0       5002 
      4247       5010      10227      10127          0          0       5001 
      4239       5006      10227      10127          0          0       5001 
      4243       5003      10227      10127          0          0       5001 
      4244       5005      10227      10127          0          0       5001 
      4250       5007      10227      10127          0          0       5001 
      4256       5010      10227      10127          0          0       5001 
      4254       5010      10227      10127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4837       5158      10227      10127        102          0      10146 
      4701       5008      10227      10127        110          0      10167 
      4701       5005      10227      10127        110          0      10163 
      4702       5007      10227      10127        100          0      10146 
      4698       5007      10227      10127        100          0      10146 
      4698       5008      10227      10127        100          0      10146 
      4695       5009      10227      10127        100          0      10146 
      4687       5007      10227      10127        100          0      10146 


Throughput with memory source operand: pandn r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4537       5495      10227      20127       5002          0       5000 
      4160       5041      10227      20127       5000          0       5000 
      4158       5038      10227      20127       4998          0       5000 
      4158       5042      10227      20127       4999          0       5000 
      4143       5025      10227      20127       5000          0       5000 
      4134       5022      10227      20127       5000          0       5000 
      4133       5021      10227      20127       5000          0       5000 
      4135       5023      10227      20127       5000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4664       5487      10227      20127       5000          0       5010 
      4278       5038      10227      20127       5000          0       5003 
      4280       5041      10227      20127       5000          0       5001 
      4277       5038      10227      20127       5000          0       5003 
      4271       5038      10227      20127       5000          0       5002 
      4259       5022      10227      20127       5000          0       5001 
      4260       5024      10227      20127       5000          0       5001 
      4260       5023      10227      20127       5000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4740       5585      10227      20127        110          0      10169 
      4271       5037      10227      20127        110          0      10166 
      4277       5044      10227      20127        110          0      10170 
      4261       5022      10227      20127        100          0      10135 
      4267       5022      10227      20127        100          0      10139 
      4265       5023      10227      20127        100          0      10139 
      4269       5021      10227      20127        100          0      10139 
      4275       5025      10227      20127        100          0      10135 


Latency: pandn r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8918      10185      10227      10153      10127       3300          0 
      8752       9994      10227      10155      10127       3299          0 
      8758       9993      10227      10156      10127       3299          0 
      8770       9993      10227      10156      10127       3301          0 
      8781       9995      10227      10131      10127       3301          0 
      8785       9995      10227      10131      10127       3301          0 
      8779       9995      10227      10131      10127       3301          0 
      8768       9997      10227      10131      10127       3301          0 


Throughput: pandn r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      3095       3533      10227      10127       3329       3332          0 
      2948       3365      10227      10127       3328       3335          0 
      2944       3360      10227      10127       3329       3334          0 
      2936       3350      10227      10127       3332       3334          0 
      2937       3350      10227      10127       3332       3334          0 
      2940       3348      10227      10127       3332       3334          0 
      2943       3353      10227      10127       3332       3334          0 
      2940       3351      10227      10127       3332       3334          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3231       3564      10227      10127          0          0       3341 
      3051       3362      10227      10127          0          0       3340 
      3054       3365      10227      10127          0          0       3337 
      3039       3350      10227      10127          0          0       3335 
      3035       3350      10227      10127          0          0       3335 
      3035       3350      10227      10127          0          0       3335 
      3033       3348      10227      10127          0          0       3335 
      3033       3354      10227      10127          0          0       3335 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      3227       3552      10227      10127        102          0      10151 
      3055       3363      10227      10127        108          0      10162 
      3055       3362      10227      10127        108          0      10166 
      3053       3361      10227      10127        108          0      10164 
      3039       3350      10227      10127        100          0      10150 
      3040       3349      10227      10127        100          0      10150 
      3043       3352      10227      10127        100          0      10150 
      3037       3350      10227      10127        100          0      10150 


Throughput with memory source operand: pandn r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4775       5461      10227      20127       3259       3324       5000 
      4419       5046      10227      20127       3248       3321       5000 
      4405       5031      10227      20127       3249       3323       5000 
      4409       5032      10227      20127       3259       3321       5000 
      4408       5024      10227      20127       3256       3320       5000 
      4413       5029      10227      20127       3254       3319       5000 
      4429       5042      10227      20127       3252       3322       5000 
      4420       5034      10227      20127       3255       3321       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5164       5901      10227      20127       5000          0       3436 
      4413       5041      10227      20127       5000          0       3433 
      4417       5043      10227      20127       5000          0       3434 
      4419       5044      10227      20127       5000          0       3424 
      4403       5024      10227      20127       5000          0       3425 
      4406       5023      10227      20127       5000          0       3430 
      4407       5023      10227      20127       5000          0       3427 
      4415       5025      10227      20127       5000          0       3424 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4944       5444      10227      20127        105          0      10148 
      4578       5040      10227      20127        110          0      10170 
      4559       5024      10227      20127        100          0      10142 
      4556       5023      10227      20127        100          0      10140 
      4558       5025      10227      20127        100          0      10142 
      4554       5028      10227      20127        100          0      10142 
      4548       5023      10227      20127        100          0      10140 
      4542       5022      10227      20127        100          0      10142 


Latency: psllw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9199      10832      10227      10157      10127      10000          0 
      8479       9995      10227      10156      10127      10000          0 
      8469       9994      10227      10161      10127      10000          0 
      8483       9996      10227      10153      10127      10000          0 
      8491       9995      10227      10137      10127      10000          0 
      8499       9995      10227      10137      10127      10000          0 
      8505       9995      10227      10137      10127      10000          0 
      8508       9995      10227      10137      10127      10000          0 


Throughput: psllw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9128      10403      10227      10127      10000         -5          3 
      9116      10375      10227      10127      10000          4          0 
      9136      10386      10227      10127      10021         -5          3 
      9126      10411      10227      10129      10001         -2          0 
      9047      10297      10227      10127      10013         -4          1 
      9086      10366      10227      10129      10012         -6          1 
      9110      10408      10227      10127      10001        -10          0 
      9142      10433      10227      10127      10005          5          3 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8675      10201      10227      10127          0          0          1 
      8491       9996      10227      10127          0          0          1 
      8483       9998      10227      10127          0          0          1 
      8471       9994      10227      10127          0          0          1 
      8482       9996      10227      10127          0          0          1 
      8489       9996      10227      10127          0          0          1 
      8497       9996      10227      10127          0          0          1 
      8505       9996      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9252      10229      10227      10128        115          0      10174 
      9042       9998      10227      10127        108          0      10151 
      9050       9997      10227      10127        110          0      10160 
      9060       9995      10227      10127        110          0      10160 
      9066       9994      10227      10127        109          0      10159 
      9078       9997      10227      10127        100          0      10136 
      9068       9994      10227      10127        100          0      10135 
      9062       9996      10227      10127         99          0      10135 


Throughput with memory source operand: psllw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8863      10454      10227      20127      10005          0       5002 
      8478      10002      10227      20127      10000          0       5003 
      8484      10001      10227      20127      10000          0       5003 
      8496      10001      10227      20127      10000          0       5002 
      8506      10001      10227      20127      10000          0       5002 
      8516      10003      10227      20127      10000          0       5002 
      8507       9999      10227      20127      10000          0       5002 
      8498       9999      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9159      10450      10227      20127       5003          0          1 
      8755      10000      10227      20127       5003          0          1 
      8749      10002      10227      20127       5002          0          1 
      8759      10001      10227      20127       5004          0          1 
      8763      10001      10227      20127       5002          0          1 
      8775      10000      10227      20127       5002          0          1 
      8784      10001      10227      20127       5002          0          1 
      8786      10002      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9292      10593      10227      20127        109          0      10160 
      8759       9999      10227      20127        108          0      10153 
      8749      10000      10227      20127        110          0      10160 
      8761      10003      10227      20127        109          0      10156 
      8769      10001      10227      20127        101          0      10136 
      8775      10002      10227      20127         99          0      10135 
      8786      10001      10227      20127         99          0      10135 
      8786      10001      10227      20127         99          0      10135 


Latency: psllw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17694      20369      10227      20171      20149       5109          0 
     17660      20149      10227      20173      20151       4838          0 
     17659      20157      10227      20193      20163       5107          0 
     17592      20159      10227      20166      20163       5146          0 
     17581      20065      10227      20164      20149       5057          0 
     17656      20106      10227      20161      20151       5035          0 
     17657      20131      10227      20167      20155       5107          0 
     17993      20566      10227      20150      20141       5007          0 


Throughput: psllw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8962      10214      10227      20127       5140       4860          0 
      8785      10003      10227      20127       5143       4857          0 
      8794      10007      10227      20127       5146       4854          0 
      8784      10005      10227      20127       5130       4870          0 
      8775      10005      10227      20127       5135       4865          0 
      8761      10006      10227      20127       5130       4870          0 
      8753      10004      10227      20127       5130       4870          0 
      8759      10004      10227      20127       5130       4870          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8960      10214      10227      20127          0          0      10001 
      8790      10009      10227      20127          0          0      10001 
      8794      10009      10227      20127          0          0      10001 
      8785      10009      10227      20127          0          0      10001 
      8782      10010      10227      20127          0          0      10001 
      8770      10009      10227      20127          0          0      10001 
      8760      10009      10227      20127          0          0      10001 
      8768      10010      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8959      10235      10227      20127        102          0      20145 
      8764      10008      10227      20127        110          0      20167 
      8776      10010      10227      20127        105          0      20154 
      8786      10008      10227      20127        100          0      20146 
      8793      10009      10227      20127        100          0      20142 
      8792      10008      10227      20127        100          0      20146 
      8786      10009      10227      20127        100          0      20146 
      8775      10008      10227      20127        100          0      20146 


Throughput with memory source operand: psllw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4839       5700      10227      20127       5033       4987       5006 
      4362       5137      10227      20127       4989       5011       5005 
      4363       5139      10227      20127       4989       5011       5006 
      4365       5135      10227      20127       4989       5011       5006 
      4369       5138      10227      20127       4989       5011       5006 
      4349       5107      10227      20127       4986       5014       5006 
      4346       5105      10227      20127       4986       5014       5006 
      4344       5106      10227      20127       4986       5014       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5122       5835      10227      20127       5005          0          1 
      4504       5138      10227      20127       5006          0          1 
      4500       5135      10227      20127       5006          0          1 
      4472       5106      10227      20127       5006          0          1 
      4470       5106      10227      20127       5006          0          1 
      4470       5104      10227      20127       5006          0          1 
      4472       5106      10227      20127       5006          0          1 
      4478       5106      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5026       5903      10227      20127        103          0      20157 
      4379       5142      10227      20127        103          0      20158 
      4377       5145      10227      20127        103          0      20158 
      4375       5144      10227      20127        103          0      20160 
      4346       5111      10227      20127        101          0      20154 
      4340       5112      10227      20127        101          0      20154 
      4344       5114      10227      20127        101          0      20154 
      4332       5110      10227      20127        101          0      20154 


Latency: pslld r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8896      10157      10227      10148      10127      10000          0 
      8746       9994      10227      10158      10127      10000          0 
      8750       9994      10227      10154      10127      10000          0 
      8754       9994      10227      10160      10127      10000          0 
      8768       9995      10227      10133      10127      10000          0 
      8776       9996      10227      10133      10127      10000          0 
      8779       9994      10227      10134      10127      10000          0 
      8774       9994      10227      10134      10127      10000          0 


Throughput: pslld r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9236      10187      10227      10127      10000          0          0 
      9056       9998      10227      10127      10000          0          0 
      9042       9997      10227      10127      10000          0          0 
      9042       9996      10227      10127      10000          0          0 
      9050       9997      10227      10127      10000          0          0 
      9062       9997      10227      10127      10000          0          0 
      9074       9998      10227      10127      10000          0          0 
      9074       9997      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8927      10199      10227      10127          0          0          1 
      8760       9997      10227      10127          0          0          1 
      8768       9997      10227      10127          0          0          1 
      8774       9995      10227      10127          0          0          1 
      8783       9998      10227      10127          0          0          1 
      8779       9996      10227      10127          0          0          1 
      8770       9997      10227      10127          0          0          1 
      8758       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8939      10185      10227      10127        111          0      10158 
      8781       9995      10227      10127        108          0      10153 
      8788       9999      10227      10127        109          0      10162 
      8776       9996      10227      10127        109          0      10157 
      8764       9997      10227      10127        100          0      10135 
      8753       9996      10227      10127        100          0      10135 
      8747       9995      10227      10127         99          0      10137 
      8754       9996      10227      10127        100          0      10138 


Throughput with memory source operand: pslld r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9128      10396      10227      20127      10006          0       5002 
      8776      10008      10227      20127      10001          0       5002 
      8771      10009      10227      20127      10001          0       5004 
      8757      10005      10227      20127      10001          0       5002 
      8757      10005      10227      20127      10001          0       5002 
      8767      10005      10227      20127      10001          0       5002 
      8776      10007      10227      20127      10001          0       5002 
      8786      10007      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9292      10788      10227      20131       5001          0         10 
      9113      10490      10227      20127       5002          0          3 
      9179      10513      10227      20127       5002          0          8 
      9012      10321      10227      20133       5004          0          6 
      9026      10293      10227      20132       5005          0         10 
      9119      10527      10227      20129       5004          0         -6 
      8864      10220      10227      20131       5003          0         16 
      8827      10121      10227      20133       5006          0         -3 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8790      10371      10227      20127        110          0      10155 
      8492      10007      10227      20127        110          0      10159 
      8498      10007      10227      20127        111          0      10157 
      8510      10006      10227      20127        108          0      10150 
      8521      10007      10227      20127        101          0      10132 
      8516      10009      10227      20127        101          0      10131 
      8506      10009      10227      20127        101          0      10132 
      8498      10007      10227      20127        101          0      10132 


Latency: pslld r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17704      20223      10227      20145      20127       5050          0 
     17535      19995      10227      20160      20127       5058          0 
     17568      19994      10227      20156      20127       5053          0 
     17543      19994      10227      20135      20127       5046          0 
     17507      19996      10227      20135      20127       5046          0 
     17512      19994      10227      20135      20127       5046          0 
     17545      19995      10227      20135      20127       5046          0 
     17563      19994      10227      20135      20127       5046          0 


Throughput: pslld r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8960      10229      10227      20127       5093       4907          0 
      8757      10006      10227      20127       5087       4913          0 
      8761      10007      10227      20127       5078       4922          0 
      8777      10010      10227      20127       5070       4930          0 
      8786      10009      10227      20127       5073       4927          0 
      8795      10009      10227      20127       5073       4927          0 
      8791      10010      10227      20127       5070       4930          0 
      8780      10008      10227      20127       5073       4927          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8994      10232      10227      20127          0          0      10001 
      8791      10005      10227      20127          0          0      10001 
      8782      10008      10227      20127          0          0      10001 
      8770      10005      10227      20127          0          0      10001 
      8760      10004      10227      20127          0          0      10001 
      8758      10005      10227      20127          0          0      10001 
      8768      10004      10227      20127          0          0      10001 
      8774      10004      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8963      10235      10227      20127        102          0      20145 
      8772      10007      10227      20127        110          0      20168 
      8784      10008      10227      20127        110          0      20169 
      8792      10007      10227      20127        100          0      20146 
      8796      10009      10227      20127        100          0      20146 
      8788      10009      10227      20127        100          0      20146 
      8776      10008      10227      20127        100          0      20146 
      8763      10007      10227      20127        100          0      20142 


Throughput with memory source operand: pslld r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5172       5695      10227      20127       5029       4992       5005 
      4665       5141      10227      20127       4991       5010       5006 
      4631       5106      10227      20127       4989       5012       5006 
     52899      10973      10228      20337       5636       4538       5028 
      9405      10382      10227      20135       5691       4325       5005 
      8487       9348      10227      20215       5459       4648       5041 
      4633       5107      10227      20127       4987       5013       5006 
      4632       5108      10227      20127       4990       5012       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5004       5705      10227      20127       5005          0          1 
      4512       5138      10227      20127       5006          0          1 
      4509       5137      10227      20127       5006          0          1 
      4488       5106      10227      20127       5006          0          1 
      4486       5107      10227      20127       5006          0          1 
      4485       5107      10227      20127       5006          0          1 
      4483       5106      10227      20127       5006          0          1 
      4478       5106      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5479       6264      10227      20127        101          0      20156 
      4502       5141      10227      20127        102          0      20158 
      4486       5121      10227      20127        101          0      20154 
      4475       5106      10227      20127        100          0      20154 
      4477       5107      10227      20127        100          0      20154 
      4479       5106      10227      20127        100          0      20154 
      4482       5106      10227      20127        100          0      20154 
      4486       5106      10227      20127        100          0      20154 


Latency: psllq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9228      10176      10227      10156      10127      10000          0 
      9072       9994      10227      10156      10127      10000          0 
      9066       9994      10227      10155      10127      10000          0 
      9055       9994      10227      10137      10127      10000          0 
      9046       9995      10227      10137      10127      10000          0 
      9036       9994      10227      10137      10127      10000          0 
      9036       9994      10227      10137      10127      10000          0 
      9048       9995      10227      10137      10127      10000          0 


Throughput: psllq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8932      10184      10227      10127      10000          0          0 
      8779       9994      10227      10127      10000          0          0 
      8784       9997      10227      10127      10000          0          0 
      8772       9995      10227      10127      10000          0          0 
      8765       9996      10227      10127      10000          0          0 
      8757       9994      10227      10127      10000          0          0 
      8745       9996      10227      10127      10000          0          0 
      8747       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8947      10220      10227      10127          0          0          1 
      8759       9997      10227      10127          0          0          1 
      8769       9998      10227      10127          0          0          1 
      8780       9996      10227      10127          0          0          1 
      8784       9996      10227      10127          0          0          1 
      8779       9996      10227      10127          0          0          1 
      8769       9997      10227      10127          0          0          1 
      8759       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8633      10177      10227      10127        114          0      10173 
      8489       9994      10227      10127        109          0      10153 
      8497       9994      10227      10127        111          0      10155 
      8505       9997      10227      10127        100          0      10135 
      8509       9995      10227      10127        100          0      10135 
      8500       9994      10227      10127        100          0      10137 
      8489       9994      10227      10127        100          0      10135 
      8481       9995      10227      10127        100          0      10135 


Throughput with memory source operand: psllq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9586      10931      10227      20127      10004          0       5004 
      8768      10008      10227      20127      10001          0       5002 
      8754      10007      10227      20127      10001          0       5002 
      8758      10008      10227      20127      10001          0       5002 
      8769      10007      10227      20127      10001          0       5002 
      8779      10007      10227      20127      10001          0       5002 
      8792      10007      10227      20127      10001          0       5002 
      8792      10009      10227      20127      10001          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9306      10633      10227      20127       5002          0          1 
      8764      10007      10227      20127       5003          0          1 
      8770      10005      10227      20127       5002          0          1 
      8784      10009      10227      20127       5002          0          1 
      8789      10007      10227      20127       5002          0          1 
      8793      10005      10227      20127       5002          0          1 
      8784      10005      10227      20127       5002          0          1 
      8773      10005      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9417      10408      10227      20127        110          0      10155 
      9046      10007      10227      20127        111          0      10156 
      9058      10008      10227      20127        108          0      10154 
      9066      10007      10227      20127        101          0      10132 
      9075      10007      10227      20127        101          0      10132 
      9085      10007      10227      20127        101          0      10132 
      9080      10009      10227      20127        101          0      10131 
      9072      10008      10227      20127        101          0      10132 


Latency: psllq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17525      19996      10227      20168      20127       5047          0 
     17561      19994      10227      20150      20127       5050          0 
     17549      19994      10227      20157      20127       5050          0 
     17517      19994      10227      20155      20127       5045          0 
     17505      19995      10227      20135      20127       5043          0 
     17539      19994      10227      20135      20127       5043          0 
     17565      19994      10227      20135      20127       5043          0 
     17539      19995      10227      20135      20127       5043          0 


Throughput: psllq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8953      10239      10227      20127       5095       4905          0 
      8763      10007      10227      20127       5082       4918          0 
      8770      10005      10227      20127       5079       4921          0 
      8784      10012      10227      20127       5086       4914          0 
     42054      12381      10227      20494       5261       4885          1 
      8475      10008      10227      20127       5066       4934          0 
      8479      10010      10227      20127       5090       4910          0 
      8489      10009      10227      20127       5066       4934          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10678      12917      10227      20139          2          0      10001 
      9918      11636      10227      20173          2          0      10034 
      8584      10083      10227      20131          2          0      10000 
      8612      10118      10227      20133          2          0      10007 
      8871      10435      10227      20150          2          0      10018 
      9762      11518      10227      20179          1          0      10036 
      8561      10071      10227      20131          3          0      10002 
      8564      10058      10227      20131          2          0      10003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8822      10043      10227      20127        102          0      20145 
      8790      10010      10227      20127        110          0      20172 
      8781      10009      10227      20127        100          0      20142 
      8772      10009      10227      20127        100          0      20142 
      8762      10009      10227      20127        100          0      20142 
      8756      10009      10227      20127        100          0      20142 
      8764      10011      10227      20127        100          0      20142 
      8775      10009      10227      20127        100          0      20142 


Throughput with memory source operand: psllq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4982       5672      10227      20127       5032       4982       5006 
      4519       5142      10227      20127       4992       5008       5005 
      4516       5141      10227      20127       4989       5011       5006 
      4487       5103      10227      20127       4986       5014       5006 
      4481       5105      10227      20127       4986       5014       5006 
      4482       5105      10227      20127       4986       5014       5006 
      4476       5104      10227      20127       4986       5014       5006 
      4474       5104      10227      20127       4986       5014       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5152       5880      10227      20127       5005          0          1 
      4518       5156      10227      20127       5006          0          1 
      4476       5104      10227      20127       5006          0          1 
      4481       5105      10227      20127       5006          0          1 
      4487       5107      10227      20127       5006          0          1 
      4486       5105      10227      20127       5006          0          1 
      4484       5105      10227      20127       5006          0          1 
      4481       5106      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5232       5958      10227      20127        102          0      20156 
      4510       5136      10227      20127        102          0      20158 
      4503       5136      10227      20127        102          0      20160 
      4502       5139      10227      20127        102          0      20160 
      4472       5104      10227      20127        100          0      20154 
      4471       5105      10227      20127        100          0      20154 
      4467       5106      10227      20127        100          0      20154 
      4461       5103      10227      20127        100          0      20154 


Latency: psraw r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8669      10196      10227      10159      10127      10000          0 
      8509       9993      10227      10160      10127      10000          0 
      8504       9994      10227      10153      10127      10000          0 
      8499       9996      10227      10137      10127      10000          0 
      8487       9993      10227      10137      10127      10000          0 
      8477       9995      10227      10137      10127      10000          0 
      8473       9993      10227      10137      10127      10000          0 
      8481       9994      10227      10138      10127      10000          0 


Throughput: psraw r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9555      10177      10227      10127      10000          0          0 
      9375       9996      10227      10127      10000          0          0 
      9369       9997      10227      10127      10000          0          0 
      9357       9996      10227      10127      10000          0          0 
      9347       9997      10227      10127      10000          0          0 
      9351       9997      10227      10127      10000          0          0 
      9363       9996      10227      10127      10000          0          0 
      9374       9996      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8907      10157      10227      10127          0          0          1 
      8760       9996      10227      10127          0          0          1 
      8750      10000      10227      10127          0          0          1 
      8762       9999      10227      10127          0          0          1 
      8770       9996      10227      10127          0          0          1 
      8776       9996      10227      10127          0          0          1 
      8785       9996      10227      10127          0          0          1 
      8785       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8939      10183      10227      10127        105          0      10151 
      8786       9996      10227      10127        109          0      10157 
      8780       9997      10227      10127        100          0      10136 
      8769       9996      10227      10127        100          0      10136 
      8761       9997      10227      10127         99          0      10135 
      8753       9999      10227      10127         99          0      10135 
      8751       9997      10227      10127        100          0      10136 
      8759       9996      10227      10127        100          0      10136 


Throughput with memory source operand: psraw r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9110      10416      10227      20127      10004          0       5004 
      8753      10000      10227      20127      10000          0       5003 
      8769      10001      10227      20127      10000          0       5002 
      8773      10002      10227      20127      10000          0       5002 
      8786      10001      10227      20127      10000          0       5002 
      8788      10001      10227      20127      10000          0       5002 
      8775      10001      10227      20127      10000          0       5002 
      8769      10003      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9411      10400      10227      20127       5003          0          1 
      9058      10001      10227      20127       5003          0          1 
      9070      10002      10227      20127       5003          0          1 
      9076       9999      10227      20127       5002          0          1 
      9077      10000      10227      20127       5002          0          1 
      9064       9999      10227      20127       5002          0          1 
      9056       9999      10227      20127       5002          0          1 
      9048      10000      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9118      10395      10227      20127        113          0      10159 
      8781       9998      10227      20127        110          0      10160 
      8791      10000      10227      20127        109          0      10156 
      8782       9999      10227      20127         99          0      10135 
      8773      10000      10227      20127        101          0      10136 
     20474      11892      10228      20395        212          1      10581 
      8760      10000      10227      20127        109          0      10159 
      8765      10001      10227      20127        100          0      10132 


Latency: psraw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18934      20172      10227      20169      20127       5052          0 
     18723      19994      10227      20158      20127       5036          0 
     18711      19994      10227      20159      20127       5035          0 
     18750      19992      10227      20156      20127       5053          0 
     18777      19994      10227      20135      20127       5046          0 
     18740      19994      10227      20135      20127       5046          0 
     18709      19993      10227      20135      20127       5046          0 
     18735      19992      10227      20135      20127       5046          0 


Throughput: psraw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8824      10043      10227      20127       5097       4903          0 
      8796      10010      10227      20127       5088       4912          0 
      8788      10008      10227      20127       5093       4907          0 
      8781      10009      10227      20127       5087       4913          0 
      8765      10008      10227      20127       5078       4922          0 
      8759      10011      10227      20127       5070       4930          0 
      8765      10009      10227      20127       5073       4927          0 
      8772      10009      10227      20127       5073       4927          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8541      10040      10227      20127          0          0      10001 
      8739      10311      10227      20148          0          0      10016 
     10252      12105      10227      20137          1          0      10003 
      9998      11832      10227      20143          0          0      10001 
     13493      15961      10227      20175          0          1      10044 
      8574      10115      10227      20150          0          1      10014 
      9644      11346      10227      20173          0          0      10035 
      8657      10175      10227      20131          0          0       9999 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8997      10262      10227      20127        102          0      20145 
      8784      10007      10227      20127        110          0      20166 
      8796      10006      10227      20127        110          0      20161 
      8794      10008      10227      20127        110          0      20166 
      8784      10010      10227      20127        110          0      20172 
      8774      10009      10227      20127        100          0      20142 
      8767      10010      10227      20127        100          0      20142 
      8759      10009      10227      20127        100          0      20142 


Throughput with memory source operand: psraw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5310       6049      10227      20127       5061       4961       5006 
      4523       5151      10227      20127       4993       5007       5006 
      4514       5137      10227      20127       4989       5011       5006 
      4481       5104      10227      20127       4986       5014       5006 
      4483       5105      10227      20127       4986       5014       5006 
      4476       5103      10227      20127       4986       5014       5006 
      4478       5107      10227      20127       4986       5014       5006 
      4470       5104      10227      20127       4986       5014       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4950       5827      10227      20127       5006          0          1 
      4364       5135      10227      20127       5006          0          1 
      4367       5137      10227      20127       5006          0          1 
      4371       5137      10227      20127       5006          0          1 
      4349       5105      10227      20127       5006          0          1 
      4352       5105      10227      20127       5006          0          1 
      4348       5107      10227      20127       5006          0          1 
      4347       5105      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5259       5613      10227      20127        102          0      20156 
      4831       5150      10227      20127        102          0      20158 
      4821       5137      10227      20127        102          0      20158 
      4829       5140      10227      20127        102          0      20160 
      4793       5106      10227      20127        100          0      20154 
      4792       5107      10227      20127        100          0      20154 
      4787       5105      10227      20127        100          0      20154 
      4782       5106      10227      20127        100          0      20154 


Latency: psrlq r64,r64

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8895      10157      10227      10146      10127      10000          0 
      8761       9994      10227      10158      10127      10000          0 
      8774       9994      10227      10154      10127      10000          0 
      8780       9994      10227      10134      10127      10000          0 
      8784       9994      10227      10133      10127      10000          0 
      8773       9995      10227      10133      10127      10000          0 
      8761       9996      10227      10133      10127      10000          0 
      8751       9994      10227      10134      10127      10000          0 


Throughput: psrlq r64,r64

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8893      10152      10227      10127      10000          0          0 
      8762       9997      10227      10127      10000          0          0 
      8772       9996      10227      10127      10000          0          0 
      8781       9995      10227      10127      10000          0          0 
      8777       9995      10227      10127      10000          0          0 
      8772       9995      10227      10127      10000          0          0 
      8760       9997      10227      10127      10000          0          0 
      8750       9996      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8951      10197      10227      10127          0          0          1 
      8784       9997      10227      10127          0          0          1 
      8781       9997      10227      10127          0          0          1 
      8769       9994      10227      10127          0          0          1 
      8759       9996      10227      10127          0          0          1 
      8751       9995      10227      10127          0          0          1 
      8751       9995      10227      10127          0          0          1 
      8759       9994      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9250      10186      10227      10127        104          0      10150 
      9065       9995      10227      10127        108          0      10157 
      9057       9995      10227      10127        110          0      10160 
      9045       9996      10227      10127        100          0      10136 
      9042       9994      10227      10127        100          0      10135 
      9050       9997      10227      10127         99          0      10135 
      9056       9995      10227      10127        100          0      10136 
      9068       9995      10227      10127        100          0      10136 


Throughput with memory source operand: psrlq r64,[m64]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9125      10411      10227      20127      10005          0       5000 
      8777      10001      10227      20127      10000          0       5002 
      8788      10001      10227      20127      10000          0       5002 
      8780      10002      10227      20127      10000          0       5002 
      8775      10001      10227      20127      10000          0       5002 
      8763      10001      10227      20127      10000          0       5002 
      8757      10001      10227      20127      10000          0       5002 
      8753      10003      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9687      10702      10227      20127       5002          0          1 
      9048      10007      10227      20127       5003          0          1 
      9048      10007      10227      20127       5003          0          1 
      9056      10006      10227      20127       5002          0          1 
      9070      10010      10227      20127       5004          0          1 
      9080      10007      10227      20127       5002          0          1 
      9084      10007      10227      20127       5002          0          1 
      9075      10007      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8855      10425      10227      20127        113          0      10165 
      8507      10002      10227      20127        110          0      10158 
      8516      10002      10227      20127        110          0      10159 
      8513      10001      10227      20127        110          0      10162 
      8501      10001      10227      20127        100          0      10135 
      8493      10003      10227      20127        100          0      10135 
      8487      10002      10227      20127        100          0      10135 
      8479      10001      10227      20127        100          0      10135 


Latency: psrlq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17740      20192      10227      20146      20127       5051          0 
     17545      19996      10227      20155      20127       5022          0 
     17512      19993      10227      20155      20127       5042          0 
     17510      19995      10227      20133      20127       5047          0 
     17548      19995      10227      20133      20127       5047          0 
     17572      19997      10227      20133      20127       5047          0 
     17534      19996      10227      20133      20127       5047          0 
     17503      19995      10227      20133      20127       5047          0 


Throughput: psrlq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8697      10232      10227      20127       5093       4907          0 
      8514      10008      10227      20127       5081       4919          0 
      8521      10007      10227      20127       5073       4927          0 
      8515      10011      10227      20127       5070       4930          0 
      8505      10010      10227      20127       5070       4930          0 
      8499      10009      10227      20127       5073       4927          0 
      8489      10010      10227      20127       5070       4930          0 
      8489      10009      10227      20127       5073       4927          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8937      10199      10227      20127          0          0      10001 
      8758      10007      10227      20127          0          0      10001 
      8758      10006      10227      20127          0          0      10001 
      8768      10005      10227      20127          0          0      10001 
      8775      10004      10227      20127          0          0      10001 
      8788      10008      10227      20127          0          0      10001 
      8792      10005      10227      20127          0          0      10001 
      8781      10004      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9000      10239      10227      20127        102          0      20149 
      8791      10011      10227      20127        110          0      20175 
      8782      10008      10227      20127        110          0      20169 
      8776      10012      10227      20127        100          0      20150 
      8762      10008      10227      20127        100          0      20142 
      8764      10008      10227      20127        100          0      20142 
      8775      10010      10227      20127        100          0      20142 
      8783      10010      10227      20127        100          0      20150 


Throughput with memory source operand: psrlq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5106       5630      10227      20127       5033       4988       5006 
      4667       5141      10227      20127       4989       5011       5005 
      4659       5137      10227      20127       4989       5011       5006 
      4658       5137      10227      20127       4989       5011       5006 
      4660       5140      10227      20127       4989       5011       5006 
      4622       5104      10227      20127       4986       5014       5006 
      4623       5107      10227      20127       4986       5014       5006 
      4617       5107      10227      20127       4986       5014       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4895       5574      10227      20127       5006          0          1 
      4516       5144      10227      20127       5006          0          1 
      4514       5136      10227      20127       5006          0          1 
      4514       5140      10227      20127       5006          0          1 
      4475       5105      10227      20127       5006          0          1 
      4476       5106      10227      20127       5006          0          1 
      4476       5106      10227      20127       5006          0          1 
      4470       5105      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4901       5581      10227      20127        102          0      20155 
      4510       5139      10227      20127        102          0      20158 
      4504       5139      10227      20127        102          0      20160 
      4475       5107      10227      20127        100          0      20154 
      4472       5106      10227      20127        100          0      20154 
      4470       5107      10227      20127        100          0      20154 
      4464       5106      10227      20127        100          0      20154 
      4468       5106      10227      20127        100          0      20154 


instructions that can have only 128 bit



Latency: movdqa r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4611       5261      10227      10152      10127       1664       4935 
      4449       5069      10227      10169      10127       1666       4930 
      4437       5055      10227      10177      10127       1660       4950 
      4435       5048      10227      10146      10127       1657       4957 
      4430       5048      10227      10146      10127       1657       4957 
      4427       5046      10227      10146      10127       1657       4957 
      4427       5046      10227      10146      10127       1657       4957 
      4421       5046      10227      10146      10127       1657       4957 


Throughput: movdqa r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2649       3800      10227      10127       1912       1981          0 
      2268       2592      10227      10127       1930       1988          0 
      2268       2589      10227      10127       1953       2006          0 
      2274       2594      10227      10127       1926       1988          0 
      2244       2561      10227      10127       1917       1981          0 
      2244       2557      10227      10127       1917       1981          0 
      2244       2559      10227      10127       1917       1981          0 
      2245       2558      10227      10127       1917       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2298       4067      10228      10328          4          2       2238 
      2281       2593      10227      10127          0          0       2289 
      2278       2591      10227      10127          0          0       2323 
      2246       2557      10227      10127          0          0       2322 
      2246       2558      10227      10127          0          0       2322 
      2245       2557      10227      10127          0          0       2322 
      2248       2559      10227      10127          0          0       2322 
      2243       2557      10227      10127          0          0       2322 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2534       2793      10227      10127        102          0      10155 
      2346       2590      10227      10127        107          0      10163 
      2365       2606      10227      10127        107          0      10167 
      2347       2589      10227      10127        105          0      10163 
      2318       2556      10227      10127        100          0      10154 
      2320       2562      10227      10127        100          0      10154 
      2315       2558      10227      10127        100          0      10154 
      2318       2556      10227      10127        100          0      10154 


Throughput with memory source operand: movdqa r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5095       5802      10227      10127          0          0       5000 
      4425       5044      10227      10127          0          0       5000 
      4419       5042      10227      10127          0          0       5000 
      4399       5023      10227      10127          0          0       5000 
      4397       5023      10227      10127          0          0       5000 
      4393       5023      10227      10127          0          0       5000 
      4393       5024      10227      10127          0          0       5000 
      4391       5025      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5036       5930      10227      10127       5000          0          1 
      4286       5039      10227      10127       5000          0          1 
      4287       5040      10227      10127       5000          0          1 
      4275       5025      10227      10127       5000          0          1 
      4274       5023      10227      10127       5000          0          1 
      4272       5026      10227      10127       5000          0          1 
      4270       5023      10227      10127       5000          0          1 
      4266       5022      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4494       5283      10227      10127        105          0      10150 
      4293       5041      10227      10127        110          0      10166 
      4295       5047      10227      10127        110          0      10170 
      4269       5024      10227      10127        100          0      10140 
      4267       5023      10227      10127        100          0      10142 
      4263       5024      10227      10127        100          0      10142 
      4265       5023      10227      10127        100          0      10140 
      4259       5022      10227      10127        100          0      10140 


Latency: movdqu r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4479       5268      10227      10144      10127       1662       4937 
      4315       5072      10227      10160      10127       1668       4926 
      4333       5089      10227      10176      10127       1673       4914 
      4315       5069      10227      10173      10127       1667       4934 
      4311       5062      10227      10173      10127       1667       4942 
      4293       5046      10227      10146      10127       1660       4957 
      4289       5047      10227      10146      10127       1660       4957 
      4290       5046      10227      10146      10127       1660       4957 


Throughput: movdqu r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2468       2819      10227      10127       1953       2011          0 
      2268       2588      10227      10127       1925       1987          0 
      2268       2590      10227      10127       1927       1986          0 
      2242       2557      10227      10127       1917       1981          0 
      2238       2556      10227      10127       1917       1981          0 
      2242       2558      10227      10127       1917       1981          0 
      2244       2557      10227      10127       1917       1981          0 
      2247       2558      10227      10127       1917       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2633       2800      10227      10127          0          0       2241 
      2435       2591      10227      10127          0          0       2327 
      2435       2589      10227      10127          0          0       2318 
      2404       2556      10227      10127          0          0       2322 
      2407       2559      10227      10127          0          0       2322 
      2404       2557      10227      10127          0          0       2322 
      2403       2557      10227      10127          0          0       2322 
      2403       2557      10227      10127          0          0       2322 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2446       2794      10227      10127        101          0      10154 
      2268       2592      10227      10127        106          0      10162 
      2264       2590      10227      10127        105          0      10163 
      2266       2588      10227      10127        105          0      10163 
      2241       2556      10227      10127        100          0      10154 
      2242       2557      10227      10127        100          0      10154 
      2242       2557      10227      10127        100          0      10154 
      2241       2557      10227      10127        100          0      10154 


Throughput with memory source operand: movdqu r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4815       5496      10227      10127          0          0       5000 
      4411       5039      10227      10127          0          0       5000 
      4397       5024      10227      10127          0          0       5000 
      4397       5023      10227      10127          0          0       5000 
      4399       5026      10227      10127          0          0       5000 
      4401       5023      10227      10127          0          0       5000 
      4405       5024      10227      10127          0          0       5000 
      4409       5023      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4939       5459      10227      10127       5000          0          1 
      4566       5043      10227      10127       5000          0          1 
      4569       5046      10227      10127       5000          0          1 
      4557       5026      10227      10127       5000          0          1 
      4554       5023      10227      10127       5000          0          1 
      4556       5023      10227      10127       5000          0          1 
      4559       5024      10227      10127       5000          0          1 
      4557       5025      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4792       5469      10227      10127        110          0      10162 
      4411       5041      10227      10127        110          0      10168 
      4413       5046      10227      10127        110          0      10169 
      4414       5045      10227      10127        110          0      10169 
      4397       5023      10227      10127        100          0      10140 
      4398       5025      10227      10127        100          0      10142 
      4403       5023      10227      10127        100          0      10142 
      4407       5024      10227      10127        100          0      10142 


Latency: punpckhqdq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9236      10177      10227      10172      10127          0          0 
      9068       9991      10227      10151      10127          0          0 
      9058       9991      10227      10162      10127          0          0 
      9046       9991      10227      10162      10127          0          0 
      9040       9992      10227      10135      10127          0          0 
      9034       9994      10227      10135      10127          0          0 
      9046       9994      10227      10135      10127          0          0 
      9054       9992      10227      10135      10127          0          0 


Throughput: punpckhqdq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9236      10188      10227      10127          0          0          0 
      9067       9990      10227      10127          0          0          0 
      9075       9991      10227      10127          0          0          0 
      9062       9990      10227      10127          0          0          0 
      9054       9991      10227      10127          0          0          0 
      9044       9991      10227      10127          0          0          0 
      9034       9991      10227      10127          0          0          0 
      9042       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9387      10368      10227      10127          0          0      10001 
      9036       9992      10227      10127          0          0      10001 
      9044       9991      10227      10127          0          0      10001 
      9052       9993      10227      10127          0          0      10001 
      9061       9991      10227      10127          0          0      10001 
      9075       9993      10227      10127          0          0      10001 
      9070       9991      10227      10127          0          0      10001 
      9058       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8925      10161      10227      10127        107          0      10156 
      8768       9992      10227      10127        110          0      10157 
      8759       9992      10227      10127        110          0      10158 
      8749       9991      10227      10127         99          0      10136 
      8745       9992      10227      10127        100          0      10137 
      8752       9991      10227      10127         99          0      10136 
      8760       9991      10227      10127        100          0      10137 
      8775       9993      10227      10127         99          0      10136 


Throughput with memory source operand: punpckhqdq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9403      10358      10227      20127          0          0       5003 
      9069       9996      10227      20127          0          0       5002 
      9056       9996      10227      20127          0          0       5002 
      9050       9998      10227      20127          0          0       5004 
      9040       9998      10227      20127          0          0       5003 
      9040       9997      10227      20127          0          0       5004 
      9052       9999      10227      20127          0          0       5003 
      9062       9999      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9179      10149      10227      20127       5002          0      10011 
      9042       9996      10227      20127       5002          0      10001 
      9054       9998      10227      20127       5004          0      10001 
      9060       9997      10227      20127       5003          0      10001 
      9075       9997      10227      20127       5004          0      10001 
      9075       9996      10227      20127       5002          0      10001 
      9070       9998      10227      20127       5004          0      10001 
      9058       9998      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8825      10394      10227      20127        109          0      10166 
      8484       9997      10227      20127        110          0      10159 
      8472       9997      10227      20127        110          0      10161 
      8482       9997      10227      20127        110          0      10163 
      8490       9997      10227      20127        100          0      10134 
      8498       9998      10227      20127         99          0      10134 
      8510       9999      10227      20127        100          0      10137 
      8510       9999      10227      20127        100          0      10137 


Latency: punpcklqdq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9232      10207      10227      10149      10127          0          0 
      9038       9991      10227      10162      10127          0          0 
      9050       9992      10227      10162      10127          0          0 
      9056       9992      10227      10135      10127          0          0 
      9070       9992      10227      10135      10127          0          0 
      9072       9992      10227      10135      10127          0          0 
      9068       9993      10227      10135      10127          0          0 
      9052       9993      10227      10135      10127          0          0 


Throughput: punpcklqdq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8947      10184      10227      10127          0          0          0 
      8767       9993      10227      10127          0          0          0 
      8755       9991      10227      10127          0          0          0 
      8751       9992      10227      10127          0          0          0 
      8739       9990      10227      10127          0          0          0 
      8749       9993      10227      10127          0          0          0 
      8761       9992      10227      10127          0          0          0 
      8769       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9208      10177      10227      10127          0          0      10001 
      9050       9990      10227      10127          0          0      10001 
      9058       9989      10227      10127          0          0      10001 
      9068       9990      10227      10127          0          0      10001 
      9067       9990      10227      10127          0          0      10001 
      9063       9991      10227      10127          0          0      10001 
      9048       9991      10227      10127          0          0      10001 
      9038       9990      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8919      10150      10227      10127        108          0      10158 
      8777       9991      10227      10127        110          0      10158 
      8771       9990      10227      10127        110          0      10154 
      8760       9991      10227      10127        108          0      10153 
      8749       9989      10227      10127        109          0      10156 
      8745       9992      10227      10127         99          0      10133 
      8749       9992      10227      10127        100          0      10133 
      8761       9989      10227      10127         99          0      10133 


Throughput with memory source operand: punpcklqdq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10259      11672      10227      20127          0          0       5002 
      8772       9995      10227      20127          0          0       5003 
      8769       9999      10227      20127          0          0       5003 
      8757       9996      10227      20127          0          0       5003 
      8749       9998      10227      20127          0          0       5003 
      8751       9996      10227      20127          0          0       5003 
      8761       9996      10227      20127          0          0       5003 
      8771       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9562      10893      10227      20127       5002          0      10011 
      8785       9994      10227      20127       5002          0      10001 
      8779       9999      10227      20127       5004          0      10001 
      8766       9995      10227      20127       5002          0      10001 
      8756       9996      10227      20127       5004          0      10001 
      8746       9995      10227      20127       5002          0      10001 
      8748       9996      10227      20127       5004          0      10001 
      8762       9997      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9373      10355      10227      20127        110          0      10162 
      9056       9995      10227      20127        109          0      10158 
      9066       9995      10227      20127        109          0      10161 
      9075       9996      10227      20127        100          0      10134 
      9066       9996      10227      20127         99          0      10134 
      9058       9997      10227      20127        100          0      10137 
      9048       9997      10227      20127         99          0      10134 
      9038       9995      10227      20127         99          0      10136 


Latency: pmovsxbw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9072      10367      10227      10159      10127          0          0 
      8743       9992      10227      10156      10127          0          0 
      8749       9991      10227      10156      10127          0          0 
      8764       9990      10227      10162      10127          0          0 
      8774       9991      10227      10131      10127          0          0 
      8778       9992      10227      10131      10127          0          0 
      8773       9993      10227      10131      10127          0          0 
      8763       9991      10227      10131      10127          0          0 


Throughput: pmovsxbw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8675      10192      10227      10127          0          0          0 
      8498       9993      10227      10127          0          0          0 
      8486       9993      10227      10127          0          0          0 
      8478       9993      10227      10127          0          0          0 
      8472       9994      10227      10127          0          0          0 
      8476       9993      10227      10127          0          0          0 
      8486       9993      10227      10127          0          0          0 
      8496       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8949      10182      10227      10127          0          0      10001 
      8778       9992      10227      10127          0          0      10001 
      8770       9992      10227      10127          0          0      10001 
      8758       9992      10227      10127          0          0      10001 
      8752       9994      10227      10127          0          0      10001 
      8744       9993      10227      10127          0          0      10001 
      8756       9992      10227      10127          0          0      10001 
      8762       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8961      10209      10227      10127        108          0      10156 
      8760       9993      10227      10127        110          0      10159 
      8750       9993      10227      10127        110          0      10156 
      8742       9992      10227      10127        110          0      10159 
      8745       9992      10227      10127        110          0      10155 
      8762       9993      10227      10127        100          0      10136 
      8770       9995      10227      10127        100          0      10136 
      8776       9993      10227      10127        100          0      10136 


Throughput with memory source operand: pmovsxbw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9156      10421      10227      20127          0          0       5004 
      8778       9999      10227      20127          0          0       5001 
      8764      10000      10227      20127          0          0       5004 
      8754       9997      10227      20127          0          0       5002 
      8745       9997      10227      20127          0          0       5003 
      8750       9997      10227      20127          0          0       5002 
      8760       9997      10227      20127          0          0       5002 
      8766       9998      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9135      10401      10227      20127       5003          0      10011 
      8785       9998      10227      20127       5004          0      10001 
      8777       9997      10227      20127       5003          0      10001 
      8766       9997      10227      20127       5003          0      10001 
      8756       9997      10227      20127       5002          0      10001 
      8748       9997      10227      20127       5002          0      10001 
      8754       9997      10227      20127       5003          0      10001 
      8768       9998      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9133      10407      10227      20127        105          0      10145 
      8763       9998      10227      20127        110          0      10160 
      8753       9998      10227      20127        109          0      10153 
      8747       9998      10227      20127        110          0      10162 
      8757       9996      10227      20127        100          0      10131 
      8767       9998      10227      20127        100          0      10137 
      8773       9996      10227      20127        100          0      10131 
      8784       9996      10227      20127        100          0      10131 


Latency: pmovzxbd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8937      10183      10227      10147      10127          0          0 
      8757       9992      10227      10153      10127          0          0 
      8747       9990      10227      10153      10127          0          0 
      8739       9988      10227      10155      10127          0          0 
      8752       9990      10227      10131      10127          0          0 
      8762       9990      10227      10131      10127          0          0 
      8775       9992      10227      10131      10127          0          0 
      8781       9992      10227      10131      10127          0          0 


Throughput: pmovzxbd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8893      10148      10227      10127          0          0          0 
      8749       9993      10227      10127          0          0          0 
      8747       9996      10227      10127          0          0          0 
      8755       9993      10227      10127          0          0          0 
      8759       9992      10227      10127          0          0          0 
      8769       9992      10227      10127          0          0          0 
      8780       9993      10227      10127          0          0          0 
      8776       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8921      10195      10227      10127          0          0      10001 
      8756       9994      10227      10127          0          0      10001 
      8764       9993      10227      10127          0          0      10001 
      8776       9992      10227      10127          0          0      10001 
      8785       9992      10227      10127          0          0      10001 
      8777       9992      10227      10127          0          0      10001 
      8768       9993      10227      10127          0          0      10001 
      8756       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8955      10189      10227      10127        108          0      10156 
      8772       9992      10227      10127        110          0      10159 
      8758       9993      10227      10127        110          0      10154 
      8752       9992      10227      10127        110          0      10155 
      8744       9993      10227      10127        100          0      10136 
      8754       9995      10227      10127        100          0      10136 
      8762       9994      10227      10127        100          0      10136 
      8772       9993      10227      10127        100          0      10136 


Throughput with memory source operand: pmovzxbd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9088      10342      10227      20127          0          0       5003 
      8782      10001      10227      20127          0          0       5002 
      8773      10000      10227      20127          0          0       5004 
      8761       9998      10227      20127          0          0       5003 
      8751       9997      10227      20127          0          0       5002 
      8751       9997      10227      20127          0          0       5002 
      8755       9997      10227      20127          0          0       5002 
      8769       9998      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9123      10419      10227      20127       5002          0      10009 
      8761       9997      10227      20127       5002          0      10001 
      8767       9997      10227      20127       5002          0      10001 
      8779       9998      10227      20127       5003          0      10001 
      8788       9996      10227      20127       5003          0      10001 
      8782       9997      10227      20127       5003          0      10001 
      8771       9996      10227      20127       5002          0      10001 
      8763       9996      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9756      11505      10227      20127        111          0      10157 
      8493      10003      10227      20127        111          0      10156 
      8499      10004      10227      20127        111          0      10156 
      8512      10003      10227      20127        111          0      10160 
      8517      10004      10227      20127        101          0      10131 
      8509      10004      10227      20127        101          0      10135 
      8499      10004      10227      20127        101          0      10138 
      8493      10003      10227      20127        101          0      10138 


Latency: pmovsxbq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9090      10375      10227      10149      10127          0          0 
      8744       9991      10227      10155      10127          0          0 
      8745       9991      10227      10158      10127          0          0 
      8757       9991      10227      10131      10127          0          0 
      8762       9991      10227      10131      10127          0          0 
      8776       9992      10227      10131      10127          0          0 
      8778       9992      10227      10131      10127          0          0 
      8769       9991      10227      10131      10127          0          0 


Throughput: pmovsxbq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8909      10163      10227      10127          0          0          0 
      8750       9992      10227      10127          0          0          0 
      8741       9993      10227      10127          0          0          0 
      8753       9995      10227      10127          0          0          0 
      8759       9992      10227      10127          0          0          0 
      8767       9993      10227      10127          0          0          0 
      8778       9993      10227      10127          0          0          0 
      8782       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8917      10187      10227      10127          0          0      10001 
      8746       9993      10227      10127          0          0      10001 
      8756       9994      10227      10127          0          0      10001 
      8764       9992      10227      10127          0          0      10001 
      8774       9992      10227      10127          0          0      10001 
      8777       9993      10227      10127          0          0      10001 
      8771       9992      10227      10127          0          0      10001 
      8762       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8947      10187      10227      10127        103          0      10142 
      8772       9994      10227      10127        110          0      10159 
      8758       9992      10227      10127        110          0      10159 
      8749       9992      10227      10127        110          0      10155 
      8744       9993      10227      10127        100          0      10136 
      8744       9993      10227      10127        100          0      10136 
      8762       9995      10227      10127        100          0      10136 
      8768       9994      10227      10127        100          0      10136 


Throughput with memory source operand: pmovsxbq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8830      10414      10227      20127          0          0       5003 
      8485       9997      10227      20127          0          0       5002 
      8497       9999      10227      20127          0          0       5004 
      8503       9997      10227      20127          0          0       5002 
      8511       9997      10227      20127          0          0       5002 
      8506       9999      10227      20127          0          0       5002 
      8493       9998      10227      20127          0          0       5002 
      8485       9997      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8695      10229      10227      20127       5002          0      10012 
      8507       9997      10227      20127       5003          0      10001 
      8505      10000      10227      20127       5003          0      10001 
      8495       9997      10227      20127       5002          0      10001 
      8485       9997      10227      20127       5002          0      10001 
      8481       9998      10227      20127       5003          0      10001 
      8469       9997      10227      20127       5002          0      10001 
      8483       9998      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8828      10401      10227      20127        110          0      10160 
      8491       9998      10227      20127        110          0      10160 
      8499       9999      10227      20127        109          0      10155 
      8511       9999      10227      20127        110          0      10162 
      8505       9997      10227      20127        100          0      10131 
      8497       9998      10227      20127        100          0      10131 
      8487       9997      10227      20127        100          0      10131 
      8480       9998      10227      20127        100          0      10137 


Latency: pmovzxwd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9274      10562      10227      10155      10127          0          0 
      8765       9991      10227      10158      10127          0          0 
      8753       9991      10227      10133      10127          0          0 
      8743       9991      10227      10133      10127          0          0 
      8751       9991      10227      10133      10127          0          0 
      8763       9993      10227      10135      10127          0          0 
      8773       9991      10227      10135      10127          0          0 
      8778       9992      10227      10135      10127          0          0 


Throughput: pmovzxwd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8752       9994      10227      10127          0          0          0 
      8761       9992      10227      10127          0          0          0 
      8769       9992      10227      10127          0          0          0 
      8778       9992      10227      10127          0          0          0 
      8776       9991      10227      10127          0          0          0 
      8770       9993      10227      10127          0          0          0 
      8759       9994      10227      10127          0          0          0 
      8747       9992      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8939      10193      10227      10127          0          0      10001 
      8752       9992      10227      10127          0          0      10001 
      8748       9992      10227      10127          0          0      10001 
      8754       9992      10227      10127          0          0      10001 
      8766       9993      10227      10127          0          0      10001 
      8774       9994      10227      10127          0          0      10001 
      8780       9992      10227      10127          0          0      10001 
      8781       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8927      10187      10227      10127        110          0      10157 
     41539      12865      10227      10503        246          2      10674 
      8490       9992      10227      10127        109          0      10152 
      8495       9993      10227      10127        100          0      10136 
      8490       9992      10227      10127        110          0      10160 
      8481       9992      10227      10127        100          0      10136 
      8473       9994      10227      10127        110          0      10162 
      8466       9992      10227      10127        100          0      10136 


Throughput with memory source operand: pmovzxwd r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8599      10417      10227      20127          0          0       5003 
      8253      10001      10227      20127          0          0       5002 
      8241       9998      10227      20127          0          0       5003 
      8231       9998      10227      20127          0          0       5003 
      8226       9999      10227      20127          0          0       5004 
      8218       9998      10227      20127          0          0       5002 
      8223       9997      10227      20127          0          0       5002 
      8236       9999      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9517      10813      10227      20169       5025          0      10030 
      8759       9930      10227      20127       5004          0      10005 
      8748       9931      10227      20127       5003          0      10005 
      8738       9929      10227      20127       5004          0      10005 
      8728       9930      10227      20127       5003          0      10005 
      8720       9929      10227      20127       5003          0      10005 
      8724       9929      10227      20127       5004          0      10005 
      8740       9929      10227      20127       5003          0      10005 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8852      10416      10227      20127        110          0      10160 
      8491       9999      10227      20127        110          0      10157 
      8477       9997      10227      20127        110          0      10162 
      8473       9997      10227      20127        100          0      10135 
      8480       9997      10227      20127        100          0      10138 
      8491       9996      10227      20127        100          0      10135 
      8501       9997      10227      20127        100          0      10138 
      8509       9999      10227      20127        100          0      10138 


Latency: pmovsxdq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9120      10384      10227      10160      10127          0          0 
      8780       9994      10227      10163      10127          0          0 
      8770       9991      10227      10157      10127          0          0 
      8758       9991      10227      10131      10127          0          0 
      8751       9991      10227      10131      10127          0          0 
      8741       9991      10227      10131      10127          0          0 
      8744       9991      10227      10131      10127          0          0 
      8754       9991      10227      10131      10127          0          0 


Throughput: pmovsxdq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9225      10182      10227      10127          0          0          0 
      9040       9993      10227      10127          0          0          0 
      9036       9992      10227      10127          0          0          0 
      9046       9995      10227      10127          0          0          0 
      9058       9993      10227      10127          0          0          0 
      9068       9993      10227      10127          0          0          0 
      9077       9993      10227      10127          0          0          0 
      9069       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8933      10189      10227      10127          0          0      10001 
      8747       9992      10227      10127          0          0      10001 
      8743       9994      10227      10127          0          0      10001 
      8749       9992      10227      10127          0          0      10001 
      8757       9993      10227      10127          0          0      10001 
      8767       9992      10227      10127          0          0      10001 
      8778       9992      10227      10127          0          0      10001 
      8778       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9208      10179      10227      10127        105          0      10145 
      9053       9992      10227      10127        110          0      10160 
      9060       9991      10227      10127        110          0      10159 
      9072       9992      10227      10127        100          0      10132 
      9071       9992      10227      10127        100          0      10132 
      9061       9993      10227      10127        100          0      10132 
      9051       9994      10227      10127        100          0      10132 
      9037       9992      10227      10127        100          0      10132 


Throughput with memory source operand: pmovsxdq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9646      10640      10227      20127          0          0       5002 
      9055       9998      10227      20127          0          0       5003 
      9046       9999      10227      20127          0          0       5002 
      9036       9997      10227      20127          0          0       5003 
      9048       9998      10227      20127          0          0       5003 
      9058       9997      10227      20127          0          0       5002 
      9068       9997      10227      20127          0          0       5003 
      9075       9997      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8855      10404      10227      20127       5002          0      10005 
      8503       9998      10227      20127       5002          0      10001 
      8495       9999      10227      20127       5004          0      10001 
      8487       9999      10227      20127       5003          0      10001 
      8477       9999      10227      20127       5003          0      10001 
      8473       9997      10227      20127       5002          0      10001 
      8481       9998      10227      20127       5003          0      10001 
      8489       9997      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9104      10399      10227      20127        105          0      10144 
      8749       9997      10227      20127        109          0      10155 
      8759       9998      10227      20127        110          0      10158 
      8769       9998      10227      20127        100          0      10135 
      8775       9997      10227      20127        100          0      10133 
      8782       9997      10227      20127        100          0      10135 
      8776       9997      10227      20127        100          0      10133 
      8767       9997      10227      20127        100          0      10135 


Latency: pcmpeqq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9092      10365      10227      10146      10127       5000          0 
      8776       9994      10227      10153      10127       4999          0 
      8780       9994      10227      10154      10127       4999          0 
      8770       9995      10227      10158      10127       5000          0 
      8761       9995      10227      10135      10127       5000          0 
      8751       9994      10227      10135      10127       5000          0 
      8745       9994      10227      10135      10127       5000          0 
      8751       9994      10227      10135      10127       5000          0 


Throughput: pcmpeqq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4566       5205      10227      10127       5000       5000          0 
      4389       5006      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4385       5007      10227      10127       5000       5000          0 
      4380       5007      10227      10127       5000       5000          0 
      4383       5011      10227      10127       5000       5000          0 
      4381       5008      10227      10127       5000       5000          0 
      4384       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5121       5824      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4395       5007      10227      10127          0          0          1 
      4397       5012      10227      10127          0          0          1 
      4394       5009      10227      10127          0          0          1 
      4387       5007      10227      10127          0          0          1 
      4385       5007      10227      10127          0          0          1 
      4380       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4572       5210      10227      10127        102          0      10145 
      4393       5005      10227      10127        110          0      10168 
      4401       5008      10227      10127        110          0      10167 
      4403       5008      10227      10127        100          0      10142 
      4397       5007      10227      10127        100          0      10142 
      4397       5007      10227      10127        100          0      10142 
      4392       5007      10227      10127        100          0      10142 
      4391       5007      10227      10127        100          0      10142 


Throughput with memory source operand: pcmpeqq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4759       5426      10227      20127       5013       5012       5000 
      4422       5040      10227      20127       5000       5000       5000 
      4430       5047      10227      20127       5000       5000       5000 
      4410       5024      10227      20127       5000       5000       5000 
      4412       5022      10227      20127       5000       5000       5000 
      4412       5022      10227      20127       5000       5000       5000 
      4411       5022      10227      20127       5000       5000       5000 
      4408       5025      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4897       5229      10227      20127       5000          0          1 
      4713       5041      10227      20127       5000          0          1 
      4718       5043      10227      20127       5000          0          1 
      4720       5045      10227      20127       5000          0          1 
      4704       5022      10227      20127       5000          0          1 
      4706       5022      10227      20127       5000          0          1 
      4708       5022      10227      20127       5000          0          1 
      4716       5024      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5131       5476      10227      20127        106          0      10154 
      4730       5049      10227      20127        111          0      10167 
      4732       5044      10227      20127        111          0      10168 
      4740       5053      10227      20127        111          0      10170 
      4726       5030      10227      20127        101          0      10137 
      4724       5028      10227      20127        101          0      10137 
      4724       5027      10227      20127        101          0      10135 
      4724       5028      10227      20127        101          0      10139 


Latency: pcmpgtq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     27358      30156      10227      10135      10127          0          0 
     27134      29991      10227      10137      10127          0          0 
     27181      29991      10227      10136      10127          0          0 
     27210      29991      10227      10143      10127          0          0 
     27138      29992      10227      10142      10127          0          0 
     27177      29991      10227      10127      10127          0          0 
     27216      29991      10227      10127      10127          0          0 
     27138      29991      10227      10127      10127          0          0 


Throughput: pcmpgtq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9217      10186      10227      10127          0          0          0 
      9056       9994      10227      10127          0          0          0 
      9062       9996      10227      10127          0          0          0 
      9076       9994      10227      10127          0          0          0 
      9074       9994      10227      10127          0          0          0 
      9062       9996      10227      10127          0          0          0 
      9052       9997      10227      10127          0          0          0 
      9042       9998      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9215      10179      10227      10127          0          0      10001 
      9033       9996      10227      10127          0          0      10001 
      9044       9995      10227      10127          0          0      10001 
      9056       9994      10227      10127          0          0      10001 
      9064       9996      10227      10127          0          0      10001 
      9077       9995      10227      10127          0          0      10001 
      9072       9997      10227      10127          0          0      10001 
      9064       9996      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8937      10188      10227      10127        110          0      10160 
      8760       9993      10227      10127        110          0      10161 
      8750       9994      10227      10127        110          0      10159 
      8748       9995      10227      10127        109          0      10162 
      8754       9994      10227      10127         99          0      10132 
      8766       9994      10227      10127         99          0      10132 
      8770       9994      10227      10127         99          0      10132 
      8780       9993      10227      10127        100          0      10132 


Throughput with memory source operand: pcmpgtq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9205      10488      10227      20127          0          0       5002 
      8790      10001      10227      20127          0          0       5003 
      8781      10001      10227      20127          0          0       5002 
      8770      10002      10227      20127          0          0       5002 
      8760      10002      10227      20127          0          0       5002 
      8748      10000      10227      20127          0          0       5002 
      8752      10000      10227      20127          0          0       5002 
      8762      10000      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9452      10440      10227      20127       5003          0      10010 
      9066      10005      10227      20127       5003          0      10001 
      9078      10007      10227      20127       5003          0      10001 
      9090      10009      10227      20127       5004          0      10001 
      9081      10005      10227      20127       5002          0      10001 
      9070      10008      10227      20127       5002          0      10001 
      9060      10005      10227      20127       5002          0      10001 
      9050      10006      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10126      11530      10227      20127        101          0      10141 
      8773      10001      10227      20127        110          0      10157 
      8765      10001      10227      20127        110          0      10162 
      8755      10000      10227      20127         99          0      10137 
      8751       9999      10227      20127         99          0      10131 
      8761       9999      10227      20127         99          0      10131 
      8767       9999      10227      20127         99          0      10131 
      8776       9999      10227      20127         99          0      10131 


Latency: pmulld r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     87856     100187      10227      20134      20127      10000          0 
     87682      99993      10227      20134      20127      10000          0 
     87682      99992      10227      20142      20127      10000          0 
     87680      99992      10227      20137      20127      10000          0 
     87678      99992      10227      20127      20127      10000          0 
     87680      99992      10227      20127      20127      10000          0 
     87680      99992      10227      20127      20127      10000          0 
     87683      99992      10227      20127      20127      10000          0 


Throughput: pmulld r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     11338      12925      10227      20127      10020       9980          0 
     11022      12582      10227      20127      10030       9970          0 
     11069      12651      10227      20127      10030       9970          0 
     11128      12711      10227      20127      10039       9961          0 
     11139      12710      10227      20127      10039       9961          0 
     11159      12709      10227      20127      10039       9961          0 
     11166      12709      10227      20127      10039       9961          0 
     11151      12709      10227      20127      10039       9961          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     11346      12924      10227      20127          0          0          1 
     11092      12653      10227      20127          0          0          1 
     11052      12626      10227      20127          0          0          1 
     11090      12664      10227      20127          0          0          1 
     11145      12711      10227      20127          0          0          1 
     11157      12708      10227      20127          0          0          1 
     11168      12711      10227      20127          0          0          1 
     11153      12710      10227      20127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     11633      12810      10227      20127        101          0      20141 
     11421      12591      10227      20127        111          0      20165 
     11352      12530      10227      20127        109          0      20163 
     11413      12618      10227      20127        109          0      20167 
     11451      12659      10227      20127        100          0      20138 
     11447      12641      10227      20127        100          0      20138 
     11482      12659      10227      20127        100          0      20138 
     11477      12641      10227      20127        100          0      20138 


Throughput with memory source operand: pmulld r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     10531      11987      10227      30127      10015       9987       5003 
      9603      10929      10227      30127      10018       9982       5002 
      9593      10928      10227      30127      10018       9982       5004 
      9577      10928      10227      30127      10018       9982       5003 
      9569      10928      10227      30127      10018       9982       5004 
      9568      10930      10227      30127      10018       9982       5003 
      9581      10928      10227      30127      10018       9982       5004 
      9589      10928      10227      30127      10018       9982       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     10426      11487      10227      30127       5003          0          1 
      9601      10593      10227      30127       5003          0          1 
      9257      10224      10227      30127       5003          0          1 
      9589      10601      10227      30127       5004          0          1 
      9478      10475      10227      30127       5002          0          1 
      9978      11018      10227      30127       5004          0          1 
     10636      11726      10227      30127       5002          0          1 
      9621      10600      10227      30127       5004          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9760      11148      10227      30127        101          0      30152 
      8973      10253      10227      30127        110          0      30171 
      9084      10366      10227      30127        108          0      30164 
      9094      10367      10227      30127        110          0      30168 
      9105      10367      10227      30127        100          0      30150 
      9109      10366      10227      30127        100          0      30150 
      9099      10366      10227      30127        100          0      30150 
      9089      10366      10227      30127        100          0      30150 


Latency: pmuldq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42631      50215      10227      10142      10127       4985          0 
     42494      49992      10227      10137      10127       4988          0 
     42442      49993      10227      10140      10127       4987          0 
     42492      49992      10227      10129      10127       4988          0 
     42442      49993      10227      10129      10127       4992          0 
     42492      49992      10227      10129      10127       4988          0 
     42442      49992      10227      10129      10127       4988          0 
     42492      49993      10227      10129      10127       4988          0 


Throughput: pmuldq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4595       5226      10227      10127       5000       5000          0 
      4405       5012      10227      10127       5000       5000          0 
      4401       5010      10227      10127       5000       5000          0 
      4399       5009      10227      10127       5000       5000          0 
      4400       5012      10227      10127       5000       5000          0 
      4397       5012      10227      10127       5000       5000          0 
      4390       5011      10227      10127       5000       5000          0 
      4393       5014      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      7628       7861      10227      10127          0          0         11 
      6046       6251      10227      10163          2          0         29 
      5223       5389      10227      10127          2          0          7 
      5204       5398      10227      10127          1          0          4 
      5132       5268      10227      10127          2          0         -2 
      5332       5570      10227      10127          3          0          7 
      5176       5369      10227      10127          0          0          4 
      5166       5348      10227      10127          2          0          4 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4567       5208      10227      10127        102          0      10145 
      4399       5009      10227      10127        110          0      10165 
      4399       5008      10227      10127        100          0      10142 
      4399       5007      10227      10127        110          0      10168 
      4397       5008      10227      10127        100          0      10142 
      4395       5009      10227      10127        100          0      10142 
      4393       5010      10227      10127        100          0      10142 
      4389       5009      10227      10127        100          0      10142 


Throughput with memory source operand: pmuldq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4711       5365      10227      20127       5011       5010       5004 
      4667       5316      10227      20127       5000       5000       5003 
      4659       5311      10227      20127       5000       5000       5004 
      4645       5300      10227      20127       5000       5000       5003 
      4637       5293      10227      20127       5000       5000       5003 
      4643       5302      10227      20127       5000       5000       5003 
      4637       5297      10227      20127       5000       5000       5003 
      4631       5298      10227      20127       5000       5000       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5029       5744      10227      20127       5005          0          1 
      4653       5310      10227      20127       5002          0          1 
      4653       5308      10227      20127       5001          0          1 
      4657       5309      10227      20127       5005          0          1 
      4653       5299      10227      20127       5003          0          1 
      4663       5309      10227      20127       5002          0          1 
      4665       5309      10227      20127       5005          0          1 
      4659       5298      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5370       5921      10227      20127        105          0      10149 
      4827       5318      10227      20127        110          0      10172 
      4824       5313      10227      20127        112          0      10173 
      4811       5297      10227      20127        100          0      10141 
      4804       5296      10227      20127        100          0      10139 
      4806       5303      10227      20127        100          0      10139 
      4801       5298      10227      20127        100          0      10139 
      4800       5299      10227      20127        101          0      10140 


Latency: pminsb r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9385      10342      10227      10155      10127       4990          0 
      9062       9994      10227      10161      10127       4993          0 
      9048       9994      10227      10159      10127       4994          0 
      9036       9995      10227      10132      10127       4996          0 
      9034       9994      10227      10137      10127       4995          0 
      9044       9996      10227      10132      10127       4996          0 
      9054       9994      10227      10137      10127       4995          0 
      9064       9995      10227      10132      10127       4996          0 


Throughput: pminsb r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4560       5208      10227      10127       5000       5000          0 
      4381       5011      10227      10127       5000       5000          0 
      4381       5008      10227      10127       5000       5000          0 
      4386       5009      10227      10127       5000       5000          0 
      4387       5009      10227      10127       5000       5000          0 
      4387       5009      10227      10127       5000       5000          0 
      4395       5012      10227      10127       5000       5000          0 
      4397       5010      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4712       5199      10227      10127          0          0          1 
      4542       5005      10227      10127          0          0          1 
      4544       5007      10227      10127          0          0          1 
      4553       5009      10227      10127          0          0          1 
      4551       5007      10227      10127          0          0          1 
      4548       5007      10227      10127          0          0          1 
      4544       5007      10227      10127          0          0          1 
      4542       5007      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4564       5201      10227      10127        102          0      10145 
      4394       5009      10227      10127        110          0      10169 
      4401       5009      10227      10127        100          0      10142 
      4403       5009      10227      10127        100          0      10142 
      4403       5011      10227      10127        100          0      10142 
      4397       5009      10227      10127        100          0      10142 
      4397       5009      10227      10127        100          0      10142 
      4393       5009      10227      10127        100          0      10142 


Throughput with memory source operand: pminsb r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4760       5440      10227      20127       5013       5013       5000 
      4407       5040      10227      20127       5000       5000       5000 
      4409       5041      10227      20127       5000       5000       5000 
      4401       5024      10227      20127       5000       5000       5000 
      4403       5025      10227      20127       5000       5000       5000 
      4401       5024      10227      20127       5000       5000       5000 
      4405       5022      10227      20127       5000       5000       5000 
      4408       5023      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4802       5476      10227      20127       5000          0          1 
      4426       5041      10227      20127       5000          0          1 
      4433       5045      10227      20127       5000          0          1 
      4413       5022      10227      20127       5000          0          1 
      4411       5025      10227      20127       5000          0          1 
      4405       5023      10227      20127       5000          0          1 
      4405       5023      10227      20127       5000          0          1 
      4403       5023      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4839       5339      10227      20127        105          0      10148 
      4574       5042      10227      20127        110          0      10169 
      4581       5049      10227      20127        110          0      10169 
      4564       5025      10227      20127        100          0      10137 
      4564       5023      10227      20127        100          0      10137 
      4561       5023      10227      20127        100          0      10137 
      4557       5023      10227      20127        100          0      10137 
      4554       5024      10227      20127        100          0      10137 


Latency: pmaxuw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8941      10186      10227      10161      10127       5000          0 
      8769       9996      10227      10153      10127       4999          0 
      8755       9994      10227      10157      10127       5000          0 
      8747       9994      10227      10135      10127       5000          0 
      8749       9994      10227      10135      10127       5000          0 
      8755       9994      10227      10135      10127       5000          0 
      8765       9995      10227      10135      10127       5000          0 
      8773       9995      10227      10135      10127       5000          0 


Throughput: pmaxuw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4556       5203      10227      10127       5000       5000          0 
      4390       5009      10227      10127       5000       5000          0 
      4383       5009      10227      10127       5000       5000          0 
      4383       5011      10227      10127       5000       5000          0 
      4382       5009      10227      10127       5000       5000          0 
      4387       5009      10227      10127       5000       5000          0 
      4391       5009      10227      10127       5000       5000          0 
      4394       5009      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4592       5239      10227      10127          0          0          1 
      4395       5005      10227      10127          0          0          1 
      4403       5011      10227      10127          0          0          1 
      4401       5009      10227      10127          0          0          1 
      4399       5007      10227      10127          0          0          1 
      4397       5007      10227      10127          0          0          1 
      4394       5007      10227      10127          0          0          1 
      4389       5008      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4526       5168      10227      10127        102          0      10141 
      4389       5008      10227      10127        110          0      10164 
      4389       5008      10227      10127        110          0      10169 
      4393       5007      10227      10127        110          0      10166 
      4403       5012      10227      10127        100          0      10142 
      4399       5008      10227      10127        100          0      10142 
      4405       5008      10227      10127        100          0      10142 
      4401       5009      10227      10127        100          0      10142 


Throughput with memory source operand: pmaxuw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4738       5394      10227      20127       5012       5010       5000 
      4425       5042      10227      20127       5000       5000       5000 
      4423       5041      10227      20127       5000       5000       5000 
      4421       5041      10227      20127       5000       5000       5000 
      4405       5026      10227      20127       5000       5000       5000 
      4399       5024      10227      20127       5000       5000       5000 
      4391       5021      10227      20127       5000       5000       5000 
      4397       5022      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4908       5418      10227      20127       5000          0          1 
      4567       5046      10227      20127       5000          0          1 
      4563       5042      10227      20127       5000          0          1 
      4542       5021      10227      20127       5000          0          1 
      4540       5021      10227      20127       5000          0          1 
      4544       5021      10227      20127       5000          0          1 
      4552       5025      10227      20127       5000          0          1 
      4548       5023      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5329       6088      10227      20127        110          0      10156 
      4413       5041      10227      20127        110          0      10168 
      4411       5039      10227      20127        110          0      10169 
      4397       5021      10227      20127        100          0      10139 
      4399       5021      10227      20127        100          0      10139 
      4405       5023      10227      20127        100          0      10139 
      4409       5024      10227      20127        100          0      10139 
      4411       5027      10227      20127        100          0      10145 


Latency: pmaxud r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9413      10365      10227      10146      10127       5000          0 
      9064       9994      10227      10148      10127       4999          0 
      9054       9995      10227      10156      10127       4998          0 
      9044       9994      10227      10145      10127       5000          0 
      9034       9994      10227      10147      10127       4999          0 
      9050       9994      10227      10147      10127       4999          0 
      9052       9994      10227      10135      10127       5000          0 
      9064       9994      10227      10159      10127       4999          0 


Throughput: pmaxud r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4562       5199      10227      10127       5000       5000          0 
      4394       5006      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 
      4398       5007      10227      10127       5000       5000          0 
      4403       5011      10227      10127       5000       5000          0 
      4398       5008      10227      10127       5000       5000          0 
      4393       5007      10227      10127       5000       5000          0 
      4391       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4807       5298      10227      10127          0          0          1 
      4542       5009      10227      10127          0          0          1 
      4540       5010      10227      10127          0          0          1 
      4540       5009      10227      10127          0          0          1 
      4538       5012      10227      10127          0          0          1 
      4530       5009      10227      10127          0          0          1 
      4532       5009      10227      10127          0          0          1 
      4534       5009      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4878       5187      10227      10127        101          0      10147 
      4702       5007      10227      10127        110          0      10168 
      4700       5008      10227      10127        110          0      10169 
      4698       5010      10227      10127        100          0      10142 
      4697       5010      10227      10127        100          0      10142 
      4690       5009      10227      10127        100          0      10142 
      4686       5009      10227      10127        100          0      10142 
      4685       5009      10227      10127        100          0      10142 


Throughput with memory source operand: pmaxud r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5541       6327      10227      20127       5012       5012       5000 
      4419       5041      10227      20127       5000       5000       5000 
      4423       5046      10227      20127       5000       5000       5000 
      4408       5026      10227      20127       5000       5000       5000 
      4411       5022      10227      20127       5000       5000       5000 
      4413       5025      10227      20127       5000       5000       5000 
      4413       5022      10227      20127       5000       5000       5000 
      4415       5029      10227      20127       5000       5000       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4951       5476      10227      20127       5000          0          1 
      4563       5041      10227      20127       5000          0          1 
      4564       5042      10227      20127       5000          0          1 
      4548       5022      10227      20127       5000          0          1 
      4556       5024      10227      20127       5000          0          1 
      4560       5026      10227      20127       5000          0          1 
      4559       5024      10227      20127       5000          0          1 
      4560       5022      10227      20127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4659       5478      10227      20127        106          0      10154 
      4294       5046      10227      20127        111          0      10169 
      4284       5032      10227      20127        101          0      10139 
      4276       5029      10227      20127        101          0      10135 
      4272       5029      10227      20127        101          0      10139 
      4270       5028      10227      20127        101          0      10135 
      4270       5029      10227      20127        101          0      10139 
      4268       5031      10227      20127        101          0      10135 


Latency: phminposuw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     35224      40180      10227      10144      10127      10000          0 
     35052      39993      10227      10138      10127      10000          0 
     35105      39993      10227      10139      10127      10000          0 
     35017      39991      10227      10142      10127      10000          0 
     35113      39991      10227      10128      10127      10000          0 
     35036      39991      10227      10128      10127      10000          0 
     35080      39991      10227      10128      10127      10000          0 
     35088      39993      10227      10128      10127      10000          0 


Throughput: phminposuw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9238      10210      10227      10127      10000          0          0 
      9038       9996      10227      10127      10000          0          0 
      9046       9995      10227      10127      10000          0          0 
      9062       9996      10227      10127      10000          0          0 
      9068       9997      10227      10127      10000          0          0 
     43041      12382      10227      10495      10091         62          2 
      8737       9997      10227      10127      10000          0          0 
      8747       9997      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8952      10191      10227      10127          0          0          1 
      8779       9995      10227      10127          0          0          1 
      8770       9995      10227      10127          0          0          1 
      8762       9996      10227      10127          0          0          1 
      8754       9997      10227      10127          0          0          1 
      8746       9995      10227      10127          0          0          1 
      8754       9995      10227      10127          0          0          1 
      8766       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8759      10016      10227      10127        109          0      10157 
      8747       9995      10227      10127        100          0      10132 
      8749       9995      10227      10127        110          0      10159 
      8755       9995      10227      10127        110          0      10159 
      8771       9997      10227      10127        100          0      10132 
      8777       9997      10227      10127        110          0      10160 
      8782       9995      10227      10127        100          0      10132 
      8772       9995      10227      10127        100          0      10132 


Throughput with memory source operand: phminposuw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9104      10400      10227      20127      10009          0       5002 
      8765      10001      10227      20127      10000          0       5004 
      8771       9999      10227      20127      10000          0       5003 
      8782       9999      10227      20127      10000          0       5002 
      8784      10001      10227      20127      10000          0       5003 
      8772       9999      10227      20127      10000          0       5003 
      8765       9999      10227      20127      10000          0       5002 
      8755       9999      10227      20127      10000          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9112      10393      10227      20127       5002          0          1 
      8759      10000      10227      20127       5003          0          1 
      8749      10000      10227      20127       5002          0          1 
      8757      10000      10227      20127       5002          0          1 
      8765      10000      10227      20127       5002          0          1 
      8775      10002      10227      20127       5002          0          1 
      8782      10001      10227      20127       5002          0          1 
      8786      10000      10227      20127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9093      10380      10227      20127        105          0      10147 
      8772      10001      10227      20127        110          0      10153 
      8781      10002      10227      20127        110          0      10154 
      8791      10001      10227      20127        110          0      10162 
      8784      10000      10227      20127        100          0      10135 
      8778      10003      10227      20127        100          0      10135 
      8766      10000      10227      20127        100          0      10135 
      8752      10000      10227      20127        100          0      10135 


Latency: ptest r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8841      10428      10227      20143      20127      10000          0 
      8494      10005      10227      20166      20127      10000          0 
      8508      10004      10227      20166      20127      10000          0 
      8516      10005      10227      20142      20127      10000          0 
      8520      10006      10227      20142      20127      10000          0 
      8516      10005      10227      20142      20127      10000          0 
      8506      10007      10227      20142      20127      10000          0 
      8498      10006      10227      20142      20127      10000          0 


Throughput: ptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9901      11299      10227      20127      10000          0          0 
      8755      10005      10227      20127      10000          0          0 
      8759      10006      10227      20127      10000          0          0 
      8773      10008      10227      20127      10000          0          0 
      8779      10006      10227      20127      10000          0          0 
      8786      10005      10227      20127      10000          0          0 
      8796      10008      10227      20127      10000          0          0 
      8785      10006      10227      20127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9263      10209      10227      20127          0          0      10001 
      9086      10006      10227      20127          0          0      10001 
      9074      10005      10227      20127          0          0      10001 
      9063      10006      10227      20127          0          0      10001 
      9055      10008      10227      20127          0          0      10001 
      9046      10006      10227      20127          0          0      10001 
      9058      10006      10227      20127          0          0      10001 
      9069      10007      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8960      10213      10227      20127        101          0      20141 
      8766      10005      10227      20127        110          0      20165 
      8758      10007      10227      20127        110          0      20169 
      8758      10004      10227      20127        110          0      20166 
      8768      10006      10227      20127        110          0      20168 
      8776      10007      10227      20127        100          0      20142 
      8787      10006      10227      20127        100          0      20142 
      8793      10008      10227      20127        100          0      20142 


Throughput with memory source operand: ptest r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8893      10489      10227      30127      10009          0       5003 
      8499      10011      10227      30127      10000          0       5004 
      8507      10012      10227      30127      10000          0       5004 
      8515      10011      10227      30127      10000          0       5004 
      8528      10013      10227      30127      10000          0       5004 
      8513      10012      10227      30127      10000          0       5004 
      8507      10012      10227      30127      10000          0       5004 
      8499      10013      10227      30127      10000          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8866      10447      10227      30127       5002          0      10015 
      8485      10008      10227      30127       5003          0      10001 
      8486      10012      10227      30127       5002          0      10001 
      8497      10010      10227      30127       5003          0      10001 
      8505      10010      10227      30127       5004          0      10001 
      8513      10011      10227      30127       5004          0      10001 
      8524      10010      10227      30127       5004          0      10001 
      8513      10012      10227      30127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9067      10651      10227      30127        105          0      20152 
      8520      10012      10227      30127        110          0      20165 
      8509      10011      10227      30127        110          0      20168 
      8502      10013      10227      30127        110          0      20165 
      8496      10010      10227      30127        110          0      20167 
      8486      10012      10227      30127        100          0      20142 
      8496      10013      10227      30127        100          0      20142 
      8506      10012      10227      30127        100          0      20142 


Latency: psllw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     17733      20187      10227      20154      20127       5031          0 
     17531      19994      10227      20158      20127       5036          0 
     17499      19995      10227      20155      20127       5053          0 
     17525      19994      10227      20157      20127       5036          0 
     17562      19994      10227      20137      20127       5028          0 
     17552      19995      10227      20137      20127       5028          0 
     17521      19995      10227      20137      20127       5028          0 
     17503      19994      10227      20137      20127       5028          0 


Throughput: psllw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9248      10201      10227      20127       5091       4909          0 
      9058      10006      10227      20127       5091       4909          0 
      9050      10009      10227      20127       5087       4913          0 
      9050      10007      10227      20127       5080       4920          0 
      9064      10009      10227      20127       5073       4927          0 
      9074      10010      10227      20127       5070       4930          0 
      9081      10009      10227      20127       5073       4927          0 
      9087      10009      10227      20127       5070       4930          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8991      10230      10227      20127          0          0      10001 
      8782      10005      10227      20127          0          0      10001 
      8781      10009      10227      20127          0          0      10001 
      8767      10007      10227      20127          0          0      10001 
      8761      10006      10227      20127          0          0      10001 
      8761      10008      10227      20127          0          0      10001 
      8774      10008      10227      20127          0          0      10001 
      8780      10006      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8980      10234      10227      20127        102          0      20149 
      8792      10006      10227      20127        110          0      20165 
      8786      10004      10227      20127        110          0      20163 
      8775      10004      10227      20127        110          0      20167 
      8771      10008      10227      20127        110          0      20166 
      8759      10004      10227      20127        100          0      20142 
      8755      10004      10227      20127        100          0      20142 
      8770      10006      10227      20127        100          0      20142 


Throughput with memory source operand: psllw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5107       5834      10227      20127       5057       4952       5006 
     53130       9700      10228      20336       5579       4607       5025 
      7184       8269      10227      20131       5475       4547       5004 
      7388       8441      10227      20215       5409       4700       5047 
      4488       5107      10227      20127       4986       5014       5006 
      4518       5141      10227      20127       4989       5011       5006 
      4486       5107      10227      20127       4986       5014       5006 
      4482       5107      10227      20127       4986       5014       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      5003       5694      10227      20127       5005          0          1 
      4512       5141      10227      20127       5006          0          1 
      4480       5107      10227      20127       5006          0          1 
      4478       5106      10227      20127       5006          0          1 
      4477       5107      10227      20127       5006          0          1 
      4473       5106      10227      20127       5006          0          1 
      4467       5106      10227      20127       5006          0          1 
      4468       5107      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5050       5949      10227      20127        105          0      20164 
      4374       5156      10227      20127        102          0      20158 
      4350       5138      10227      20127        102          0      20158 
      4349       5137      10227      20127        102          0      20160 
      4357       5137      10227      20127        102          0      20160 
      4331       5106      10227      20127        100          0      20154 
      4333       5106      10227      20127        100          0      20154 
      4337       5106      10227      20127        100          0      20154 


Latency: psllq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     18946      20181      10227      20172      20127       5051          0 
     18729      19995      10227      20161      20127       5036          0 
     18709      19993      10227      20162      20127       5035          0 
     18746      19993      10227      20137      20127       5028          0 
     18777      19993      10227      20137      20127       5028          0 
     18744      19994      10227      20137      20127       5028          0 
     18708      19993      10227      20137      20127       5028          0 
     18735      19993      10227      20137      20127       5028          0 


Throughput: psllq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8993      10241      10227      20127       5089       4911          0 
      8774      10005      10227      20127       5097       4903          0 
      8768      10008      10227      20127       5092       4908          0 
      8753      10004      10227      20127       5088       4912          0 
      8757      10008      10227      20127       5087       4913          0 
      8765      10008      10227      20127       5087       4913          0 
      8777      10008      10227      20127       5087       4913          0 
      8786      10009      10227      20127       5087       4913          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8973      10226      10227      20127          0          0      10001 
      8772      10009      10227      20127          0          0      10001 
      8764      10007      10227      20127          0          0      10001 
      8758      10010      10227      20127          0          0      10001 
      8766      10010      10227      20127          0          0      10001 
      8775      10008      10227      20127          0          0      10001 
      8789      10009      10227      20127          0          0      10001 
      8798      10009      10227      20127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8965      10244      10227      20127        101          0      20145 
      8766      10008      10227      20127        110          0      20166 
      8774      10007      10227      20127        110          0      20169 
      8787      10008      10227      20127        100          0      20142 
     41971      12383      10227      20494        228          2      20690 
      8477      10009      10227      20127        100          0      20142 
      8483      10011      10227      20127        100          0      20142 
      8489      10008      10227      20127        100          0      20142 


Throughput with memory source operand: psllq r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5138       5858      10227      20127       5058       4962       5006 
      4507       5142      10227      20127       4992       5008       5005 
      4502       5137      10227      20127       4989       5011       5006 
      4498       5134      10227      20127       4989       5011       5006 
      4465       5105      10227      20127       4986       5014       5006 
      4463       5105      10227      20127       4986       5014       5006 
      4467       5105      10227      20127       4986       5014       5006 
      4470       5106      10227      20127       4986       5014       5006 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4994       5882      10227      20127       5006          0          1 
      4362       5134      10227      20127       5005          0          1 
      4369       5138      10227      20127       5006          0          1 
      4343       5107      10227      20127       5006          0          1 
      4348       5103      10227      20127       5006          0          1 
      4350       5107      10227      20127       5006          0          1 
      4349       5106      10227      20127       5006          0          1 
      4348       5106      10227      20127       5006          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5192       5730      10227      20127        101          0      20156 
      4665       5147      10227      20127        102          0      20159 
      4661       5140      10227      20127        102          0      20160 
      4631       5108      10227      20127        100          0      20154 
      4635       5106      10227      20127        100          0      20154 
      4637       5107      10227      20127        100          0      20154 
      4633       5107      10227      20127        100          0      20154 
      4627       5105      10227      20127        100          0      20154 


Latency: packusdw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8830      10380      10227      10154      10127          0          0 
      8491       9989      10227      10155      10127          0          0 
      8481       9990      10227      10157      10127          0          0 
      8477       9991      10227      10164      10127          0          0 
      8467       9989      10227      10157      10127          0          0 
     18410      12120      10228      10592      10394         62          0 
      8489       9990      10227      10131      10127          0          0 
      8501       9989      10227      10131      10127          0          0 


Throughput: packusdw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8924      10187      10227      10127          0          0          0 
      8765       9994      10227      10127          0          0          0 
      8771       9993      10227      10127          0          0          0 
      8781       9993      10227      10127          0          0          0 
      8774       9994      10227      10127          0          0          0 
      8766       9993      10227      10127          0          0          0 
      8756       9993      10227      10127          0          0          0 
      8744       9994      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9106      10359      10227      10127          0          0      10001 
      8783       9994      10227      10127          0          0      10001 
      8771       9992      10227      10127          0          0      10001 
      8763       9993      10227      10127          0          0      10001 
      8751       9993      10227      10127          0          0      10001 
      8747       9993      10227      10127          0          0      10001 
      8757       9995      10227      10127          0          0      10001 
      8765       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9219      10183      10227      10127        108          0      10157 
      9038       9994      10227      10127        109          0      10159 
      9036       9995      10227      10127        109          0      10156 
      9052       9993      10227      10127         99          0      10136 
      9055       9993      10227      10127         99          0      10136 
      9071       9994      10227      10127        100          0      10137 
      9072       9993      10227      10127         99          0      10136 
      9064       9994      10227      10127         99          0      10136 


Throughput with memory source operand: packusdw r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9047      10338      10227      20127          0          0       5002 
      8758       9999      10227      20127          0          0       5002 
      8764       9997      10227      20127          0          0       5004 
      8774       9997      10227      20127          0          0       5003 
      8785       9996      10227      20127          0          0       5003 
      8777       9996      10227      20127          0          0       5003 
      8769       9996      10227      20127          0          0       5003 
      8762       9996      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9200      10506      10227      20127       5002          0      10005 
      8754       9999      10227      20127       5003          0      10001 
      8764      10001      10227      20127       5004          0      10001 
      8770       9998      10227      20127       5002          0      10001 
      8783       9998      10227      20127       5002          0      10001 
      8785       9998      10227      20127       5002          0      10001 
      8778       9998      10227      20127       5002          0      10001 
      8772      10000      10227      20127       5002          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9969      11364      10227      20127        104          0      10148 
      8777       9999      10227      20127        110          0      10162 
      8783       9998      10227      20127         99          0      10137 
      8778       9997      10227      20127         99          0      10131 
      8770       9998      10227      20127         99          0      10137 
      8760       9997      10227      20127         99          0      10131 
      8748       9997      10227      20127         99          0      10131 
      8746       9998      10227      20127         99          0      10137 


Instructions with two registers and one immediate operand



Latency: pshufw r64,r64,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8935      10182      10227      10158      10127          0          0 
      8760       9991      10227      10162      10127          0          0 
      8750       9993      10227      10131      10127          0          0 
      8744       9993      10227      10131      10127          0          0 
      8748       9992      10227      10131      10127          0          0 
      8756       9992      10227      10131      10127          0          0 
      8768       9992      10227      10131      10127          0          0 
      8776       9991      10227      10131      10127          0          0 


Throughput: pshufw r64,r64,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9191      10491      10227      10127          0          0          0 
      8744       9991      10227      10127          0          0          0 
      8744       9992      10227      10127          0          0          0 
      8758       9993      10227      10127          0          0          0 
      8764       9990      10227      10127          0          0          0 
      8770       9990      10227      10127          0          0          0 
      8780       9991      10227      10127          0          0          0 
      8769       9990      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9060       9991      10227      10127          0          0      10001 
      9050       9989      10227      10127          0          0      10001 
      9040       9990      10227      10127          0          0      10001 
     43105      12411      10227      10500          5          8      10118 
      8769       9990      10227      10127          0          0      10001 
      8759       9991      10227      10127          0          0      10001 
      8754       9990      10227      10127          0          0      10001 
      8746       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8974      10218      10227      10127        115          0      10170 
      8782       9993      10227      10127        109          0      10157 
      8772       9992      10227      10127        110          0      10158 
      8761       9992      10227      10127        100          0      10131 
      8751       9991      10227      10127        100          0      10131 
      8743       9991      10227      10127        100          0      10131 
      8747       9991      10227      10127        100          0      10131 
      8758       9991      10227      10127        100          0      10131 


Throughput with memory source operand: pshufw r64,[m64],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9376      10677      10227      20127          0          0       5004 
      8768       9997      10227      20127          0          0       5003 
      8760       9999      10227      20127          0          0       5004 
      8748       9996      10227      20127          0          0       5003 
      8756       9999      10227      20127          0          0       5002 
      8764       9998      10227      20127          0          0       5003 
      8772       9998      10227      20127          0          0       5003 
      8786       9997      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9147      10432      10227      20127       5005          0      10010 
      8775       9999      10227      20127       5003          0      10001 
      8785       9998      10227      20127       5004          0      10001 
      8784       9997      10227      20127       5004          0      10001 
      8774       9998      10227      20127       5003          0      10001 
      8764       9997      10227      20127       5003          0      10001 
      8757       9998      10227      20127       5003          0      10001 
      8753       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9326      10641      10227      20127        102          0      20146 
      8775       9997      10227      20127        110          0      20167 
     41882      12376      10227      20494        237          2      20743 
      8469       9999      10227      20127        110          0      20168 
      8469       9997      10227      20127        110          0      20165 
      8481       9998      10227      20127        100          0      20142 
      8489       9999      10227      20127        100          0      20146 
      8493       9998      10227      20127        100          0      20142 


Latency: palignr r64,r64,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9076      10366      10227      10155      10127          0          0 
      8747       9990      10227      10161      10127          0          0 
      8758       9991      10227      10157      10127          0          0 
      8809      10957      10227      10168      10145         25          0 
      8798      10073      10227      10135      10137          1          0 
      9576      11009      10227      10287      10181         10          0 
      9097      10692      10227      10231      10169          1          0 
      8758       9991      10227      10131      10127          0          0 


Throughput: palignr r64,r64,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9038      10316      10227      10127          0          0          0 
      8749       9993      10227      10127          0          0          0 
      8743       9992      10227      10127          0          0          0 
      8751       9991      10227      10127          0          0          0 
      8765       9991      10227      10127          0          0          0 
      8773       9993      10227      10127          0          0          0 
      8780       9991      10227      10127          0          0          0 
      8768       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9118      10398      10227      10127          0          0      10001 
      8772       9993      10227      10127          0          0      10001 
      8780       9992      10227      10127          0          0      10001 
      8777       9992      10227      10127          0          0      10001 
      8769       9992      10227      10127          0          0      10001 
      8757       9991      10227      10127          0          0      10001 
      8749       9992      10227      10127          0          0      10001 
      8743       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9850      10734      10227      10127        102          0      10142 
      9345       9992      10227      10127        108          0      10159 
      9353       9990      10227      10127        109          0      10158 
      9363       9992      10227      10127        100          0      10136 
      9369       9991      10227      10127        101          0      10137 
      9383       9991      10227      10127         99          0      10133 
      9381       9990      10227      10127        100          0      10136 
      9371       9991      10227      10127         99          0      10133 


Throughput with memory source operand: palignr r64,[m64],i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8672      10421      10227      20127          0          0       5002 
      8475      10000      10227      20127          0          0       5002 
      8483       9998      10227      20127          0          0       5003 
      8493       9999      10227      20127          0          0       5003 
      8503      10001      10227      20127          0          0       5004 
      8507       9997      10227      20127          0          0       5003 
      8507       9998      10227      20127          0          0       5003 
      8495       9999      10227      20127          0          0       5002 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8699      10461      10227      20127       5003          0      10006 
      8493      10005      10227      20127       5002          0      10001 
      8505      10006      10227      20127       5004          0      10001 
      8511      10004      10227      20127       5003          0      10001 
      8518      10004      10227      20127       5003          0      10001 
      8509      10005      10227      20127       5002          0      10001 
      8499      10005      10227      20127       5004          0      10001 
      8493      10004      10227      20127       5003          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8697      10427      10227      20127        100          0      20141 
      8484       9998      10227      20127        109          0      20173 
      8475       9998      10227      20127        109          0      20167 
      8477       9999      10227      20127        100          0      20142 
      8483       9998      10227      20127         99          0      20146 
      8495       9998      10227      20127        100          0      20142 
      8505       9999      10227      20127         99          0      20138 
      8511       9999      10227      20127        100          0      20142 


Instructions with one 64/128 bit register and one immediate operand



Latency: psllw r64,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42817      12545      10227      10701      10494      10087          0 
      8780       9995      10227      10151      10127      10000          0 
      8766       9994      10227      10164      10127      10000          0 
      8758       9993      10227      10162      10127      10000          0 
      8752       9995      10227      10131      10127      10000          0 
      8762       9993      10227      10131      10127      10000          0 
      8772       9995      10227      10135      10127      10000          0 
      8780       9994      10227      10135      10127      10000          0 


Throughput: psllw r64,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     19025      10862      10228      10334      10067         63          3 
      9354      11043      10227      10196      10038         12          0 
      8489       9991      10227      10127      10000          0          0 
      8481       9993      10227      10127      10000          0          0 
      8475       9995      10227      10127      10000          0          0 
      8470       9992      10227      10127      10000          0          0 
      8481       9994      10227      10127      10000          0          0 
      8489       9992      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9242      10185      10227      10127          0          0          1 
      9060       9995      10227      10127          0          0          1 
      9050       9993      10227      10127          0          0          1 
      9042       9996      10227      10127          0          0          1 
      9034       9996      10227      10127          0          0          1 
      9044       9994      10227      10127          0          0          1 
      9056       9994      10227      10127          0          0          1 
      9067       9994      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8770       9995      10227      10127        116          0      10175 
      8779       9995      10227      10127        110          0      10163 
      8786       9995      10227      10127        109          0      10158 
      8778       9994      10227      10127        100          0      10131 
      8764       9994      10227      10127        100          0      10131 
      8757       9994      10227      10127        100          0      10131 
      8749       9994      10227      10127        101          0      10132 
      8750       9994      10227      10127        100          0      10131 


Latency: psllw r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9084      10375      10227      10154      10127       4994          0 
      8748       9995      10227      10160      10127       4997          0 
      8754       9994      10227      10161      10127       4997          0 
      8766       9994      10227      10133      10127       4997          0 
      8772       9994      10227      10133      10127       4997          0 
      8781       9994      10227      10133      10127       4997          0 
      8775       9995      10227      10133      10127       4997          0 
      8766       9995      10227      10132      10127       4998          0 


Throughput: psllw r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4637       5297      10227      10127       5000       5000          0 
      4384       5007      10227      10127       5000       5000          0 
      4389       5007      10227      10127       5000       5000          0 
      4391       5007      10227      10127       5000       5000          0 
      4397       5009      10227      10127       5000       5000          0 
      4397       5008      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 
      4399       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4602       5421      10227      10127          0          0          1 
      4252       5004      10227      10127          0          0          1 
      4252       5004      10227      10127          0          0          1 
      4253       5004      10227      10127          0          0          1 
      4261       5008      10227      10127          0          0          1 
      4261       5007      10227      10127          0          0          1 
      4261       5005      10227      10127          0          0          1 
      4261       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4742       5391      10227      10127        101          0      10143 
      4395       5004      10227      10127        111          0      10166 
      4397       5010      10227      10127        110          0      10167 
      4391       5008      10227      10127        100          0      10142 
      4386       5005      10227      10127        100          0      10142 
      4385       5005      10227      10127        100          0      10142 
      4379       5005      10227      10127        100          0      10142 
      4382       5006      10227      10127        100          0      10142 


Latency: psraw r64,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9280      10570      10227      10161      10127      10000          0 
      8786       9994      10227      10151      10127      10000          0 
      8775       9995      10227      10164      10127      10000          0 
      8769       9995      10227      10158      10127      10000          0 
      8761       9997      10227      10135      10127      10000          0 
      8749       9995      10227      10135      10127      10000          0 
      8751       9995      10227      10135      10127      10000          0 
      8757       9994      10227      10135      10127      10000          0 


Throughput: psraw r64,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8947      10188      10227      10127      10000          0          0 
      8782       9997      10227      10127      10000          0          0 
      8775       9995      10227      10127      10000          0          0 
      8767       9994      10227      10127      10000          0          0 
      8757       9994      10227      10127      10000          0          0 
      8747       9994      10227      10127      10000          0          0 
      8747       9994      10227      10127      10000          0          0 
      8757       9995      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8951      10196      10227      10127          0          0          1 
      8766       9997      10227      10127          0          0          1 
      8754       9996      10227      10127          0          0          1 
      8746       9995      10227      10127          0          0          1 
      8744       9995      10227      10127          0          0          1 
      8756       9995      10227      10127          0          0          1 
      8766       9995      10227      10127          0          0          1 
      8779       9997      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8921      10185      10227      10127        114          0      10170 
      8744       9994      10227      10127        109          0      10158 
      8754       9996      10227      10127         99          0      10135 
      8764       9997      10227      10127        109          0      10160 
      8770       9994      10227      10127        100          0      10135 
      8782       9994      10227      10127        101          0      10136 
      8783       9994      10227      10127        100          0      10135 
      8775       9996      10227      10127        100          0      10135 


Latency: psraw r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8842      10425      10227      10154      10127       4994          0 
      8483       9994      10227      10161      10127       4995          0 
      8489       9993      10227      10161      10127       4997          0 
      8497       9992      10227      10132      10127       4998          0 
      8505       9992      10227      10132      10127       4998          0 
      8512       9993      10227      10132      10127       4998          0 
      8499       9994      10227      10132      10127       4998          0 
      8489       9992      10227      10132      10127       4998          0 


Throughput: psraw r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4610       5588      10227      10135       5015       5001          1 
      4393       5321      10227      10129       4910       5110          0 
      4279       5204      10227      10133       5003       5010          0 
      4240       5157      10227      10133       5046       4985          0 
      5054       6128      10227      10196       5087       5014          0 
      4342       5279      10227      10131       5033       4985          1 
      4703       5693      10227      10152       5064       4974          0 
      4573       5562      10227      10190       5050       5050          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4619       5428      10227      10127          0          0          1 
      4256       5005      10227      10127          0          0          1 
      4256       5007      10227      10127          0          0          1 
      4255       5011      10227      10127          0          0          1 
      4249       5008      10227      10127          0          0          1 
      4247       5006      10227      10127          0          0          1 
      4245       5007      10227      10127          0          0          1 
      4246       5006      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4697       5364      10227      10127        101          0      10141 
      4382       5006      10227      10127        110          0      10168 
      4381       5005      10227      10127        110          0      10167 
      4377       5007      10227      10127        110          0      10169 
      4385       5007      10227      10127        100          0      10142 
      4387       5008      10227      10127        100          0      10142 
      4385       5007      10227      10127        100          0      10142 
      4392       5007      10227      10127        100          0      10142 


Latency: psrad r64,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8648      10191      10227      10170      10127      10000          0 
      8493       9994      10227      10159      10127      10000          0 
      8501       9995      10227      10158      10127      10000          0 
      8511       9994      10227      10162      10127      10000          0 
      8507       9996      10227      10135      10127      10000          0 
      8501       9994      10227      10135      10127      10000          0 
      8487       9995      10227      10135      10127      10000          0 
      8481       9995      10227      10135      10127      10000          0 


Throughput: psrad r64,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9216      10181      10227      10127      10000          0          0 
      9060       9996      10227      10127      10000          0          0 
      9070       9995      10227      10127      10000          0          0 
      9073       9995      10227      10127      10000          0          0 
      9063       9995      10227      10127      10000          0          0 
      9054       9995      10227      10127      10000          0          0 
      9046       9997      10227      10127      10000          0          0 
      9036       9997      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8378      10167      10227      10127          0          0          1 
      8226       9993      10227      10127          0          0          1 
      8221       9994      10227      10127          0          0          1 
      8215       9995      10227      10127          0          0          1 
      8228       9997      10227      10127          0          0          1 
      8237       9997      10227      10127          0          0          1 
      8239       9995      10227      10127          0          0          1 
      8249       9995      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9246      10188      10227      10127        110          0      10160 
      9073       9994      10227      10127        108          0      10157 
      9061       9995      10227      10127        109          0      10158 
      9050       9994      10227      10127         99          0      10131 
      9040       9995      10227      10127        109          0      10158 
      9034       9997      10227      10127        100          0      10132 
      9046       9997      10227      10127         99          0      10131 
      9052       9994      10227      10127         99          0      10131 


Latency: psrad r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9135      10399      10227      10162      10127       4990          0 
      8774       9994      10227      10156      10127       4995          0 
      8761       9993      10227      10155      10127       4996          0 
      8757       9995      10227      10156      10127       4994          0 
      8745       9994      10227      10153      10127       4992          0 
      8745       9994      10227      10137      10127       4999          0 
      8755       9994      10227      10137      10127       4999          0 
      8763       9994      10227      10137      10127       4999          0 


Throughput: psrad r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4627       5435      10227      10127       5000       5000          0 
      4261       5004      10227      10127       5000       5000          0 
      4261       5006      10227      10127       5000       5000          0 
      4263       5009      10227      10127       5000       5000          0 
      4259       5006      10227      10127       5000       5000          0 
      4255       5005      10227      10127       5000       5000          0 
      4251       5004      10227      10127       5000       5000          0 
      4248       5005      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4727       5392      10227      10127          0          0          1 
      4387       5005      10227      10127          0          0          1 
      4395       5007      10227      10127          0          0          1 
      4399       5011      10227      10127          0          0          1 
      4399       5008      10227      10127          0          0          1 
      4399       5005      10227      10127          0          0          1 
      4397       5006      10227      10127          0          0          1 
      4391       5005      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5226       5967      10227      10127        102          0      10146 
      4381       5007      10227      10127        110          0      10168 
      4379       5006      10227      10127        110          0      10168 
      4382       5006      10227      10127        100          0      10142 
      4389       5010      10227      10127        100          0      10142 
      4387       5006      10227      10127        100          0      10142 
      4393       5006      10227      10127        100          0      10142 
      4393       5005      10227      10127        100          0      10142 


Latency: psrlq r64,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8666      10191      10227      10174      10127      10000          0 
      8487       9992      10227      10162      10127      10000          0 
      8481       9994      10227      10135      10127      10000          0 
      8470       9992      10227      10135      10127      10000          0 
      8479       9993      10227      10135      10127      10000          0 
      8487       9992      10227      10135      10127      10000          0 
      8496       9994      10227      10135      10127      10000          0 
      8505       9992      10227      10135      10127      10000          0 


Throughput: psrlq r64,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8923      10159      10227      10127      10000          0          0 
      8785       9995      10227      10127      10000          0          0 
      8772       9991      10227      10127      10000          0          0 
      8762       9992      10227      10127      10000          0          0 
      8750       9992      10227      10127      10000          0          0 
      8746       9993      10227      10127      10000          0          0 
      8752       9994      10227      10127      10000          0          0 
      8760       9994      10227      10127      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8955      10191      10227      10127          0          0          1 
      8779       9995      10227      10127          0          0          1 
      8773       9995      10227      10127          0          0          1 
      8760       9996      10227      10127          0          0          1 
      8752       9994      10227      10127          0          0          1 
      8745       9994      10227      10127          0          0          1 
      8755       9995      10227      10127          0          0          1 
      8764       9994      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8660      10199      10227      10127        110          0      10155 
      8495       9995      10227      10127        109          0      10158 
      8503       9991      10227      10127        110          0      10160 
      8509       9992      10227      10127        109          0      10158 
      8503       9992      10227      10127        100          0      10135 
      8493       9992      10227      10127        100          0      10135 
      8485       9993      10227      10127        100          0      10135 
      8478       9995      10227      10127         99          0      10135 


Latency: psrlq r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8810      10366      10227      10144      10127       4988          0 
      8483       9994      10227      10160      10127       4994          0 
      8477       9993      10227      10156      10127       4989          0 
      8472       9994      10227      10137      10127       4999          0 
      8481       9996      10227      10137      10127       4999          0 
      8487       9995      10227      10137      10127       4999          0 
      8497       9994      10227      10137      10127       4999          0 
      8505       9992      10227      10134      10127       4992          0 


Throughput: psrlq r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4590       5417      10227      10127       5000       5000          0 
      4240       5005      10227      10127       5000       5000          0 
      4249       5009      10227      10127       5000       5000          0 
      4245       5008      10227      10127       5000       5000          0 
      4251       5005      10227      10127       5000       5000          0 
      4252       5006      10227      10127       5000       5000          0 
      4252       5005      10227      10127       5000       5000          0 
      4258       5007      10227      10127       5000       5000          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4750       5406      10227      10127          0          0          1 
      4395       5004      10227      10127          0          0          1 
      4396       5005      10227      10127          0          0          1 
      4393       5004      10227      10127          0          0          1 
      4395       5007      10227      10127          0          0          1 
      4389       5007      10227      10127          0          0          1 
      4383       5004      10227      10127          0          0          1 
      4384       5004      10227      10127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      5013       5343      10227      10127        102          0      10146 
      4690       5005      10227      10127        110          0      10168 
      4689       5004      10227      10127        110          0      10166 
      4685       5006      10227      10127        110          0      10168 
      4682       5006      10227      10127        110          0      10166 
      4685       5009      10227      10127        100          0      10142 
      4688       5006      10227      10127        100          0      10142 
      4688       5006      10227      10127        100          0      10142 


Latency: pslldq r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9097      10366      10227      10149      10127          0          0 
      8759       9991      10227      10156      10127          0          0 
      8747       9991      10227      10156      10127          0          0 
      8741       9991      10227      10161      10127          0          0 
      8751       9991      10227      10162      10127          0          0 
      8757       9992      10227      10131      10127          0          0 
      8767       9992      10227      10131      10127          0          0 
      8780       9991      10227      10131      10127          0          0 


Throughput: pslldq r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9064      10363      10227      10127          0          0          0 
      8745       9990      10227      10127          0          0          0 
      8757       9991      10227      10127          0          0          0 
      8767       9991      10227      10127          0          0          0 
      8777       9992      10227      10127          0          0          0 
      8778       9992      10227      10127          0          0          0 
      8768       9991      10227      10127          0          0          0 
      8757       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9072      10367      10227      10127          0          0      10001 
      8755       9992      10227      10127          0          0      10001 
      8764       9991      10227      10127          0          0      10001 
      8774       9991      10227      10127          0          0      10001 
      8776       9991      10227      10127          0          0      10001 
      8767       9991      10227      10127          0          0      10001 
      8759       9992      10227      10127          0          0      10001 
      8745       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8943      10182      10227      10127        105          0      10149 
      8763       9991      10227      10127        109          0      10162 
      8755       9991      10227      10127        100          0      10136 
      8745       9991      10227      10127        100          0      10136 
      8741       9991      10227      10127        100          0      10136 
      8755       9991      10227      10127         99          0      10135 
      8761       9991      10227      10127         99          0      10135 
      8774       9991      10227      10127        100          0      10136 


Latency: psrldq r128,i

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8822      10376      10227      10149      10127          0          0 
      8489       9991      10227      10156      10127          0          0 
      8479       9993      10227      10152      10127          0          0 
      8471       9991      10227      10162      10127          0          0 
      8471       9991      10227      10162      10127          0          0 
      8481       9991      10227      10131      10127          0          0 
      8489       9991      10227      10131      10127          0          0 
      8499       9991      10227      10131      10127          0          0 


Throughput: psrldq r128,i

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9811      10682      10227      10131          7          1          1 
      9381      10009      10227      10129          5          4          0 
      9371       9986      10227      10129          6          3          0 
      9387      10006      10227      10129          6          7          3 
      9422      10024      10227      10135          3          6          0 
      9416      10056      10227      10129          6          9          1 
      9436      10117      10227      10131         10          3          1 
      9416      10053      10227      10135          6          5          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8781      10342      10227      10127          0          0      10001 
      8471       9990      10227      10127          0          0      10001 
      8475       9991      10227      10127          0          0      10001 
      8481       9991      10227      10127          0          0      10001 
      8489       9991      10227      10127          0          0      10001 
      8497       9991      10227      10127          0          0      10001 
      8507       9991      10227      10127          0          0      10001 
      8499       9992      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9708      10352      10227      10127        105          0      10149 
      9358       9991      10227      10127        109          0      10162 
      9348       9993      10227      10127        100          0      10136 
      9350       9992      10227      10127         99          0      10135 
      9359       9991      10227      10127        100          0      10136 
      9367       9991      10227      10127        100          0      10136 
      9383       9991      10227      10127         99          0      10135 
      9383       9991      10227      10127        100          0      10136 


Instructions with two 128 bit registers and one immediate operand



Latency: pshufd r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      8935      10181      10227      10157      10127          0          0 
      8753       9991      10227      10152      10127          0          0 
     41874      12356      10227      10667      10494         57          0 
      8495       9992      10227      10183      10127          0          0 
      8501       9992      10227      10132      10127          0          0 
      8489       9992      10227      10132      10127          0          0 
      8479       9993      10227      10132      10127          0          0 
      8469       9993      10227      10132      10127          0          0 


Throughput: pshufd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8935      10188      10227      10127          0          0          0 
      8753       9993      10227      10127          0          0          0 
      8747       9992      10227      10127          0          0          0 
      8753       9993      10227      10127          0          0          0 
      8757       9993      10227      10127          0          0          0 
      8769       9993      10227      10127          0          0          0 
      8782       9995      10227      10127          0          0          0 
      8782       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9222      10174      10227      10127          0          0      10001 
      9065       9994      10227      10127          0          0      10001 
      9072       9992      10227      10127          0          0      10001 
      9068       9995      10227      10127          0          0      10001 
      9054       9993      10227      10127          0          0      10001 
      9046       9993      10227      10127          0          0      10001 
      9034       9993      10227      10127          0          0      10001 
      9038       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9150      10444      10227      10127         87          0      10137 
      8797      10058      10227      10127         99          0      10149 
      8825      10080      10227      10127         93          0      10145 
      8845      10093      10227      10127        102          0      10160 
      8832      10060      10227      10127         93          4      10132 
      8832      10235      10227      10127         93          1      10135 
      8839      10081      10227      10129        105          3      10139 
      8826      10074      10227      10127        103          0      10137 


Throughput with memory source operand: pshufd  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9171      10447      10227      20127          0          0       5003 
      8769       9998      10227      20127          0          0       5003 
      8757       9998      10227      20127          0          0       5004 
      8749       9998      10227      20127          0          0       5004 
      8749       9999      10227      20127          0          0       5004 
      8757       9999      10227      20127          0          0       5004 
      8770       9998      10227      20127          0          0       5004 
      8778       9999      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9144      10432      10227      20127       5003          0      10003 
      8753       9998      10227      20127       5004          0      10001 
      8751       9998      10227      20127       5004          0      10001 
      8759       9998      10227      20127       5004          0      10001 
      8769       9999      10227      20127       5004          0      10001 
      8776       9998      10227      20127       5004          0      10001 
      8786       9998      10227      20127       5004          0      10001 
      8779       9998      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9113      10387      10227      20127        101          0      20142 
      8760       9998      10227      20127        110          0      20166 
      8752       9997      10227      20127        110          0      20167 
      8749      10000      10227      20127        110          0      20165 
     20094      12459      10228      20332        185          1      20554 
      9177      10469      10227      20169        120          0      20255 
      8786       9998      10227      20127        100          0      20146 
      8777       9998      10227      20127        100          0      20146 


Latency: pshuflw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9167      10432      10227      10154      10127          0          0 
      8774       9991      10227      10163      10127          0          0 
      8766       9991      10227      10158      10127          0          0 
      8756       9993      10227      10135      10127          0          0 
      8748       9993      10227      10135      10127          0          0 
      8742       9991      10227      10135      10127          0          0 
      8754       9991      10227      10135      10127          0          0 
      8766       9992      10227      10135      10127          0          0 


Throughput: pshuflw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8917      10182      10227      10127          0          0          0 
      8749       9994      10227      10127          0          0          0 
      8755       9992      10227      10127          0          0          0 
      8767       9994      10227      10127          0          0          0 
      8775       9993      10227      10127          0          0          0 
      8782       9992      10227      10127          0          0          0 
      8780       9992      10227      10127          0          0          0 
      8767       9992      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9380      10711      10227      10127         -2          0      10012 
      8780      10023      10227      10127          0          0      10005 
      8773      10035      10227      10127          0          0      10005 
      8790      10015      10227      10127         -2          0      10008 
      8822      10046      10227      10127         -1          0      10009 
      8808      10042      10227      10127         -3          0       9998 
      8827      10065      10227      10127         -1          0      10007 
      8786      10029      10227      10127         -1          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8765      10327      10227      10127        105          0      10145 
      8471       9992      10227      10127        110          0      10160 
      8483       9994      10227      10127        110          0      10162 
      8489       9992      10227      10127        100          0      10136 
      8495       9992      10227      10127        100          0      10136 
      8511       9993      10227      10127        100          0      10136 
      8505       9992      10227      10127        100          0      10136 
      8499       9992      10227      10127        100          0      10136 


Throughput with memory source operand: pshuflw  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9062      10337      10227      20127          0          0       5003 
      8752       9996      10227      20127          0          0       5004 
      8744       9996      10227      20127          0          0       5002 
      8754       9996      10227      20127          0          0       5003 
      8764       9997      10227      20127          0          0       5004 
      8774       9997      10227      20127          0          0       5004 
      8783       9996      10227      20127          0          0       5005 
      8782       9998      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9082      10376      10227      20127       5004          0      10014 
      8762       9997      10227      20127       5004          0      10001 
      8774       9998      10227      20127       5004          0      10001 
      8784      10000      10227      20127       5004          0      10001 
      8779       9997      10227      20127       5003          0      10001 
      8772       9997      10227      20127       5003          0      10001 
      8762       9998      10227      20127       5004          0      10001 
      8752       9997      10227      20127       5005          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9370      10330      10227      20127        101          0      20142 
      9076       9997      10227      20127        110          0      20166 
      9072       9999      10227      20127        109          0      20163 
      9060       9998      10227      20127        100          0      20142 
      9054       9997      10227      20127        100          0      20146 
      9042       9998      10227      20127        100          0      20142 
      9042       9997      10227      20127        100          0      20142 
      9054       9998      10227      20127        100          0      20142 


Latency: pshufhw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9085      10367      10227      10149      10127          0          0 
      8745       9993      10227      10156      10127          0          0 
      8743       9992      10227      10156      10127          0          0 
      8749       9990      10227      10161      10127          0          0 
      8759       9991      10227      10162      10127          0          0 
      8771       9991      10227      10131      10127          0          0 
      8780       9992      10227      10131      10127          0          0 
      8770       9992      10227      10131      10127          0          0 


Throughput: pshufhw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9557      10178      10227      10127          0          0          0 
      9373       9994      10227      10127          0          0          0 
      9361       9992      10227      10127          0          0          0 
      9351       9995      10227      10127          0          0          0 
      9351       9994      10227      10127          0          0          0 
      9363       9993      10227      10127          0          0          0 
      9373       9993      10227      10127          0          0          0 
      9381       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8947      10183      10227      10127          0          0      10001 
      8781       9993      10227      10127          0          0      10001 
      8773       9995      10227      10127          0          0      10001 
      8761       9992      10227      10127          0          0      10001 
      8753       9992      10227      10127          0          0      10001 
      8745       9992      10227      10127          0          0      10001 
      8751       9993      10227      10127          0          0      10001 
      8765       9996      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8719      10257      10227      10127        103          0      10142 
      8489       9993      10227      10127        110          0      10159 
      8478       9993      10227      10127        110          0      10159 
      8471       9992      10227      10127        110          0      10159 
      8475       9992      10227      10127        110          0      10155 
      8485       9993      10227      10127        100          0      10136 
      8497       9994      10227      10127        100          0      10136 
      8503       9993      10227      10127        100          0      10136 


Throughput with memory source operand: pshufhw  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8845      10421      10227      20127          0          0       5004 
      8494       9997      10227      20127          0          0       5003 
      8504       9997      10227      20127          0          0       5004 
      8511       9998      10227      20127          0          0       5004 
      8506       9998      10227      20127          0          0       5004 
      8497       9998      10227      20127          0          0       5004 
      8486       9998      10227      20127          0          0       5004 
      8482       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8864      10421      10227      20127       5004          0      10010 
      8507       9998      10227      20127       5004          0      10001 
      8513      10001      10227      20127       5004          0      10001 
      8501      10000      10227      20127       5004          0      10001 
      8491       9999      10227      20127       5004          0      10001 
      8479       9998      10227      20127       5004          0      10001 
      8479      10001      10227      20127       5004          0      10001 
      8485       9999      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9320      10624      10227      20127        101          0      20142 
      8782       9997      10227      20127        110          0      20164 
      8780       9999      10227      20127        110          0      20167 
      8771       9999      10227      20127        100          0      20142 
      8761       9998      10227      20127        100          0      20142 
      8751       9998      10227      20127        100          0      20142 
      8749       9998      10227      20127        100          0      20142 
      8755       9998      10227      20127        100          0      20142 


Latency: palignr r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9393      10383      10227      10140      10127          0          0 
      9032       9992      10227      10156      10127          0          0 
      9044       9993      10227      10132      10127          0          0 
      9050       9993      10227      10132      10127          0          0 
      9062       9992      10227      10132      10127          0          0 
      9070       9992      10227      10132      10127          0          0 
      9065       9992      10227      10132      10127          0          0 
      9057       9992      10227      10132      10127          0          0 


Throughput: palignr r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9101      10367      10227      10127          0          0          0 
      8759       9992      10227      10127          0          0          0 
      8751       9994      10227      10127          0          0          0 
      8745       9992      10227      10127          0          0          0 
      8753       9992      10227      10127          0          0          0 
      8763       9992      10227      10127          0          0          0 
      8771       9992      10227      10127          0          0          0 
      8781       9993      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8840      10390      10227      10127          0          0      10001 
      8505       9991      10227      10127          0          0      10001 
      8502       9993      10227      10127          0          0      10001 
      8491       9993      10227      10127          0          0      10001 
      8481       9991      10227      10127          0          0      10001 
      8468       9991      10227      10127          0          0      10001 
      8473       9991      10227      10127          0          0      10001 
      8481       9991      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9113      10381      10227      10127        108          0      10148 
      8759       9991      10227      10127        109          0      10159 
      8753       9992      10227      10127        110          0      10163 
      8743       9992      10227      10127        100          0      10133 
      8751       9993      10227      10127        100          0      10133 
      8758       9993      10227      10127         99          0      10132 
      8769       9992      10227      10127         99          0      10132 
      8777       9992      10227      10127         99          0      10132 


Throughput with memory source operand: palignr  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9118      10409      10227      20127          0          0       5004 
      8767       9997      10227      20127          0          0       5003 
      8781       9997      10227      20127          0          0       5004 
      8786       9998      10227      20127          0          0       5004 
      8778       9998      10227      20127          0          0       5003 
      8767       9998      10227      20127          0          0       5004 
      8759       9997      10227      20127          0          0       5004 
      8749       9997      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9143      10411      10227      20127       5003          0      10015 
      8786       9998      10227      20127       5004          0      10001 
      8773       9999      10227      20127       5003          0      10001 
      8765       9999      10227      20127       5003          0      10001 
      8755       9999      10227      20127       5003          0      10001 
      8747       9998      10227      20127       5004          0      10001 
      8755       9998      10227      20127       5004          0      10001 
      8763       9999      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9246      10369      10227      20127        100          0      20144 
      9070       9995      10227      20127        109          0      20164 
      9062       9999      10227      20127        110          0      20166 
      9048       9997      10227      20127         99          0      20142 
      9040       9998      10227      20127        100          0      20143 
      9042      10000      10227      20127        100          0      20143 
      9054       9999      10227      20127        100          0      20143 
      9064       9998      10227      20127        100          0      20143 


Latency: pblendw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      9102      10381      10227      10157      10127          0          0 
      8751       9993      10227      10160      10127          0          0 
      8743       9993      10227      10133      10127          0          0 
      8755       9993      10227      10133      10127          0          0 
      8763       9993      10227      10133      10127          0          0 
      8772       9993      10227      10133      10127          0          0 
      8784       9996      10227      10133      10127          0          0 
      8776       9993      10227      10133      10127          0          0 


Throughput: pblendw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9112      10371      10227      10127          0          0          0 
      8769       9992      10227      10127          0          0          0 
      8759       9991      10227      10127          0          0          0 
      8747       9992      10227      10127          0          0          0 
      8739       9992      10227      10127          0          0          0 
      8749       9992      10227      10127          0          0          0 
      8759       9992      10227      10127          0          0          0 
      8767       9991      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9085      10358      10227      10127          0          0      10001 
      8772       9990      10227      10127          0          0      10001 
      8781       9993      10227      10127          0          0      10001 
      8772       9993      10227      10127          0          0      10001 
      8760       9992      10227      10127          0          0      10001 
      8750       9992      10227      10127          0          0      10001 
      8743       9992      10227      10127          0          0      10001 
      8751       9993      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9085      10377      10227      10127        101          0      10141 
      8746       9991      10227      10127        109          0      10155 
      8754       9992      10227      10127        109          0      10157 
      8760       9992      10227      10127        110          0      10163 
      8772       9992      10227      10127        101          0      10133 
      8783       9992      10227      10127        101          0      10133 
      8774       9992      10227      10127        101          0      10133 
      8766       9992      10227      10127        100          0      10132 


Throughput with memory source operand: pblendw  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8546      10358      10227      20127          0          0       5004 
      8241      10000      10227      20127          0          0       5004 
      8233       9998      10227      20127          0          0       5003 
      8223       9998      10227      20127          0          0       5004 
      8218      10000      10227      20127          0          0       5003 
      8226       9998      10227      20127          0          0       5004 
      8233       9998      10227      20127          0          0       5004 
      8245       9998      10227      20127          0          0       5004 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9133      10417      10227      20127       5004          0      10015 
      8755       9997      10227      20127       5003          0      10001 
      8751       9999      10227      20127       5004          0      10001 
      8747       9997      10227      20127       5004          0      10001 
      8759       9998      10227      20127       5005          0      10001 
      8770       9996      10227      20127       5003          0      10001 
      8780       9998      10227      20127       5003          0      10001 
      8783       9996      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8963      10232      10227      20127        101          0      20146 
      8757       9997      10227      20127        109          0      20166 
      8747       9996      10227      20127        109          0      20166 
      8753       9999      10227      20127        108          0      20163 
      8757       9998      10227      20127         99          0      20146 
      8765       9997      10227      20127         99          0      20142 
      8777       9998      10227      20127        100          0      20143 
      8784       9996      10227      20127        100          0      20143 


Latency: mpsadbw r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     34284      40327      10227      20135      20127          0          0 
     33979      39995      10227      20144      20127          0          0 
     33939      39993      10227      20142      20127          0          0 
     34019      39993      10227      20129      20127          0          0 
     33924      39993      10227      20129      20127          0          0 
     34002      39993      10227      20129      20127          0          0 
     33972      39993      10227      20129      20127          0          0 
     33942      39993      10227      20129      20127          0          0 


Throughput: mpsadbw r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17212      20269      10227      20127         11          9          3 
     17019      20082      10227      20127          8         14          1 
     17010      20116      10227      20127         18         16          1 
     16972      20056      10227      20133        -10         13          1 
     17029      20082      10227      20129         -3         11          2 
     17346      20448      10227      20167          3         17          0 
     17382      20487      10227      20163         35         26          0 
     16997      20089      10227      20127          9          9          1 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17939      20493      10227      20127          0          0      20001 
     17541      19996      10227      20127          0          0      20001 
     17565      19994      10227      20127          0          0      20001 
     17537      19996      10227      20127          0          0      20001 
     17505      19997      10227      20127          0          0      20001 
     17515      19995      10227      20127          0          0      20001 
     17549      19993      10227      20127          0          0      20001 
     17559      19996      10227      20127          0          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17306      20409      10227      20137        112          5      20159 
     17083      20141      10227      20137        117          3      20161 
     17091      20119      10227      20141        133          4      20174 
     17059      20089      10227      20145        113          2      20149 
     17053      20116      10227      20137        106          0      20147 
     17041      20084      10227      20139        112          1      20145 
     17131      20161      10227      20139        114          1      20150 
     17095      20122      10227      20139        104          1      20148 


Throughput with memory source operand: mpsadbw  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     17842      20385      10227      30127          0          0       5002 
     17537      20002      10227      30127          0          0       5001 
     17565      20001      10227      30127          0          0       5003 
     17547      20002      10227      30127          0          0       5002 
     17515      19999      10227      30127          0          0       5002 
     17507      19999      10227      30127          0          0       5001 
     17551      19998      10227      30127          0          0       5002 
     17563      19999      10227      30127          0          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     17900      20388      10227      30127       5002          0      20004 
     17521      19999      10227      30127       5001          0      20001 
     17505      20002      10227      30127       5002          0      20001 
     17535      19999      10227      30127       5002          0      20001 
     17565      19999      10227      30127       5001          0      20001 
     17543      19999      10227      30127       5002          0      20001 
     17511      20001      10227      30127       5001          0      20001 
     17515      20000      10227      30127       5002          0      20001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     17872      20363      10227      30127        105          0      30145 
     17565      20000      10227      30127        110          0      30162 
     17527      20000      10227      30127        109          0      30162 
     17503      20000      10227      30127         99          0      30140 
     17527      20000      10227      30127         99          0      30140 
     17563      19999      10227      30127         99          0      30140 
     17553      19999      10227      30127         99          0      30140 
     17515      19999      10227      30127         99          0      30140 


Latency: pclmulqdq r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     59556      70098      10227      10134      10127          0          0 
     59495      69992      10227      10140      10127          0          0 
     59425      69991      10227      10143      10127          0          0 
     59444      69992      10227      10129      10127          0          0 
     59499      69992      10227      10130      10127          0          0 
     59446      69992      10227      10129      10127          0          0 
     59419      69992      10227      10129      10127          0          0 
     59495      69992      10227      10129      10127          0          0 


Throughput: pclmulqdq r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9682      10322      10227      10127          0          0          0 
      9365       9995      10227      10127          0          0          0 
      9355       9995      10227      10127          0          0          0 
      9351       9995      10227      10127          0          0          0 
      9359       9996      10227      10127          0          0          0 
      9373       9997      10227      10127          0          0          0 
      9383       9996      10227      10127          0          0          0 
      9393       9996      10227      10127          0          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8836      10387      10227      10127          0          0      10001 
      8497       9997      10227      10127          0          0      10001 
      8485       9997      10227      10127          0          0      10001 
      8481       9997      10227      10127          0          0      10001 
      8472       9996      10227      10127          0          0      10001 
      8485       9997      10227      10127          0          0      10001 
      8495       9998      10227      10127          0          0      10001 
      8503       9998      10227      10127          0          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8838      10392      10227      10127        105          0      10148 
      8489       9996      10227      10127        110          0      10156 
      8477       9995      10227      10127        109          0      10160 
      8476       9999      10227      10127        109          0      10157 
      8483       9996      10227      10127        109          0      10161 
      8487       9997      10227      10127        101          0      10139 
      8500       9997      10227      10127        101          0      10139 
      8505       9997      10227      10127        101          0      10139 


Throughput with memory source operand: pclmulqdq  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8709      10436      10227      20127          0          0       5002 
      8511      10002      10227      20127          0          0       5002 
      8503      10004      10227      20127          0          0       5003 
      8491      10003      10227      20127          0          0       5003 
      8482      10001      10227      20127          0          0       5004 
      8477      10003      10227      20127          0          0       5003 
      8483      10002      10227      20127          0          0       5002 
      8493      10002      10227      20127          0          0       5003 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9566      10570      10227      20127       5002          0      10015 
      9066      10002      10227      20127       5003          0      10001 
      9075      10001      10227      20127       5003          0      10001 
      9081      10001      10227      20127       5004          0      10001 
      9078      10003      10227      20127       5003          0      10001 
      9062      10002      10227      20127       5003          0      10001 
      9054      10002      10227      20127       5004          0      10001 
      9044      10001      10227      20127       5004          0      10001 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9795      11510      10227      20127        100          0      20142 
      8509      10001      10227      20127        109          0      20166 
      8497      10001      10227      20127        108          0      20165 
      8489      10000      10227      20127        110          0      20170 
      8479      10001      10227      20127        100          0      20143 
      8481      10002      10227      20127        100          0      20143 
      8489      10001      10227      20127        100          0      20143 
      8495      10001      10227      20127        100          0      20143 


Latency: pcmpestri r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     39532      46612      10227      81365      80522      30225          0 
     41398      48771      10227      81680      80616      30285          0 
     34465      41117      10227      80338      80169      30021          0 
     34370      40419      10227      80332      80191      30028          0 
     34243      40248      10227      80241      80159      30013          0 
     34251      40214      10227      80241      80159      30014          0 
     34467      40560      10227      80411      80223      30039          0 
     34265      40209      10227      80238      80159      30013          0 


Throughput: pcmpestri r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     34445      40594      10227      80127      30001      10002          0 
     34174      40169      10227      80127      30001      10002          0 
     34077      40167      10227      80127      30001      10002          0 
     34112      40131      10227      80127      30001      10002          0 
     34095      40130      10227      80127      30001      10002          0 
     34055      40130      10227      80127      30001      10002          0 
     34136      40131      10227      80127      30001      10002          0 
     34043      40129      10227      80127      30001      10002          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     36971      40763      10227      80127          0          0      30004 
     36378      40167      10227      80127          0          0      30004 
     36392      40168      10227      80127          0          0      30004 
     36390      40129      10227      80127          0          0      30004 
     36322      40130      10227      80127          0          0      30004 
     36410      40131      10227      80127          0          0      30004 
     36313      40129      10227      80127          0          0      30004 
     36404      40131      10227      80127          0          0      30004 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     33367      40563      10227      80127      10103          0      80141 
     33119      40167      10227      80127      10104          0      80143 
     33091      40169      10227      80127      10104          0      80143 
     33054      40167      10227      80127      10104          0      80143 
     33133      40167      10227      80127      10104          0      80143 
     33012      40131      10227      80127      10102          0      80139 
     33077      40130      10227      80127      10102          0      80139 
     33069      40129      10227      80127      10102          0      80139 


Throughput with memory source operand: pcmpestri  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     37294      41109      10227      80127      30011      10002       5001 
     36354      40170      10227      80127      30000      10002       5001 
     36424      40169      10227      80127      30000      10002       5001 
     36392      40169      10227      80127      30000      10002       5001 
     36344      40133      10227      80127      30000      10002       5001 
     36394      40131      10227      80127      30000      10002       5001 
     36315      40130      10227      80127      30000      10002       5001 
     36414      40130      10227      80127      30000      10002       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     35307      41549      10227      80127       5001          0      20003 
     34143      40171      10227      80127       5001          0      20003 
     34080      40169      10227      80127       5001          0      20003 
     34139      40131      10227      80127       5001          0      20003 
     34048      40131      10227      80127       5001          0      20003 
     34111      40131      10227      80127       5001          0      20003 
     34103      40131      10227      80127       5001          0      20003 
     34055      40130      10227      80127       5001          0      20003 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     34478      40536      10227      80127      10105          0      80143 
     34095      40173      10227      80127      10105          0      80143 
     34097      40139      10227      80127      10103          0      80139 
     34123      40135      10227      80127      10103          0      80139 
     34048      40135      10227      80127      10103          0      80139 
     34139      40138      10227      80127      10103          0      80139 
     34058      40137      10227      80127      10103          0      80139 
     34103      40136      10227      80127      10103          0      80139 


Latency: pcmpestrm r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     81830      90302      10227      90146      90127      30000          0 
     81555      89997      10227      90152      90127      30000          0 
    114275      92810      10227      90783      90494      30068          0 
     78914      89998      10227      90135      90127      30000          0 
     78920      89997      10227      90135      90127      30000          0 
     78927      89997      10227      90135      90127      30000          0 
     78921      89997      10227      90135      90127      30000          0 
     78915      89998      10227      90135      90127      30000          0 


Throughput: pcmpestrm r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     79813      91000      10227      90127      30000      10001          0 
     78930      89995      10227      90127      30000      10001          0 
     78926      89994      10227      90127      30000      10001          0 
     78920      89995      10227      90127      30000      10001          0 
     78916      89995      10227      90127      30000      10001          0 
     78910      89995      10227      90127      30000      10001          0 
     78900      89995      10227      90127      30000      10001          0 
     78901      89995      10227      90127      30000      10001          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     81818      90300      10227      90127          0          0      40003 
     81538      89995      10227      90127          0          0      40003 
     81537      89995      10227      90127          0          0      40003 
     81536      89995      10227      90127          0          0      40004 
     81536      89996      10227      90127          0          0      40002 
     81537      89996      10227      90127          0          0      40002 
     81538      89995      10227      90127          0          0      40002 
     81539      89995      10227      90127          0          0      40002 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     81812      90275      10227      90127      10107          0      90147 
     81554      89995      10227      90127      10111          0      90155 
     81550      89995      10227      90127      10110          0      90153 
     81552      89996      10227      90127      10110          0      90149 
     81550      89996      10227      90127      10102          0      90136 
     81544      89995      10227      90127      10102          0      90136 
     81542      89995      10227      90127      10102          0      90136 
     81542      89995      10227      90127      10102          0      90136 


Throughput with memory source operand: pcmpestrm  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     45854      50550      10227      90127      30010      10001       5001 
     45415      50170      10227      90127      30000      10001       5000 
     45463      50130      10227      90127      30000      10001       5001 
     45398      50132      10227      90127      30000      10001       5000 
     45444      50134      10227      90127      30000      10001       5001 
     45422      50132      10227      90127      30000      10001       5000 
     79455      52618      10227      90503      30079      10075       5008 
     43977      50134      10227      90127      30000      10001       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     44813      51143      10227      90127       5000          0      30003 
     44029      50168      10227      90127       5001          0      30003 
     43949      50168      10227      90127       5000          0      30003 
     44006      50132      10227      90127       5001          0      30003 
     43911      50132      10227      90127       5000          0      30003 
     44007      50131      10227      90127       5001          0      30003 
     43910      50131      10227      90127       5000          0      30003 
     68538      58973      10228      90420       5009          6      30081 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     45846      50623      10227      90127      10102          0      90142 
     45463      50167      10227      90127      10103          0      90144 
     45465      50168      10227      90127      10103          0      90144 
     45438      50173      10227      90127      10103          0      90144 
     45458      50133      10227      90127      10101          0      90140 
     45383      50130      10227      90127      10101          0      90140 
     45469      50130      10227      90127      10101          0      90140 
     45371      50130      10227      90127      10101          0      90140 


Latency: pcmpistri r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     26666      30373      10227      30147      30127      30000          0 
     26311      29996      10227      30158      30127      30000          0 
     26262      30000      10227      30132      30127      30000          0 
     26327      29998      10227      30132      30127      30000          0 
     26327      29998      10227      30132      30127      30000          0 
     26264      29998      10227      30132      30127      30000          0 
     26312      29998      10227      30132      30127      30000          0 
     26339      30001      10227      30132      30127      30000          0 


Throughput: pcmpistri r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     26987      30741      10227      30127      30000          0          0 
     26261      29995      10227      30127      30000          0          0 
     26307      29996      10227      30127      30000          0          0 
     26342      29996      10227      30127      30000          0          0 
     26267      29996      10227      30127      30000          0          0 
     26287      29996      10227      30127      30000          0          0 
     26343      29995      10227      30127      30000          0          0 
     26283      29998      10227      30127      30000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     28242      30174      10227      30127          0          0          1 
     28135      29995      10227      30127          0          0          1 
     28143      29996      10227      30127          0          0          1 
     28074      29996      10227      30127          0          0          1 
     28138      29995      10227      30127          0          0          1 
     28137      29997      10227      30127          0          0          1 
     28072      29998      10227      30127          0          0          1 
     39489      30940      10228      30328          3          2         44 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25455      30009      10227      30127        104          0      30147 
     25462      29996      10227      30127        109          0      30157 
     25522      29995      10227      30127        110          0      30162 
     25467      29995      10227      30127        110          0      30162 
     25451      29998      10227      30127        100          0      30132 
     25516      29996      10227      30127        100          0      30132 
     25486      29996      10227      30127        100          0      30132 
     25435      29994      10227      30127        100          0      30136 


Throughput with memory source operand: pcmpistri  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     27572      30388      10227      40127      30006          0       5001 
     27144      30002      10227      40127      30000          0       5001 
     27180      30001      10227      40127      30000          0       5001 
     27221      30002      10227      40127      30000          0       5001 
     27150      30003      10227      40127      30000          0       5002 
     27166      30001      10227      40127      30000          0       5001 
     27225      30002      10227      40127      30000          0       5002 
     27150      30002      10227      40127      30000          0       5001 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     26628      30410      10227      40127       5001          0          1 
     26341      30000      10227      40127       5001          0          1 
     26321      30000      10227      40127       5001          0          1 
     26264      30001      10227      40127       5002          0          1 
     26331      30001      10227      40127       5001          0          1 
     26331      30001      10227      40127       5002          0          1 
     26268      30001      10227      40127       5001          0          1 
     26315      30002      10227      40127       5002          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25853      30422      10227      40127        105          0      40148 
     25523      30002      10227      40127        109          0      40159 
     25451      30002      10227      40127        107          0      40153 
     25476      30001      10227      40127        110          0      40162 
     25526      30001      10227      40127        110          0      40164 
     25469      30002      10227      40127        100          0      40139 
     25459      30001      10227      40127        100          0      40139 
     25524      30003      10227      40127        100          0      40139 


Latency: pcmpistrm r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     75439      88827      10227      30136      30127      30000          0 
     75228      88589      10227      30144      30127      30000          0 
     75244      88597      10227      30131      30127      30000          0 
     75258      88597      10227      30130      30127      30000          0 
     75270      88596      10227      30130      30127      30000          0 
     75280      88596      10227      30130      30127      30000          0 
     75268      88596      10227      30130      30127      30000          0 
     75258      88596      10227      30131      30127      30000          0 


Throughput: pcmpistrm r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
    113567      91459      10227      30494      30073         65          1 
     77613      88505      10227      30127      30000          0          0 
    109828      89183      10228      30328      30062         60          3 
     77483      88355      10227      30127      30000          0          0 
     77462      88328      10227      30127      30000          0          0 
     77413      88277      10227      30127      30000          0          0 
     77443      88328      10227      30127      30000          0          0 
     77439      88329      10227      30127      30000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     82970      88514      10227      30127          0          0          1 
     82753      88285      10227      30127          0          0          1 
     82803      88333      10227      30127          0          0          1 
     82805      88335      10227      30127          0          0          1 
     82807      88335      10227      30127          0          0          1 
     82809      88335      10227      30127          0          0          1 
     82792      88317      10227      30127          0          0          1 
     82794      88319      10227      30127          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     75500      88887      10227      30127        102          0      30136 
     75223      88547      10227      30127        110          0      30144 
     75201      88507      10227      30127        108          0      30142 
     75276      88590      10227      30127        107          0      30141 
     75270      88594      10227      30127        100          0      30130 
     75256      88594      10227      30127        100          0      30130 
     75243      88593      10227      30127        100          0      30130 
     75235      88594      10227      30127        100          0      30130 


Throughput with memory source operand: pcmpistrm  r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
     25982      30578      10227      40127      30006          0       5002 
     25517      30001      10227      40127      30000          0       5001 
     25447      30002      10227      40127      30000          0       5002 
     25474      30002      10227      40127      30000          0       5000 
     25524      30002      10227      40127      30000          0       5001 
     25467      30003      10227      40127      30000          0       5000 
     25455      30002      10227      40127      30000          0       5001 
     25522      30003      10227      40127      30000          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     25851      30425      10227      40127       5001          0          1 
     25439      30000      10227      40127       5001          0          1 
     25506      30001      10227      40127       5001          0          1 
     25512      30002      10227      40127       5001          0          1 
     25445      30003      10227      40127       5000          0          1 
     25481      30002      10227      40127       5001          0          1 
     25522      30003      10227      40127       5000          0          1 
     25459      30003      10227      40127       5001          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     25098      30422      10227      40127        105          0      40150 
     24704      30002      10227      40127        108          0      40155 
     24674      30001      10227      40127        109          0      40164 
     24738      30003      10227      40127        100          0      40131 
     24733      30002      10227      40127        100          0      40131 
     24672      30002      10227      40127        100          0      40131 
     24714      30002      10227      40127        100          0      40131 
     24749      30002      10227      40127        100          0      40131 


Instructions with two 128/256 bit registers



Latency: vmovdqa r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4589       5230      10227      10146      10127       1658       4957 
      4427       5049      10227      10176      10127       1659       4956 
      4418       5044      10227      10165      10127       1659       4955 
      4419       5046      10227      10146      10127       1660       4957 
      4417       5046      10227      10146      10127       1660       4957 
      4415       5046      10227      10146      10127       1660       4957 
      4419       5048      10227      10146      10127       1660       4957 
      4421       5047      10227      10146      10127       1660       4957 


Throughput: vmovdqa r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2458       2804      10227      10127       1913       1979          0 
      2286       2605      10227      10127       1939       2013          0 
      2270       2587      10227      10127       1921       1982          0 
      2240       2556      10227      10127       1921       1981          0 
      2239       2555      10227      10127       1921       1981          0 
      2238       2556      10227      10127       1921       1981          0 
      2236       2555      10227      10127       1921       1981          0 
      2240       2556      10227      10127       1921       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2323       2819      10227      10127          0          0       2300 
      2134       2588      10227      10127          0          0       2268 
      2133       2588      10227      10127          0          0       2272 
      2141       2590      10227      10127          0          0       2281 
      2137       2591      10227      10127          0          0       2318 
      2114       2557      10227      10127          0          0       2319 
      2112       2557      10227      10127          0          0       2319 
      2109       2556      10227      10127          0          0       2319 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2444       2793      10227      10127        101          0      10153 
      2270       2591      10227      10127        105          0      10163 
      2268       2587      10227      10127        105          0      10163 
      2244       2557      10227      10127        100          0      10154 
      2246       2557      10227      10127        100          0      10154 
      2243       2556      10227      10127        100          0      10154 
      2246       2559      10227      10127        100          0      10154 
      2246       2557      10227      10127        100          0      10154 


Throughput with memory source operand: vmovdqa r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4639       5467      10227      10127          0          0       5000 
      4278       5039      10227      10127          0          0       5000 
      4282       5040      10227      10127          0          0       5000 
      4269       5023      10227      10127          0          0       5000 
      4271       5024      10227      10127          0          0       5000 
      4277       5027      10227      10127          0          0       5000 
      4277       5021      10227      10127          0          0       5000 
      4274       5022      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4661       5498      10227      10127       5000          0          1 
      4272       5041      10227      10127       5000          0          1 
      4274       5042      10227      10127       5000          0          1 
      4282       5048      10227      10127       5000          0          1 
      4264       5022      10227      10127       5000          0          1 
      4266       5023      10227      10127       5000          0          1 
      4270       5023      10227      10127       5000          0          1 
      4270       5021      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4943       5464      10227      10127        106          0      10152 
      4580       5055      10227      10127        116          0      10181 
      4571       5045      10227      10127        111          0      10169 
      4573       5045      10227      10127        111          0      10163 
      4566       5033      10227      10127        101          0      10139 
      4564       5029      10227      10127        101          0      10139 
      4565       5029      10227      10127        101          0      10135 
      4564       5027      10227      10127        101          0      10135 


Latency: vmovdqa r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4582       5408      10227      10144      10127       1661       4957 
      4272       5043      10227      10170      10127       1657       4958 
      4272       5044      10227      10166      10127       1659       4957 
      4278       5044      10227      10169      10127       1658       4960 
      4282       5045      10227      10173      10127       1661       4958 
      4286       5047      10227      10146      10127       1660       4957 
      4285       5046      10227      10146      10127       1660       4957 
      4290       5046      10227      10146      10127       1660       4957 


Throughput: vmovdqa r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2514       2965      10227      10127       1922       1984          0 
      2193       2588      10227      10127       1935       2004          0 
      2192       2588      10227      10127       1921       1982          0 
      2167       2556      10227      10127       1921       1981          0 
      2168       2560      10227      10127       1921       1981          0 
      2167       2559      10227      10127       1921       1981          0 
      2165       2557      10227      10127       1921       1981          0 
      2165       2556      10227      10127       1921       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2663       2940      10227      10127          0          0       2313 
      2345       2588      10227      10127          0          0       2268 
      2345       2587      10227      10127          0          0       2319 
      2345       2588      10227      10127          0          0       2318 
      2318       2555      10227      10127          0          0       2319 
      2321       2559      10227      10127          0          0       2319 
      2322       2558      10227      10127          0          0       2319 
      2319       2556      10227      10127          0          0       2319 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2617       2978      10227      10127        103          0      10158 
      2272       2588      10227      10127        106          0      10162 
      2272       2587      10227      10127        105          0      10163 
      2270       2588      10227      10127        105          0      10163 
      2241       2557      10227      10127        100          0      10154 
      2242       2560      10227      10127        100          0      10154 
      2240       2554      10227      10127        100          0      10154 
     12387       3418      10228      10328        172          2      10435 


Throughput with memory source operand: vmovdqa r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4755       5422      10227      10127          0          0       5000 
      4423       5044      10227      10127          0          0       5000 
      4425       5043      10227      10127          0          0       5000 
      4411       5025      10227      10127          0          0       5000 
      4417       5023      10227      10127          0          0       5000 
      4417       5023      10227      10127          0          0       5000 
      4417       5022      10227      10127          0          0       5000 
      4419       5029      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4593       5420      10227      10127       5000          0          1 
      4271       5043      10227      10127       5000          0          1 
      4273       5044      10227      10127       5000          0          1 
      4273       5041      10227      10127       5000          0          1 
      4259       5024      10227      10127       5000          0          1 
      4267       5022      10227      10127       5000          0          1 
      4266       5024      10227      10127       5000          0          1 
      4276       5028      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4749       5413      10227      10127        105          0      10154 
      4428       5041      10227      10127        110          0      10169 
      4422       5039      10227      10127        110          0      10169 
      4404       5023      10227      10127        100          0      10142 
      4404       5023      10227      10127        100          0      10141 
      4400       5026      10227      10127        100          0      10141 
      4396       5023      10227      10127        100          0      10142 
      4394       5023      10227      10127        100          0      10142 


Latency: vmovdqu r128,r128

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4449       5073      10227      10144      10127       1659       4953 
      4419       5044      10227      10160      10127       1655       4956 
      4413       5043      10227      10165      10127       1659       4959 
      4415       5044      10227      10163      10127       1659       4957 
      4417       5047      10227      10134      10127       1659       4952 
      4415       5045      10227      10134      10127       1659       4952 
      4419       5045      10227      10150      10127       1660       4959 
      4425       5045      10227      10150      10127       1660       4959 


Throughput: vmovdqu r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2467       2806      10227      10127       1915       1979          0 
      2276       2593      10227      10127       1935       2007          0 
      2272       2591      10227      10127       1919       1983          0 
      2248       2555      10227      10127       1921       1981          0 
      2246       2555      10227      10127       1921       1981          0 
      2244       2556      10227      10127       1921       1981          0 
      2248       2561      10227      10127       1921       1981          0 
      2245       2558      10227      10127       1921       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      3188       3640      10227      10127          0          0       2318 
      2268       2590      10227      10127          0          0       2317 
      2242       2560      10227      10127          0          0       2319 
      2237       2558      10227      10127          0          0       2319 
      2238       2556      10227      10127          0          0       2319 
      2238       2557      10227      10127          0          0       2319 
      2239       2557      10227      10127          0          0       2319 
      2242       2559      10227      10127          0          0       2319 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2435       2771      10227      10127        103          0      10159 
      2274       2587      10227      10127        106          0      10162 
      2278       2586      10227      10127        106          0      10162 
      2272       2588      10227      10127        105          0      10163 
      2245       2560      10227      10127        100          0      10154 
      2242       2558      10227      10127        100          0      10154 
      2243       2555      10227      10127        100          0      10154 
      2242       2555      10227      10127        100          0      10154 


Throughput with memory source operand: vmovdqu r128,[m128]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      4663       5484      10227      10127          0          0       5000 
      4292       5041      10227      10127          0          0       5000 
      4292       5041      10227      10127          0          0       5000 
      4275       5021      10227      10127          0          0       5000 
      4271       5021      10227      10127          0          0       5000 
      4271       5024      10227      10127          0          0       5000 
      4270       5022      10227      10127          0          0       5000 
      4264       5022      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
     66754       6425      10228      10328       5003          4         45 
      4280       5044      10227      10127       5000          0          1 
      4280       5043      10227      10127       5000          0          1 
      4287       5047      10227      10127       5000          0          1 
      4269       5021      10227      10127       5000          0          1 
      4273       5024      10227      10127       5000          0          1 
      4271       5022      10227      10127       5000          0          1 
      4274       5022      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4811       5497      10227      10127        110          0      10158 
      4413       5042      10227      10127        110          0      10167 
      4415       5041      10227      10127        110          0      10163 
      4399       5022      10227      10127        100          0      10139 
      4409       5021      10227      10127        100          0      10139 
      4411       5024      10227      10127        100          0      10139 
      4410       5022      10227      10127        100          0      10139 
      4415       5022      10227      10127        100          0      10139 


Latency: vmovdqu r256,r256

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
      4907       5405      10227      10146      10127       1658       4956 
      4575       5045      10227      10176      10127       1655       4959 
      4577       5046      10227      10169      10127       1660       4957 
      4570       5047      10227      10146      10127       1661       4957 
      4571       5044      10227      10146      10127       1661       4957 
      4569       5048      10227      10146      10127       1661       4957 
      4562       5045      10227      10146      10127       1661       4957 
      4568       5051      10227      10146      10127       1661       4957 


Throughput: vmovdqu r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      2954       3622      10227      10127       1916       1980          0 
      2272       2589      10227      10127       1921       1982          0 
      2244       2556      10227      10127       1921       1981          0 
      2246       2558      10227      10127       1921       1981          0 
      2242       2557      10227      10127       1921       1981          0 
      2245       2555      10227      10127       1921       1981          0 
      2244       2556      10227      10127       1921       1981          0 
      2247       2555      10227      10127       1921       1981          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      2450       3151      10227      10127          0          0       2309 
      2201       2587      10227      10127          0          0       2318 
      2201       2590      10227      10127          0          0       2317 
      2179       2559      10227      10127          0          0       2319 
      2177       2557      10227      10127          0          0       2319 
      2179       2557      10227      10127          0          0       2319 
      2179       2557      10227      10127          0          0       2319 
      2175       2557      10227      10127          0          0       2319 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      2567       2923      10227      10127        102          0      10155 
      2272       2588      10227      10127        105          0      10163 
      2272       2588      10227      10127        105          0      10163 
      2243       2561      10227      10127        100          0      10154 
      2244       2559      10227      10127        100          0      10154 
      2238       2555      10227      10127        100          0      10154 
      2237       2555      10227      10127        100          0      10154 
      2240       2556      10227      10127        100          0      10154 


Throughput with memory source operand: vmovdqu r256,[m256]

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      5277       6205      10227      10127          0          0       5000 
      4287       5044      10227      10127          0          0       5000 
     15179       7223      10228      10374         63         66       5021 
      4797       5671      10227      10169          7          7       5020 
      4279       5040      10227      10127          0          0       5000 
      4264       5025      10227      10127          0          0       5000 
      4270       5026      10227      10127          0          0       5000 
      4268       5024      10227      10127          0          0       5000 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      4580       5405      10227      10127       5000          0          1 
      4274       5041      10227      10127       5000          0          1 
      4275       5039      10227      10127       5000          0          1 
      4267       5023      10227      10127       5000          0          1 
      4269       5024      10227      10127       5000          0          1 
      4273       5026      10227      10127       5000          0          1 
      4275       5027      10227      10127       5000          0          1 
      4273       5023      10227      10127       5000          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      4782       5450      10227      10127        105          0      10155 
      4423       5040      10227      10127        110          0      10168 
      4421       5040      10227      10127        110          0      10169 
      4417       5040      10227      10127        110          0      10169 
      4403       5027      10227      10127        100          0      10142 
      4400       5023      10227      10127        100          0      10140 
      4395       5024      10227      10127        100          0      10137 
      4392       5023      10227      10127        100          0      10145 


Throughput: vtestps r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8959      10209      10211      10111      10000          0          0 
      8778       9989      10211      10115      10000          0          0 
      8769       9989      10211      10115      10000          0          0 
      8765       9989      10211      10115      10000          0          0 
      8755       9989      10211      10115      10000          0          0 
      8743       9989      10211      10115      10000          0          0 
      8741       9990      10211      10115      10000          0          0 
      8749       9989      10211      10115      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8931      10183      10211      10111          0          0          1 
      8746       9991      10211      10115          0          0          1 
      8738       9989      10211      10115          0          0          1 
      8752       9990      10211      10115          0          0          1 
      8758       9988      10211      10115          0          0          1 
      8768       9989      10211      10115          0          0          1 
      8780       9990      10211      10115          0          0          1 
      8775       9989      10211      10115          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8650      10187      10211      10111        110          0      10138 
      8489       9990      10211      10115        106          0      10146 
      8499       9989      10211      10115        108          0      10153 
      8509       9990      10211      10115        107          0      10151 
      8499       9989      10211      10115        100          0      10119 
      8491       9989      10211      10115        100          0      10119 
      8482       9989      10211      10115        100          0      10123 
      8473       9989      10211      10115        100          0      10119 


Throughput: vtestps r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9191      10463      10211      10111      10000          0          0 
      8780       9996      10211      10115      10000          0          0 
      8769       9993      10211      10115      10000          0          0 
      8761       9995      10211      10115      10000          0          0 
      8751       9994      10211      10115      10000          0          0 
      8743       9994      10211      10115      10000          0          0 
      8751       9994      10211      10115      10000          0          0 
      8763       9993      10211      10115      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9048      10334      10211      10111          0          0          1 
      8761       9992      10211      10115          0          0          1 
      8772       9992      10211      10115          0          0          1 
      8778       9990      10211      10115          0          0          1 
      8778       9991      10211      10115          0          0          1 
      8767       9990      10211      10115          0          0          1 
      8759       9990      10211      10115          0          0          1 
      8747       9991      10211      10115          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      9052      10343      10211      10111        109          0      10144 
      8757       9992      10211      10115        102          0      10144 
      8765       9991      10211      10115        102          0      10144 
      8775       9992      10211      10115        105          0      10149 
      8778       9991      10211      10115        104          0      10145 
      8770       9991      10211      10115        100          0      10123 
      8759       9991      10211      10115        100          0      10123 
      8751       9990      10211      10115        100          0      10123 


Latency: vtestps r128,r128 + sbb + movd

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     42649      50152      30211      30125      30111      10846          0 
     42419      49988      30211      30135      30111      10849          0 
     42508      49986      30211      30133      30111      10852          0 
     42419      49987      30211      30138      30111      10849          0 
     42508      49986      30211      30136      30111      10850          0 
     42419      49987      30211      30116      30111      10851          0 
     42508      49987      30211      30116      30111      10851          0 
     42419      49987      30211      30116      30111      10848          0 


Throughput: vtestpd r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8635      10183      10211      10111      10000          0          0 
      8484       9991      10211      10115      10000          0          0 
      8496       9990      10211      10115      10000          0          0 
      8500       9989      10211      10115      10000          0          0 
      8504       9989      10211      10115      10000          0          0 
      8494       9989      10211      10115      10000          0          0 
      8484       9989      10211      10115      10000          0          0 
      8478       9989      10211      10115      10000          0          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8635      10184      10211      10111          0          0          1 
      8477       9992      10211      10115          0          0          1 
      8487       9990      10211      10115          0          0          1 
      8493       9990      10211      10115          0          0          1 
      8499       9989      10211      10115          0          0          1 
      8503       9989      10211      10115          0          0          1 
      8495       9990      10211      10115          0          0          1 
      8485       9990      10211      10115          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8935      10184      10211      10111        114          0      10154 
      8758       9990      10211      10115        105          0      10149 
      8746       9989      10211      10115        104          0      10142 
      8741       9990      10211      10115        104          0      10146 
      8749       9989      10211      10115        100          0      10121 
      8761       9990      10211      10115        100          0      10121 
      8766       9989      10211      10115        100          0      10121 
      8776       9989      10211      10115        100          0      10121 


Throughput: vtestpd r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9092      10373      10211      10111      10000          2          0 
      8768       9991      10211      10115      10000          2          0 
      8782       9993      10211      10115      10000          2          0 
      8776       9993      10211      10115      10000          2          0 
      8769       9993      10211      10115      10000          2          0 
      8759       9993      10211      10115      10000          2          0 
      8749       9993      10211      10115      10000          2          0 
      8745       9991      10211      10115      10000          2          0 

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9018      10306      10211      10111          0          0          1 
      8757       9994      10211      10115          0          0          1 
      8759       9990      10211      10115          0          0          1 
      8773       9992      10211      10115          0          0          1 
      8782       9991      10211      10115          0          0          1 
      8774       9992      10211      10115          0          0          1 
      8767       9992      10211      10115          0          0          1 
      8759       9992      10211      10115          0          0          1 

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8784      10342      10211      10111        114          0      10148 
      8495       9993      10211      10115        109          0      10147 
      8502       9992      10211      10115        106          0      10151 
      8495       9990      10211      10115        100          0      10123 
      8487       9990      10211      10115        100          0      10123 
      8479       9990      10211      10115        100          0      10123 
      8471       9991      10211      10115        100          0      10123 
      8465       9991      10211      10115        100          0      10123 


Latency: vtestpd r128,r128 + sbb + movd

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     43951      50177      30211      30127      30111      10849          0 
     43883      49987      30211      30131      30111      10848          0 
     43782      49989      30211      30136      30111      10848          0 
     43883      49987      30211      30132      30111      10849          0 
     43786      49987      30211      30117      30111      10848          0 
     43885      49989      30211      30116      30111      10848          0 
     44052      50300      30211      30224      30156      12002          0 
     45656      52037      30211      30514      30244      11492          0 


Instructions with two 128/256 bit registers



Throughput: vptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9052      10641      10211      20111      10000          0          0 
      8493       9999      10211      20115      10000          0          0 
      8481       9998      10211      20115      10000          0          0 
      8477       9998      10211      20115      10000          0          0 
      8479      10000      10211      20115      10000          0          0 
      8489      10000      10211      20115      10000          0          0 
      8495      10000      10211      20115      10000          0          0 
      8509      10000      10211      20115      10000          0          0 


Throughput: vptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      9516      10883      10211      20111          0          0      10001 
      8752       9997      10211      20115          0          0      10001 
      8762       9999      10211      20115          0          0      10001 
      8774      10002      10211      20115          0          0      10001 
      8785      10004      10211      20115          0          0      10001 
      8790      10003      10211      20115          0          0      10001 
      8782      10002      10211      20115          0          0      10001 
      8772      10001      10211      20115          0          0      10001 


Throughput: vptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8975      10223      10211      20111        102          0      20129 
      8765       9995      10211      20115        109          0      20153 
      8761       9997      10211      20115        106          0      20152 
      8749       9997      10211      20115        106          0      20152 
      8745       9996      10211      20115        100          0      20126 
      8757       9998      10211      20115        100          0      20134 
      8767       9996      10211      20115        100          0      20126 
      8778       9999      10211      20115        100          0      20134 


Latency: vptest r128,r128 + sbb + movd

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     51080      60177      30211      40134      40111      10599          0 
     50969      59989      30211      40129      40111      10596          0 
     50979      59987      30211      40134      40111      10598          0 
     50914      59988      30211      40134      40111      10599          0 
     51010      59987      30211      40115      40111      10612          0 
     50920      59987      30211      40115      40111      10612          0 
     50971      59988      30211      40116      40111      10612          0 
     50981      59987      30211      40115      40111      10612          0 


Latency: vptest r128,r128 + sbb + vmovd

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     52242      61441      30211      40124      40111      10766          0 
     50914      59989      30211      40141      40111      10771          0 
     50998      59988      30211      40139      40111      10772          0 
     50957      59987      30211      40115      40111      10775          0 
     50937      59988      30211      40115      40111      10775          0 
     51007      59987      30211      40116      40111      10777          0 
     50910      59986      30211      40115      40111      10775          0 
     50999      59990      30211      40115      40111      10775          0 


Throughput with memory operand: vptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      9143      10409      10211      30111      10009          0       5002 
      8781      10006      10211      30115      10000          0       5003 
      8771      10004      10211      30115      10000          0       5003 
      8763      10006      10211      30115      10000          0       5004 
      8750      10004      10211      30115      10000          0       5002 
      8758      10003      10211      30115      10000          0       5002 
      8766      10003      10211      30115      10000          0       5002 
      8772      10003      10211      30115      10000          0       5002 


Throughput with memory operand: vptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8998      10245      10211      30111       5003          0      10014 
      8795      10007      10211      30115       5004          0      10001 
      8784      10006      10211      30115       5004          0      10001 
      8770      10003      10211      30115       5002          0      10001 
      8761      10002      10211      30115       5003          0      10001 
      8755      10004      10211      30115       5002          0      10001 
      8757      10004      10211      30115       5002          0      10001 
      8767      10003      10211      30115       5003          0      10001 


Throughput with memory operand: vptest r128,r128

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8705      10245      10211      30111        106          0      20137 
      8511       9999      10211      30115        110          0      20159 
      8513      10001      10211      30115        106          0      20156 
      8507       9999      10211      30115        100          0      20130 
      8493       9999      10211      30115        100          0      20130 
      8489       9999      10211      30115        100          0      20130 
      8479       9999      10211      30115        100          0      20130 
      8481      10001      10211      30115        101          0      20131 


Throughput: vptest r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8803      10374      10211      20111      10000          0          0 
      8487       9994      10211      20115      10000          0          0 
      8501       9997      10211      20115      10000          0          0 
      8505       9995      10211      20115      10000          0          0 
      8507       9995      10211      20115      10000          0          0 
      8493       9995      10211      20115      10000          0          0 
      8487       9995      10211      20115      10000          0          0 
      8475       9995      10211      20115      10000          0          0 


Throughput: vptest r256,r256

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8828      10380      10211      20111          0          0      10001 
      8491      10000      10211      20115          0          0      10001 
      8487      10001      10211      20115          0          0      10001 
      8472       9998      10211      20115          0          0      10001 
      8481      10000      10211      20115          0          0      10001 
      8491      10000      10211      20115          0          0      10001 
      8502      10002      10211      20115          0          0      10001 
      8511      10001      10211      20115          0          0      10001 


Throughput: vptest r256,r256

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
      8829      10381      10211      20111        102          0      20129 
      8493       9998      10211      20115        109          0      20157 
      8485       9998      10211      20115        110          0      20164 
      8473       9996      10211      20115        108          0      20154 
      8479       9996      10211      20115        100          0      20130 
      8489       9996      10211      20115        100          0      20130 
      8499       9996      10211      20115        100          0      20130 
      8507       9996      10211      20115        100          0      20130 


Latency: vptest r256,r256 + sbb + movd

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     85916     101140      30211      40116      40111      10599          0 
     85607     100779      30211      40119      40111      10599          0 
     86289     101578      30211      40126      40111      10597          0 
     86289     101578      30211      40126      40111      10598          0 
     84930      99979      30211      40111      40111      10611          0 
     84928      99979      30211      40111      40111      10611          0 
     84932      99979      30211      40111      40111      10611          0 
     84927      99979      30211      40111      40111      10611          0 


Latency: vptest r256,r256 + sbb + vmovd

     Clock   Core cyc   Instruct   uops RAT       Uops     uop p0   Mov elim 
     68244      80349      30211      40120      40111      10599          0 
     67973      79987      30211      40123      40111      10599          0 
     67977      79987      30211      40130      40111      10599          0 
     67942      79989      30211      40111      40111      10611          0 
     67913      79987      30211      40111      40111      10611          0 
     67939      79987      30211      40111      40111      10611          0 
     67975      79987      30211      40111      40111      10611          0 
     67971      79987      30211      40111      40111      10611          0 


Throughput with memory operand: vptest r256,r256

     Clock   Core cyc   Instruct       Uops     uop p0     uop p1     uop p2 
      8851      10424      10211      30111      10001          0       5002 
      8509      10010      10211      30115      10001          0       5004 
      8517      10010      10211      30115      10001          0       5001 
      8527      10013      10211      30115      10001          0       5004 
      8513      10010      10211      30115      10001          0       5003 
      8505      10008      10211      30115      10001          0       5003 
      8493      10008      10211      30115      10001          0       5003 
      8487      10008      10211      30115      10001          0       5003 


Throughput with memory operand: vptest r256,r256

     Clock   Core cyc   Instruct       Uops     uop p3     uop p4     uop p5 
      8849      10425      10211      30111       5003          0      10007 
      8498      10004      10211      30115       5004          0      10001 
      8508      10003      10211      30115       5004          0      10001 
      8517      10003      10211      30115       5004          0      10001 
      8514      10005      10211      30115       5003          0      10001 
      8506      10003      10211      30115       5004          0      10001 
      8500      10005      10211      30115       5003          0      10001 
      8488      10005      10211      30115       5003          0      10001 


Throughput with memory operand: vptest r256,r256

     Clock   Core cyc   Instruct       Uops     uop p6     uop p7   uops RAT 
     10060      11468      10211      30111        106          0      20144 
      8791      10003      10211      30115        109          0      20157 
      8791      10003      10211      30115        109          0      20161 
      8778      10003      10211      30115        107          0      20154 
      8773      10007      10211      30115        100          0      20130 
      8763      10007      10211      30115        100          0      20130 
      8757      10007      10211      30115        100          0      20130 
      8763      10007      10211      30115        100          0      20130 


