Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Sep 20 19:58:35 2018
| Host         : c125m-14.EECS.Berkeley.EDU running 64-bit CentOS release 6.10 (Final)
| Command      : report_timing_summary -max_paths 10 -file debouncer_fpga_test_timing_summary_routed.rpt -rpx debouncer_fpga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : debouncer_fpga_test
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.696        0.000                      0                  156        0.168        0.000                      0                  156        3.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.696        0.000                      0                  156        0.168        0.000                      0                  156        3.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.802ns (29.516%)  route 1.915ns (70.484%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578     4.886    b_parser/button_debouncer/CLK
    SLICE_X110Y107       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.341     5.227 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/Q
                         net (fo=7, routed)           0.736     5.963    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[2]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.101     6.064 f  b_parser/button_debouncer/edges[0]_i_2/O
                         net (fo=2, routed)           0.305     6.369    b_parser/button_debouncer/edges[0]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.247     6.616 r  b_parser/button_debouncer/number[5]_i_4/O
                         net (fo=2, routed)           0.511     7.126    b_parser/button_debouncer/number[5]_i_4_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.113     7.239 r  b_parser/button_debouncer/number[5]_i_1/O
                         net (fo=6, routed)           0.363     7.603    number
    SLICE_X112Y103       FDRE                                         r  number_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  number_reg[1]/C
                         clock pessimism              0.390    12.861    
                         clock uncertainty           -0.035    12.825    
    SLICE_X112Y103       FDRE (Setup_fdre_C_R)       -0.526    12.299    number_reg[1]
  -------------------------------------------------------------------
                         required time                         12.299    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.755ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.802ns (29.516%)  route 1.915ns (70.484%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578     4.886    b_parser/button_debouncer/CLK
    SLICE_X110Y107       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.341     5.227 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/Q
                         net (fo=7, routed)           0.736     5.963    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[2]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.101     6.064 f  b_parser/button_debouncer/edges[0]_i_2/O
                         net (fo=2, routed)           0.305     6.369    b_parser/button_debouncer/edges[0]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.247     6.616 r  b_parser/button_debouncer/number[5]_i_4/O
                         net (fo=2, routed)           0.511     7.126    b_parser/button_debouncer/number[5]_i_4_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.113     7.239 r  b_parser/button_debouncer/number[5]_i_1/O
                         net (fo=6, routed)           0.363     7.603    number
    SLICE_X113Y103       FDRE                                         r  number_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  number_reg[0]/C
                         clock pessimism              0.390    12.861    
                         clock uncertainty           -0.035    12.825    
    SLICE_X113Y103       FDRE (Setup_fdre_C_R)       -0.467    12.358    number_reg[0]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  4.755    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.802ns (29.547%)  route 1.912ns (70.453%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578     4.886    b_parser/button_debouncer/CLK
    SLICE_X110Y107       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.341     5.227 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/Q
                         net (fo=7, routed)           0.736     5.963    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[2]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.101     6.064 f  b_parser/button_debouncer/edges[0]_i_2/O
                         net (fo=2, routed)           0.305     6.369    b_parser/button_debouncer/edges[0]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.247     6.616 r  b_parser/button_debouncer/number[5]_i_4/O
                         net (fo=2, routed)           0.511     7.126    b_parser/button_debouncer/number[5]_i_4_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.113     7.239 r  b_parser/button_debouncer/number[5]_i_1/O
                         net (fo=6, routed)           0.361     7.600    number
    SLICE_X113Y104       FDRE                                         r  number_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  number_reg[2]/C
                         clock pessimism              0.390    12.861    
                         clock uncertainty           -0.035    12.825    
    SLICE_X113Y104       FDRE (Setup_fdre_C_R)       -0.467    12.358    number_reg[2]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.802ns (29.547%)  route 1.912ns (70.453%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578     4.886    b_parser/button_debouncer/CLK
    SLICE_X110Y107       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.341     5.227 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/Q
                         net (fo=7, routed)           0.736     5.963    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[2]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.101     6.064 f  b_parser/button_debouncer/edges[0]_i_2/O
                         net (fo=2, routed)           0.305     6.369    b_parser/button_debouncer/edges[0]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.247     6.616 r  b_parser/button_debouncer/number[5]_i_4/O
                         net (fo=2, routed)           0.511     7.126    b_parser/button_debouncer/number[5]_i_4_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.113     7.239 r  b_parser/button_debouncer/number[5]_i_1/O
                         net (fo=6, routed)           0.361     7.600    number
    SLICE_X113Y104       FDRE                                         r  number_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  number_reg[3]/C
                         clock pessimism              0.390    12.861    
                         clock uncertainty           -0.035    12.825    
    SLICE_X113Y104       FDRE (Setup_fdre_C_R)       -0.467    12.358    number_reg[3]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.802ns (29.547%)  route 1.912ns (70.453%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578     4.886    b_parser/button_debouncer/CLK
    SLICE_X110Y107       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.341     5.227 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/Q
                         net (fo=7, routed)           0.736     5.963    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[2]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.101     6.064 f  b_parser/button_debouncer/edges[0]_i_2/O
                         net (fo=2, routed)           0.305     6.369    b_parser/button_debouncer/edges[0]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.247     6.616 r  b_parser/button_debouncer/number[5]_i_4/O
                         net (fo=2, routed)           0.511     7.126    b_parser/button_debouncer/number[5]_i_4_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.113     7.239 r  b_parser/button_debouncer/number[5]_i_1/O
                         net (fo=6, routed)           0.361     7.600    number
    SLICE_X113Y104       FDRE                                         r  number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  number_reg[4]/C
                         clock pessimism              0.390    12.861    
                         clock uncertainty           -0.035    12.825    
    SLICE_X113Y104       FDRE (Setup_fdre_C_R)       -0.467    12.358    number_reg[4]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.802ns (29.547%)  route 1.912ns (70.453%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.578     4.886    b_parser/button_debouncer/CLK
    SLICE_X110Y107       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.341     5.227 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/Q
                         net (fo=7, routed)           0.736     5.963    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[2]
    SLICE_X110Y107       LUT4 (Prop_lut4_I3_O)        0.101     6.064 f  b_parser/button_debouncer/edges[0]_i_2/O
                         net (fo=2, routed)           0.305     6.369    b_parser/button_debouncer/edges[0]_i_2_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.247     6.616 r  b_parser/button_debouncer/number[5]_i_4/O
                         net (fo=2, routed)           0.511     7.126    b_parser/button_debouncer/number[5]_i_4_n_0
    SLICE_X112Y104       LUT4 (Prop_lut4_I1_O)        0.113     7.239 r  b_parser/button_debouncer/number[5]_i_1/O
                         net (fo=6, routed)           0.361     7.600    number
    SLICE_X113Y104       FDRE                                         r  number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X113Y104       FDRE                                         r  number_reg[5]/C
                         clock pessimism              0.390    12.861    
                         clock uncertainty           -0.035    12.825    
    SLICE_X113Y104       FDRE (Setup_fdre_C_R)       -0.467    12.358    number_reg[5]
  -------------------------------------------------------------------
                         required time                         12.358    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.684ns (23.901%)  route 2.178ns (76.099%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.884    b_parser/button_debouncer/pg/CLK
    SLICE_X108Y105       FDRE                                         r  b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.393     5.277 f  b_parser/button_debouncer/pg/wrap_counter_reg[11]/Q
                         net (fo=3, routed)           0.605     5.881    b_parser/button_debouncer/pg/wrap_counter_reg[11]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.097     5.978 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8/O
                         net (fo=1, routed)           0.592     6.571    b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I4_O)        0.097     6.668 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_5/O
                         net (fo=4, routed)           0.632     7.300    b_parser/button_debouncer/pg/pulse
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.097     7.397 r  b_parser/button_debouncer/pg/loop[2].sat_counter[2][7]_i_2/O
                         net (fo=8, routed)           0.349     7.746    b_parser/button_debouncer/p_4_out
    SLICE_X111Y102       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    b_parser/button_debouncer/CLK
    SLICE_X111Y102       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/C
                         clock pessimism              0.353    12.824    
                         clock uncertainty           -0.035    12.788    
    SLICE_X111Y102       FDRE (Setup_fdre_C_CE)      -0.150    12.638    b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[2].sat_counter_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.684ns (24.759%)  route 2.079ns (75.241%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.884    b_parser/button_debouncer/pg/CLK
    SLICE_X108Y105       FDRE                                         r  b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.393     5.277 f  b_parser/button_debouncer/pg/wrap_counter_reg[11]/Q
                         net (fo=3, routed)           0.605     5.881    b_parser/button_debouncer/pg/wrap_counter_reg[11]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.097     5.978 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8/O
                         net (fo=1, routed)           0.592     6.571    b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I4_O)        0.097     6.668 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_5/O
                         net (fo=4, routed)           0.632     7.300    b_parser/button_debouncer/pg/pulse
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.097     7.397 r  b_parser/button_debouncer/pg/loop[2].sat_counter[2][7]_i_2/O
                         net (fo=8, routed)           0.250     7.646    b_parser/button_debouncer/p_4_out
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    b_parser/button_debouncer/CLK
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][3]/C
                         clock pessimism              0.353    12.824    
                         clock uncertainty           -0.035    12.788    
    SLICE_X110Y101       FDRE (Setup_fdre_C_CE)      -0.150    12.638    b_parser/button_debouncer/loop[2].sat_counter_reg[2][3]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[2].sat_counter_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.684ns (24.759%)  route 2.079ns (75.241%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.884    b_parser/button_debouncer/pg/CLK
    SLICE_X108Y105       FDRE                                         r  b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.393     5.277 f  b_parser/button_debouncer/pg/wrap_counter_reg[11]/Q
                         net (fo=3, routed)           0.605     5.881    b_parser/button_debouncer/pg/wrap_counter_reg[11]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.097     5.978 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8/O
                         net (fo=1, routed)           0.592     6.571    b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I4_O)        0.097     6.668 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_5/O
                         net (fo=4, routed)           0.632     7.300    b_parser/button_debouncer/pg/pulse
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.097     7.397 r  b_parser/button_debouncer/pg/loop[2].sat_counter[2][7]_i_2/O
                         net (fo=8, routed)           0.250     7.646    b_parser/button_debouncer/p_4_out
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    b_parser/button_debouncer/CLK
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][4]/C
                         clock pessimism              0.353    12.824    
                         clock uncertainty           -0.035    12.788    
    SLICE_X110Y101       FDRE (Setup_fdre_C_CE)      -0.150    12.638    b_parser/button_debouncer/loop[2].sat_counter_reg[2][4]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  4.992    

Slack (MET) :             4.992ns  (required time - arrival time)
  Source:                 b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.684ns (24.759%)  route 2.079ns (75.241%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 12.471 - 8.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.930     3.229    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     3.308 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.576     4.884    b_parser/button_debouncer/pg/CLK
    SLICE_X108Y105       FDRE                                         r  b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.393     5.277 f  b_parser/button_debouncer/pg/wrap_counter_reg[11]/Q
                         net (fo=3, routed)           0.605     5.881    b_parser/button_debouncer/pg/wrap_counter_reg[11]
    SLICE_X109Y106       LUT4 (Prop_lut4_I2_O)        0.097     5.978 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8/O
                         net (fo=1, routed)           0.592     6.571    b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_8_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I4_O)        0.097     6.668 r  b_parser/button_debouncer/pg/loop[0].sat_counter[0][7]_i_5/O
                         net (fo=4, routed)           0.632     7.300    b_parser/button_debouncer/pg/pulse
    SLICE_X111Y101       LUT5 (Prop_lut5_I1_O)        0.097     7.397 r  b_parser/button_debouncer/pg/loop[2].sat_counter[2][7]_i_2/O
                         net (fo=8, routed)           0.250     7.646    b_parser/button_debouncer/p_4_out
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           1.751    10.983    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.055 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.416    12.471    b_parser/button_debouncer/CLK
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]/C
                         clock pessimism              0.353    12.824    
                         clock uncertainty           -0.035    12.788    
    SLICE_X110Y101       FDRE (Setup_fdre_C_CE)      -0.150    12.638    b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]
  -------------------------------------------------------------------
                         required time                         12.638    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  4.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_edge_detector/edges_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.201%)  route 0.118ns (38.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.719     1.806    b_parser/button_debouncer/CLK
    SLICE_X111Y102       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/Q
                         net (fo=8, routed)           0.118     2.065    b_parser/button_debouncer/loop[2].sat_counter_reg[2]__0[2]
    SLICE_X112Y102       LUT6 (Prop_lut6_I2_O)        0.045     2.110 r  b_parser/button_debouncer/edges[2]_i_1/O
                         net (fo=1, routed)           0.000     2.110    b_parser/button_edge_detector/D[2]
    SLICE_X112Y102       FDRE                                         r  b_parser/button_edge_detector/edges_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.995     2.337    b_parser/button_edge_detector/CLK
    SLICE_X112Y102       FDRE                                         r  b_parser/button_edge_detector/edges_reg[2]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y102       FDRE (Hold_fdre_C_D)         0.120     1.942    b_parser/button_edge_detector/edges_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            number_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.683%)  route 0.121ns (39.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.718     1.805    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X113Y103       FDRE                                         r  number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  number_reg[0]/Q
                         net (fo=7, routed)           0.121     2.066    b_parser/button_debouncer/number_reg[5]_0[0]
    SLICE_X112Y103       LUT3 (Prop_lut3_I1_O)        0.045     2.111 r  b_parser/button_debouncer/number[1]_i_1/O
                         net (fo=1, routed)           0.000     2.111    b_parser_n_6
    SLICE_X112Y103       FDRE                                         r  number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.994     2.336    CLK_125MHZ_FPGA_IBUF_BUFG
    SLICE_X112Y103       FDRE                                         r  number_reg[1]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X112Y103       FDRE (Hold_fdre_C_D)         0.120     1.938    number_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 b_parser/button_debouncer/loop[0].sat_counter_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_edge_detector/edges_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.922%)  route 0.114ns (38.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.718     1.805    b_parser/button_debouncer/CLK
    SLICE_X110Y106       FDRE                                         r  b_parser/button_debouncer/loop[0].sat_counter_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     1.946 f  b_parser/button_debouncer/loop[0].sat_counter_reg[0][6]/Q
                         net (fo=5, routed)           0.114     2.060    b_parser/button_debouncer/loop[0].sat_counter_reg[0]__0[6]
    SLICE_X111Y106       LUT5 (Prop_lut5_I1_O)        0.045     2.105 r  b_parser/button_debouncer/edges[0]_i_1/O
                         net (fo=1, routed)           0.000     2.105    b_parser/button_edge_detector/D[0]
    SLICE_X111Y106       FDRE                                         r  b_parser/button_edge_detector/edges_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.994     2.336    b_parser/button_edge_detector/CLK
    SLICE_X111Y106       FDRE                                         r  b_parser/button_edge_detector/edges_reg[0]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X111Y106       FDRE (Hold_fdre_C_D)         0.091     1.909    b_parser/button_edge_detector/edges_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[3].sat_counter_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.229%)  route 0.151ns (44.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.717     1.804    b_parser/button_debouncer/CLK
    SLICE_X109Y104       FDRE                                         r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/Q
                         net (fo=8, routed)           0.151     2.095    b_parser/button_debouncer/loop[3].sat_counter_reg[3]__0[0]
    SLICE_X110Y104       LUT6 (Prop_lut6_I0_O)        0.045     2.140 r  b_parser/button_debouncer/loop[3].sat_counter[3][5]_i_1/O
                         net (fo=1, routed)           0.000     2.140    b_parser/button_debouncer/p_0_in__2[5]
    SLICE_X110Y104       FDRE                                         r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.994     2.336    b_parser/button_debouncer/CLK
    SLICE_X110Y104       FDRE                                         r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][5]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X110Y104       FDRE (Hold_fdre_C_D)         0.092     1.935    b_parser/button_debouncer/loop[3].sat_counter_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 b_parser/button_synchronizer/ff1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_synchronizer/ff2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.717     1.804    b_parser/button_synchronizer/CLK
    SLICE_X112Y108       FDRE                                         r  b_parser/button_synchronizer/ff1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  b_parser/button_synchronizer/ff1_reg[2]/Q
                         net (fo=1, routed)           0.107     2.075    b_parser/button_synchronizer/ff1[2]
    SLICE_X112Y108       FDRE                                         r  b_parser/button_synchronizer/ff2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.993     2.335    b_parser/button_synchronizer/CLK
    SLICE_X112Y108       FDRE                                         r  b_parser/button_synchronizer/ff2_reg[2]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.063     1.867    b_parser/button_synchronizer/ff2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 b_parser/button_debouncer/loop[1].sat_counter_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_edge_detector/edges_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.125%)  route 0.122ns (36.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.718     1.805    b_parser/button_debouncer/CLK
    SLICE_X112Y105       FDRE                                         r  b_parser/button_debouncer/loop[1].sat_counter_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDRE (Prop_fdre_C_Q)         0.164     1.969 f  b_parser/button_debouncer/loop[1].sat_counter_reg[1][3]/Q
                         net (fo=7, routed)           0.122     2.091    b_parser/button_debouncer/loop[1].sat_counter_reg[1]__0[3]
    SLICE_X113Y105       LUT6 (Prop_lut6_I3_O)        0.045     2.136 r  b_parser/button_debouncer/edges[1]_i_1/O
                         net (fo=1, routed)           0.000     2.136    b_parser/button_edge_detector/D[1]
    SLICE_X113Y105       FDRE                                         r  b_parser/button_edge_detector/edges_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.994     2.336    b_parser/button_edge_detector/CLK
    SLICE_X113Y105       FDRE                                         r  b_parser/button_edge_detector/edges_reg[1]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X113Y105       FDRE (Hold_fdre_C_D)         0.091     1.909    b_parser/button_edge_detector/edges_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.448%)  route 0.149ns (44.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.719     1.806    b_parser/button_debouncer/CLK
    SLICE_X111Y102       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y102       FDRE (Prop_fdre_C_Q)         0.141     1.947 r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][2]/Q
                         net (fo=8, routed)           0.149     2.096    b_parser/button_debouncer/loop[2].sat_counter_reg[2]__0[2]
    SLICE_X110Y101       LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  b_parser/button_debouncer/loop[2].sat_counter[2][5]_i_1/O
                         net (fo=1, routed)           0.000     2.141    b_parser/button_debouncer/p_0_in__1[5]
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.995     2.337    b_parser/button_debouncer/CLK
    SLICE_X110Y101       FDRE                                         r  b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X110Y101       FDRE (Hold_fdre_C_D)         0.092     1.914    b_parser/button_debouncer/loop[2].sat_counter_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 b_parser/button_synchronizer/ff1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_synchronizer/ff2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.717     1.804    b_parser/button_synchronizer/CLK
    SLICE_X113Y108       FDRE                                         r  b_parser/button_synchronizer/ff1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  b_parser/button_synchronizer/ff1_reg[1]/Q
                         net (fo=1, routed)           0.165     2.109    b_parser/button_synchronizer/ff1[1]
    SLICE_X112Y108       FDRE                                         r  b_parser/button_synchronizer/ff2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.993     2.335    b_parser/button_synchronizer/CLK
    SLICE_X112Y108       FDRE                                         r  b_parser/button_synchronizer/ff2_reg[1]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.063     1.880    b_parser/button_synchronizer/ff2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 b_parser/button_synchronizer/ff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_synchronizer/ff2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.103%)  route 0.165ns (53.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.718     1.805    b_parser/button_synchronizer/CLK
    SLICE_X111Y105       FDRE                                         r  b_parser/button_synchronizer/ff1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  b_parser/button_synchronizer/ff1_reg[3]/Q
                         net (fo=1, routed)           0.165     2.110    b_parser/button_synchronizer/ff1[3]
    SLICE_X111Y105       FDRE                                         r  b_parser/button_synchronizer/ff2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.994     2.336    b_parser/button_synchronizer/CLK
    SLICE_X111Y105       FDRE                                         r  b_parser/button_synchronizer/ff2_reg[3]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y105       FDRE (Hold_fdre_C_D)         0.066     1.871    b_parser/button_synchronizer/ff2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_parser/button_debouncer/loop[3].sat_counter_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.717     1.804    b_parser/button_debouncer/CLK
    SLICE_X109Y104       FDRE                                         r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/Q
                         net (fo=8, routed)           0.166     2.111    b_parser/button_debouncer/loop[3].sat_counter_reg[3]__0[0]
    SLICE_X109Y104       LUT2 (Prop_lut2_I0_O)        0.042     2.153 r  b_parser/button_debouncer/loop[3].sat_counter[3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.153    b_parser/button_debouncer/p_0_in__2[1]
    SLICE_X109Y104       FDRE                                         r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    CLK_125MHZ_FPGA_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.991     2.333    b_parser/button_debouncer/CLK
    SLICE_X109Y104       FDRE                                         r  b_parser/button_debouncer/loop[3].sat_counter_reg[3][1]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X109Y104       FDRE (Hold_fdre_C_D)         0.107     1.911    b_parser/button_debouncer/loop[3].sat_counter_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  CLK_125MHZ_FPGA_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y105  b_parser/button_debouncer/loop[0].sat_counter_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y105  b_parser/button_debouncer/loop[0].sat_counter_reg[0][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  b_parser/button_debouncer/loop[0].sat_counter_reg[0][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y106  b_parser/button_debouncer/loop[0].sat_counter_reg[0][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  b_parser/button_debouncer/loop[1].sat_counter_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y104  b_parser/button_debouncer/loop[3].sat_counter_reg[3][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y104  b_parser/button_debouncer/loop[3].sat_counter_reg[3][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y103  b_parser/button_debouncer/pg/wrap_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y105  b_parser/button_debouncer/pg/wrap_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y105  b_parser/button_debouncer/pg/wrap_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  b_parser/button_debouncer/pg/wrap_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  b_parser/button_debouncer/pg/wrap_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  b_parser/button_debouncer/pg/wrap_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y106  b_parser/button_debouncer/pg/wrap_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y103  b_parser/button_debouncer/pg/wrap_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  b_parser/button_debouncer/loop[0].sat_counter_reg[0][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  b_parser/button_debouncer/loop[0].sat_counter_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  b_parser/button_debouncer/loop[0].sat_counter_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y105  b_parser/button_debouncer/loop[0].sat_counter_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y107  b_parser/button_debouncer/loop[0].sat_counter_reg[0][4]/C



