INFO: [VRFC 10-163] Analyzing VHDL file "P:/IAS0600_VHDL/Lab_1_Comparator/Lab_1_Comparator.srcs/sim_1/new/WhenElse_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'WhenElse_TB'
