[13:51:52.829] <TB2>     INFO: *** Welcome to pxar ***
[13:51:52.829] <TB2>     INFO: *** Today: 2016/09/07
[13:51:52.836] <TB2>     INFO: *** Version: 47bc-dirty
[13:51:52.836] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C15.dat
[13:51:52.837] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:52.837] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//defaultMaskFile.dat
[13:51:52.837] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters_C15.dat
[13:51:52.913] <TB2>     INFO:         clk: 4
[13:51:52.913] <TB2>     INFO:         ctr: 4
[13:51:52.913] <TB2>     INFO:         sda: 19
[13:51:52.913] <TB2>     INFO:         tin: 9
[13:51:52.913] <TB2>     INFO:         level: 15
[13:51:52.913] <TB2>     INFO:         triggerdelay: 0
[13:51:52.913] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:51:52.913] <TB2>     INFO: Log level: DEBUG
[13:51:52.924] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:51:52.931] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:51:52.935] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:51:52.938] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:51:54.500] <TB2>     INFO: DUT info: 
[13:51:54.500] <TB2>     INFO: The DUT currently contains the following objects:
[13:51:54.500] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:51:54.501] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:51:54.501] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:51:54.501] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:51:54.501] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.501] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:51:54.502] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:51:54.503] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:51:54.504] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:51:54.505] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:51:54.514] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31764480
[13:51:54.514] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x27ea6f0
[13:51:54.514] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x275e770
[13:51:54.514] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd8a9d94010
[13:51:54.514] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd8affff510
[13:51:54.514] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31830016 fPxarMemory = 0x7fd8a9d94010
[13:51:54.515] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[13:51:54.516] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:51:54.516] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[13:51:54.516] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:51:54.916] <TB2>     INFO: enter 'restricted' command line mode
[13:51:54.916] <TB2>     INFO: enter test to run
[13:51:54.916] <TB2>     INFO:   test: FPIXTest no parameter change
[13:51:54.916] <TB2>     INFO:   running: fpixtest
[13:51:54.916] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:51:54.919] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:51:54.919] <TB2>     INFO: ######################################################################
[13:51:54.919] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:51:54.919] <TB2>     INFO: ######################################################################
[13:51:54.922] <TB2>     INFO: ######################################################################
[13:51:54.922] <TB2>     INFO: PixTestPretest::doTest()
[13:51:54.922] <TB2>     INFO: ######################################################################
[13:51:54.925] <TB2>     INFO:    ----------------------------------------------------------------------
[13:51:54.925] <TB2>     INFO:    PixTestPretest::programROC() 
[13:51:54.925] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:12.941] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:52:12.941] <TB2>     INFO: IA differences per ROC:  18.5 18.5 19.3 18.5 20.1 18.5 19.3 16.1 19.3 18.5 20.1 18.5 18.5 18.5 18.5 18.5
[13:52:13.011] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:13.011] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:52:13.011] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:14.264] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:52:14.766] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:52:15.267] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:52:15.769] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:52:16.271] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:52:16.772] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:52:17.274] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:52:17.776] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:52:18.277] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:52:18.779] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:52:19.281] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:52:19.782] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:52:20.284] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:52:20.786] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:52:21.287] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:52:21.789] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:52:22.042] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 1.6 2.4 
[13:52:22.042] <TB2>     INFO: Test took 9034 ms.
[13:52:22.042] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:52:22.071] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:22.072] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:22.072] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:22.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 68.5312 mA
[13:52:22.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:52:22.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 25.4688 mA
[13:52:22.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  76 Ia 23.0687 mA
[13:52:22.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8687 mA
[13:52:22.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:52:22.780] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.6688 mA
[13:52:22.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  81 Ia 23.8687 mA
[13:52:22.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:52:23.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:52:23.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[13:52:23.285] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 23.8687 mA
[13:52:23.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[13:52:23.488] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  75 Ia 24.6688 mA
[13:52:23.588] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  72 Ia 23.0687 mA
[13:52:23.689] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 24.6688 mA
[13:52:23.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  75 Ia 23.8687 mA
[13:52:23.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[13:52:23.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.8687 mA
[13:52:24.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 20.6688 mA
[13:52:24.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  98 Ia 24.6688 mA
[13:52:24.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  95 Ia 23.8687 mA
[13:52:24.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[13:52:24.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[13:52:24.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[13:52:24.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[13:52:24.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.6688 mA
[13:52:24.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  75 Ia 23.8687 mA
[13:52:24.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[13:52:25.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0687 mA
[13:52:25.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6688 mA
[13:52:25.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8687 mA
[13:52:25.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0687 mA
[13:52:25.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 25.4688 mA
[13:52:25.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 23.0687 mA
[13:52:25.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 24.6688 mA
[13:52:25.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 23.8687 mA
[13:52:25.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:52:26.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 25.4688 mA
[13:52:26.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  76 Ia 23.0687 mA
[13:52:26.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 24.6688 mA
[13:52:26.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 23.8687 mA
[13:52:26.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:52:26.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[13:52:26.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[13:52:26.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:52:26.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[13:52:26.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[13:52:26.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  81
[13:52:26.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  75
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  95
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  79
[13:52:26.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[13:52:26.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  81
[13:52:28.473] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[13:52:28.473] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  18.5  19.3  18.5  19.3  18.5  18.5  19.3  18.5  18.5  18.5  18.5  18.5  18.5  18.5  18.5
[13:52:28.506] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:28.506] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:28.506] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:28.641] <TB2>     INFO: Expecting 231680 events.
[13:52:36.690] <TB2>     INFO: 231680 events read in total (7331ms).
[13:52:36.843] <TB2>     INFO: Test took 8334ms.
[13:52:37.044] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:52:37.047] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 115 and Delta(CalDel) = 59
[13:52:37.051] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 121 and Delta(CalDel) = 60
[13:52:37.054] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:52:37.058] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 112 and Delta(CalDel) = 60
[13:52:37.062] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:52:37.065] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:52:37.069] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:52:37.072] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:52:37.076] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:52:37.080] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:52:37.083] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 65
[13:52:37.086] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 82 and Delta(CalDel) = 64
[13:52:37.090] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 114 and Delta(CalDel) = 61
[13:52:37.094] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:52:37.098] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:52:37.138] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:52:37.171] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:37.171] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:52:37.171] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:37.307] <TB2>     INFO: Expecting 231680 events.
[13:52:45.384] <TB2>     INFO: 231680 events read in total (7362ms).
[13:52:45.389] <TB2>     INFO: Test took 8214ms.
[13:52:45.413] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:52:45.725] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:52:45.729] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[13:52:45.732] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 111 +/- 30.5
[13:52:45.735] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[13:52:45.739] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:52:45.743] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:52:45.746] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[13:52:45.750] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[13:52:45.753] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 31
[13:52:45.757] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 30
[13:52:45.760] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 31.5
[13:52:45.764] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[13:52:45.767] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29.5
[13:52:45.771] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:52:45.774] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 30
[13:52:45.813] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:52:45.813] <TB2>     INFO: CalDel:      126   114   116   111   124   127   137   114   121   149   116   164   149   119   141   134
[13:52:45.813] <TB2>     INFO: VthrComp:     51    51    52    51    51    51    51    51    51    51    51    51    51    54    51    51
[13:52:45.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C0.dat
[13:52:45.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C1.dat
[13:52:45.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C2.dat
[13:52:45.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C3.dat
[13:52:45.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C4.dat
[13:52:45.818] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C5.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C6.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C7.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C8.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C9.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C10.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C11.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C12.dat
[13:52:45.819] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C13.dat
[13:52:45.820] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C14.dat
[13:52:45.820] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:45.820] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:52:45.820] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:45.820] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:52:45.820] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:52:45.908] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:52:45.909] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:52:45.909] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:52:45.909] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:52:45.911] <TB2>     INFO: ######################################################################
[13:52:45.911] <TB2>     INFO: PixTestTiming::doTest()
[13:52:45.911] <TB2>     INFO: ######################################################################
[13:52:45.911] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:45.911] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:52:45.911] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:45.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:52:47.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:52:50.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:52:52.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:52:54.627] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:52:56.900] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:52:59.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:01.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:03.720] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:05.993] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:08.266] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:10.539] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:12.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:15.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:17.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:19.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:21.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:23.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:53:24.944] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:53:26.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:53:27.984] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:53:29.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:53:31.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:53:32.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:53:34.063] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:53:37.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:53:38.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:53:40.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:53:41.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:53:43.173] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:53:44.694] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:53:46.216] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:53:47.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:53:49.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:53:50.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:53:52.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:53:53.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:53:57.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:53:58.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:00.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:01.793] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:04.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:05.585] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:07.859] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:10.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:11.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:13.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:54:15.444] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:54:17.717] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:54:19.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:54:22.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:54:24.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:54:26.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:54:29.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:54:31.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:54:33.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:54:35.901] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:54:38.175] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:54:40.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:54:42.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:54:44.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:54:47.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:54:49.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:54:51.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:54:54.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:54:56.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:54:58.636] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:00.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:03.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:05.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:07.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:55:09.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:55:12.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:55:14.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:55:16.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:55:19.095] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:55:21.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:55:23.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:55:25.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:55:28.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:55:30.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:55:31.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:55:34.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:55:36.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:55:38.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:55:39.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:55:41.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:55:43.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:55:44.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:55:46.402] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:55:50.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:55:53.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:55:57.739] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:01.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:05.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:09.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:56:12.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:56:14.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:56:15.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:56:17.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:56:18.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:56:21.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:56:23.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:56:25.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:56:26.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:56:28.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:56:30.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:56:31.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:56:33.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:56:35.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:56:37.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:56:38.674] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:56:40.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:56:43.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:56:45.494] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:56:47.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:56:50.042] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:56:52.315] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:56:54.588] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:56:56.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:56:59.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:57:01.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:57:03.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:57:05.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:57:08.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:57:10.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:57:12.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:57:15.054] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:57:17.712] <TB2>     INFO: TBM Phase Settings: 236
[13:57:17.712] <TB2>     INFO: 400MHz Phase: 3
[13:57:17.712] <TB2>     INFO: 160MHz Phase: 7
[13:57:17.712] <TB2>     INFO: Functional Phase Area: 4
[13:57:17.715] <TB2>     INFO: Test took 271804 ms.
[13:57:17.715] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:57:17.715] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:17.715] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:57:17.715] <TB2>     INFO:    ----------------------------------------------------------------------
[13:57:17.715] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:57:20.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:57:24.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:57:28.480] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:57:32.255] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:57:36.032] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:57:39.806] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:57:43.582] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:57:45.478] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:57:46.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:57:48.518] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:57:50.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:57:53.066] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:57:55.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:57:57.612] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:57:59.889] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:58:01.410] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:58:02.931] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:58:04.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:58:06.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:58:08.997] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:58:11.270] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:58:13.545] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:58:15.819] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:58:17.339] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:58:18.859] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:58:20.379] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:58:22.653] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:58:24.926] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:58:27.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:58:29.474] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:58:31.746] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:58:33.266] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:58:34.786] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:58:36.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:58:38.579] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:58:40.853] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:58:43.127] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:58:45.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:58:47.673] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:58:49.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:58:50.714] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:58:52.234] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:58:54.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:58:56.780] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:58:59.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:59:01.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:59:03.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:59:05.121] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:59:06.641] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:59:08.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:59:10.434] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:59:12.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:59:14.982] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:59:17.255] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:59:19.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:59:21.049] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:59:22.569] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:59:24.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:59:25.609] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:59:27.129] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:59:28.649] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:59:30.168] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:59:31.688] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:59:33.591] <TB2>     INFO: ROC Delay Settings: 220
[13:59:33.591] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:59:33.591] <TB2>     INFO: ROC Port 0 Delay: 4
[13:59:33.591] <TB2>     INFO: ROC Port 1 Delay: 3
[13:59:33.591] <TB2>     INFO: Functional ROC Area: 5
[13:59:33.594] <TB2>     INFO: Test took 135879 ms.
[13:59:33.594] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:59:33.594] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:33.594] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:59:33.594] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:34.733] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4068 4068 4068 406b e062 c000 a101 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[13:59:34.733] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4069 4068 4068 4068 4069 4069 4068 e022 c000 a102 8000 4068 4068 4068 4069 4068 4068 4068 4068 e022 c000 
[13:59:34.733] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4069 4069 4069 4069 4068 4069 4069 4069 e022 c000 a103 8040 4068 4068 4068 406b 4068 4068 4068 4068 e022 c000 
[13:59:34.733] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:59:48.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:48.877] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:00:02.968] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:02.968] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:00:17.093] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:17.093] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:00:31.181] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:31.181] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:00:45.180] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:45.180] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:00:59.199] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:59.199] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:01:13.206] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:13.206] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:01:27.199] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:27.199] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:01:41.207] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:41.207] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:01:55.212] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:55.594] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:55.607] <TB2>     INFO: Decoding statistics:
[14:01:55.607] <TB2>     INFO:   General information:
[14:01:55.607] <TB2>     INFO: 	 16bit words read:         240000000
[14:01:55.607] <TB2>     INFO: 	 valid events total:       20000000
[14:01:55.607] <TB2>     INFO: 	 empty events:             20000000
[14:01:55.607] <TB2>     INFO: 	 valid events with pixels: 0
[14:01:55.607] <TB2>     INFO: 	 valid pixel hits:         0
[14:01:55.607] <TB2>     INFO:   Event errors: 	           0
[14:01:55.607] <TB2>     INFO: 	 start marker:             0
[14:01:55.607] <TB2>     INFO: 	 stop marker:              0
[14:01:55.607] <TB2>     INFO: 	 overflow:                 0
[14:01:55.607] <TB2>     INFO: 	 invalid 5bit words:       0
[14:01:55.607] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:01:55.607] <TB2>     INFO:   TBM errors: 		           0
[14:01:55.607] <TB2>     INFO: 	 flawed TBM headers:       0
[14:01:55.607] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:01:55.607] <TB2>     INFO: 	 event ID mismatches:      0
[14:01:55.607] <TB2>     INFO:   ROC errors: 		           0
[14:01:55.607] <TB2>     INFO: 	 missing ROC header(s):    0
[14:01:55.607] <TB2>     INFO: 	 misplaced readback start: 0
[14:01:55.607] <TB2>     INFO:   Pixel decoding errors:	   0
[14:01:55.607] <TB2>     INFO: 	 pixel data incomplete:    0
[14:01:55.607] <TB2>     INFO: 	 pixel address:            0
[14:01:55.607] <TB2>     INFO: 	 pulse height fill bit:    0
[14:01:55.607] <TB2>     INFO: 	 buffer corruption:        0
[14:01:55.607] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.607] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:01:55.607] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.607] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.607] <TB2>     INFO:    Read back bit status: 1
[14:01:55.607] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.607] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.607] <TB2>     INFO:    Timings are good!
[14:01:55.607] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.608] <TB2>     INFO: Test took 142014 ms.
[14:01:55.608] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:01:55.608] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:01:55.608] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:55.608] <TB2>     INFO: PixTestTiming::doTest took 549699 ms.
[14:01:55.608] <TB2>     INFO: PixTestTiming::doTest() done
[14:01:55.608] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:01:55.608] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:01:55.608] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:01:55.608] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:01:55.608] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:01:55.609] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:01:55.609] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:01:55.967] <TB2>     INFO: ######################################################################
[14:01:55.967] <TB2>     INFO: PixTestAlive::doTest()
[14:01:55.967] <TB2>     INFO: ######################################################################
[14:01:55.970] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.970] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:01:55.970] <TB2>     INFO:    ----------------------------------------------------------------------
[14:01:55.971] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:01:56.316] <TB2>     INFO: Expecting 41600 events.
[14:02:00.367] <TB2>     INFO: 41600 events read in total (3336ms).
[14:02:00.368] <TB2>     INFO: Test took 4397ms.
[14:02:00.375] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:00.375] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:02:00.375] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:02:00.754] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:02:00.754] <TB2>     INFO: number of dead pixels (per ROC):     2    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:02:00.754] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     2    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:02:00.757] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:00.757] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:00.757] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:00.759] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:01.102] <TB2>     INFO: Expecting 41600 events.
[14:02:04.061] <TB2>     INFO: 41600 events read in total (2244ms).
[14:02:04.061] <TB2>     INFO: Test took 3302ms.
[14:02:04.061] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.061] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:02:04.061] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:02:04.061] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:02:04.463] <TB2>     INFO: PixTestAlive::maskTest() done
[14:02:04.463] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:04.466] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:04.467] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:04.467] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:04.468] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:04.811] <TB2>     INFO: Expecting 41600 events.
[14:02:08.871] <TB2>     INFO: 41600 events read in total (3345ms).
[14:02:08.872] <TB2>     INFO: Test took 4404ms.
[14:02:08.880] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:08.880] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[14:02:08.880] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:02:09.257] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:02:09.257] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:09.257] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:02:09.258] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:02:09.265] <TB2>     INFO: ######################################################################
[14:02:09.265] <TB2>     INFO: PixTestTrim::doTest()
[14:02:09.265] <TB2>     INFO: ######################################################################
[14:02:09.268] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:09.268] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:02:09.268] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:09.344] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:02:09.344] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:02:09.357] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:09.357] <TB2>     INFO:     run 1 of 1
[14:02:09.357] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:09.699] <TB2>     INFO: Expecting 5025280 events.
[14:02:54.847] <TB2>     INFO: 1431944 events read in total (44433ms).
[14:03:39.081] <TB2>     INFO: 2849504 events read in total (88667ms).
[14:04:23.564] <TB2>     INFO: 4277896 events read in total (133150ms).
[14:04:46.346] <TB2>     INFO: 5025280 events read in total (155932ms).
[14:04:46.386] <TB2>     INFO: Test took 157029ms.
[14:04:46.443] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:46.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:47.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:49.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:50.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:52.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:53.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:54.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:56.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:57.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:58.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:00.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:01.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:03.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:04.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:05.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:07.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:08.450] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 213245952
[14:05:08.453] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.9025 minThrLimit = 96.8915 minThrNLimit = 117.411 -> result = 96.9025 -> 96
[14:05:08.453] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.66 minThrLimit = 106.659 minThrNLimit = 131.699 -> result = 106.66 -> 106
[14:05:08.454] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.366 minThrLimit = 105.247 minThrNLimit = 127.463 -> result = 105.366 -> 105
[14:05:08.454] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.476 minThrLimit = 102.448 minThrNLimit = 127.636 -> result = 102.476 -> 102
[14:05:08.454] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.53 minThrLimit = 101.524 minThrNLimit = 124.812 -> result = 101.53 -> 101
[14:05:08.455] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.46 minThrLimit = 99.4506 minThrNLimit = 116.298 -> result = 99.46 -> 99
[14:05:08.455] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7312 minThrLimit = 98.7287 minThrNLimit = 117.227 -> result = 98.7312 -> 98
[14:05:08.455] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6561 minThrLimit = 89.6518 minThrNLimit = 107.004 -> result = 89.6561 -> 89
[14:05:08.456] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3534 minThrLimit = 96.3489 minThrNLimit = 118.962 -> result = 96.3534 -> 96
[14:05:08.456] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5744 minThrLimit = 91.549 minThrNLimit = 111.038 -> result = 91.5744 -> 91
[14:05:08.457] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.763 minThrLimit = 104.715 minThrNLimit = 125.977 -> result = 104.763 -> 104
[14:05:08.458] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.67 minThrLimit = 82.6504 minThrNLimit = 101.715 -> result = 82.67 -> 82
[14:05:08.458] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.0433 minThrLimit = 84.0412 minThrNLimit = 101.589 -> result = 84.0433 -> 84
[14:05:08.459] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.21 minThrLimit = 108.05 minThrNLimit = 133.989 -> result = 108.21 -> 108
[14:05:08.459] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.4199 minThrLimit = 96.4051 minThrNLimit = 117.363 -> result = 96.4199 -> 96
[14:05:08.459] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5754 minThrLimit = 99.5488 minThrNLimit = 119.796 -> result = 99.5754 -> 99
[14:05:08.459] <TB2>     INFO: ROC 0 VthrComp = 96
[14:05:08.460] <TB2>     INFO: ROC 1 VthrComp = 106
[14:05:08.460] <TB2>     INFO: ROC 2 VthrComp = 105
[14:05:08.460] <TB2>     INFO: ROC 3 VthrComp = 102
[14:05:08.460] <TB2>     INFO: ROC 4 VthrComp = 101
[14:05:08.461] <TB2>     INFO: ROC 5 VthrComp = 99
[14:05:08.461] <TB2>     INFO: ROC 6 VthrComp = 98
[14:05:08.461] <TB2>     INFO: ROC 7 VthrComp = 89
[14:05:08.461] <TB2>     INFO: ROC 8 VthrComp = 96
[14:05:08.461] <TB2>     INFO: ROC 9 VthrComp = 91
[14:05:08.461] <TB2>     INFO: ROC 10 VthrComp = 104
[14:05:08.461] <TB2>     INFO: ROC 11 VthrComp = 82
[14:05:08.462] <TB2>     INFO: ROC 12 VthrComp = 84
[14:05:08.462] <TB2>     INFO: ROC 13 VthrComp = 108
[14:05:08.462] <TB2>     INFO: ROC 14 VthrComp = 96
[14:05:08.462] <TB2>     INFO: ROC 15 VthrComp = 99
[14:05:08.462] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:05:08.462] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:05:08.475] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:08.475] <TB2>     INFO:     run 1 of 1
[14:05:08.475] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:08.817] <TB2>     INFO: Expecting 5025280 events.
[14:05:44.611] <TB2>     INFO: 889280 events read in total (35079ms).
[14:06:19.522] <TB2>     INFO: 1776672 events read in total (69990ms).
[14:06:54.564] <TB2>     INFO: 2664424 events read in total (105032ms).
[14:07:29.454] <TB2>     INFO: 3542456 events read in total (139922ms).
[14:08:03.411] <TB2>     INFO: 4415912 events read in total (173879ms).
[14:08:27.385] <TB2>     INFO: 5025280 events read in total (197853ms).
[14:08:27.461] <TB2>     INFO: Test took 198986ms.
[14:08:27.637] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:27.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:29.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:31.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:32.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:34.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:36.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:37.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:39.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:41.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:42.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:44.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:46.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:47.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:49.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:51.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:52.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:54.197] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311570432
[14:08:54.200] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.7293 for pixel 0/4 mean/min/max = 46.6374/32.4311/60.8438
[14:08:54.201] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.5802 for pixel 33/3 mean/min/max = 46.7487/34.6661/58.8314
[14:08:54.201] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 62.1685 for pixel 3/5 mean/min/max = 48.1682/34.1637/62.1726
[14:08:54.201] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3777 for pixel 33/3 mean/min/max = 44.8481/32.3025/57.3937
[14:08:54.202] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3623 for pixel 18/54 mean/min/max = 44.7001/31.873/57.5272
[14:08:54.202] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.8864 for pixel 27/0 mean/min/max = 44.4654/31.8907/57.0401
[14:08:54.202] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.391 for pixel 3/15 mean/min/max = 44.5366/32.3887/56.6845
[14:08:54.203] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.6832 for pixel 24/8 mean/min/max = 47.2892/33.8684/60.71
[14:08:54.203] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.0494 for pixel 23/8 mean/min/max = 44.9853/31.9069/58.0636
[14:08:54.203] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.8838 for pixel 3/79 mean/min/max = 46.3596/33.7003/59.0189
[14:08:54.204] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.4198 for pixel 15/19 mean/min/max = 47.1926/34.7094/59.6758
[14:08:54.204] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9842 for pixel 7/3 mean/min/max = 45.8935/32.7925/58.9945
[14:08:54.204] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.0772 for pixel 0/6 mean/min/max = 45.8248/32.399/59.2505
[14:08:54.205] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 63.1328 for pixel 18/13 mean/min/max = 48.5087/33.7258/63.2915
[14:08:54.205] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.2756 for pixel 0/78 mean/min/max = 44.4463/32.4222/56.4704
[14:08:54.205] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.7579 for pixel 16/19 mean/min/max = 44.5606/32.1704/56.9507
[14:08:54.205] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:08:54.337] <TB2>     INFO: Expecting 411648 events.
[14:09:01.769] <TB2>     INFO: 411648 events read in total (6715ms).
[14:09:01.775] <TB2>     INFO: Expecting 411648 events.
[14:09:09.175] <TB2>     INFO: 411648 events read in total (6728ms).
[14:09:09.183] <TB2>     INFO: Expecting 411648 events.
[14:09:16.768] <TB2>     INFO: 411648 events read in total (6917ms).
[14:09:16.779] <TB2>     INFO: Expecting 411648 events.
[14:09:24.362] <TB2>     INFO: 411648 events read in total (6924ms).
[14:09:24.376] <TB2>     INFO: Expecting 411648 events.
[14:09:31.938] <TB2>     INFO: 411648 events read in total (6905ms).
[14:09:31.953] <TB2>     INFO: Expecting 411648 events.
[14:09:39.511] <TB2>     INFO: 411648 events read in total (6900ms).
[14:09:39.530] <TB2>     INFO: Expecting 411648 events.
[14:09:47.040] <TB2>     INFO: 411648 events read in total (6856ms).
[14:09:47.059] <TB2>     INFO: Expecting 411648 events.
[14:09:54.593] <TB2>     INFO: 411648 events read in total (6879ms).
[14:09:54.617] <TB2>     INFO: Expecting 411648 events.
[14:10:02.245] <TB2>     INFO: 411648 events read in total (6980ms).
[14:10:02.270] <TB2>     INFO: Expecting 411648 events.
[14:10:09.823] <TB2>     INFO: 411648 events read in total (6907ms).
[14:10:09.849] <TB2>     INFO: Expecting 411648 events.
[14:10:17.411] <TB2>     INFO: 411648 events read in total (6910ms).
[14:10:17.443] <TB2>     INFO: Expecting 411648 events.
[14:10:24.983] <TB2>     INFO: 411648 events read in total (6898ms).
[14:10:25.014] <TB2>     INFO: Expecting 411648 events.
[14:10:32.538] <TB2>     INFO: 411648 events read in total (6884ms).
[14:10:32.574] <TB2>     INFO: Expecting 411648 events.
[14:10:40.196] <TB2>     INFO: 411648 events read in total (6981ms).
[14:10:40.232] <TB2>     INFO: Expecting 411648 events.
[14:10:47.793] <TB2>     INFO: 411648 events read in total (6924ms).
[14:10:47.831] <TB2>     INFO: Expecting 411648 events.
[14:10:55.339] <TB2>     INFO: 411648 events read in total (6873ms).
[14:10:55.383] <TB2>     INFO: Test took 121178ms.
[14:10:55.869] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2059 < 35 for itrim = 101; old thr = 33.9927 ... break
[14:10:55.901] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1365 < 35 for itrim = 97; old thr = 34.2646 ... break
[14:10:55.932] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5493 < 35 for itrim = 119; old thr = 34.065 ... break
[14:10:55.970] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7402 < 35 for itrim = 103; old thr = 33.5874 ... break
[14:10:55.003] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3395 < 35 for itrim = 90; old thr = 34.5518 ... break
[14:10:56.033] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0037 < 35 for itrim = 100; old thr = 34.8602 ... break
[14:10:56.063] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.345 < 35 for itrim = 99; old thr = 33.5207 ... break
[14:10:56.095] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8038 < 35 for itrim+1 = 111; old thr = 34.9035 ... break
[14:10:56.128] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0602 < 35 for itrim = 94; old thr = 34.6728 ... break
[14:10:56.151] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3763 < 35 for itrim = 93; old thr = 33.9301 ... break
[14:10:56.183] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1514 < 35 for itrim = 104; old thr = 34.5971 ... break
[14:10:56.216] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0526 < 35 for itrim = 110; old thr = 34.0969 ... break
[14:10:56.243] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1092 < 35 for itrim = 97; old thr = 34.16 ... break
[14:10:56.278] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2567 < 35 for itrim+1 = 113; old thr = 34.8044 ... break
[14:10:56.305] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3255 < 35 for itrim+1 = 94; old thr = 34.9911 ... break
[14:10:56.337] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0997 < 35 for itrim+1 = 93; old thr = 34.7922 ... break
[14:10:56.412] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:10:56.423] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:56.423] <TB2>     INFO:     run 1 of 1
[14:10:56.423] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:56.766] <TB2>     INFO: Expecting 5025280 events.
[14:11:32.070] <TB2>     INFO: 871424 events read in total (34589ms).
[14:12:06.160] <TB2>     INFO: 1741216 events read in total (68679ms).
[14:12:40.940] <TB2>     INFO: 2611592 events read in total (103459ms).
[14:13:15.418] <TB2>     INFO: 3471376 events read in total (137937ms).
[14:13:49.936] <TB2>     INFO: 4326680 events read in total (172455ms).
[14:14:18.037] <TB2>     INFO: 5025280 events read in total (200556ms).
[14:14:18.115] <TB2>     INFO: Test took 201692ms.
[14:14:18.302] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:18.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:20.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:21.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:23.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:25.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:26.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:28.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:29.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:31.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:32.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:34.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:36.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:37.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:39.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:41.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:42.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:44.398] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320679936
[14:14:44.400] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.849113 .. 50.840085
[14:14:44.476] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:14:44.485] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:14:44.485] <TB2>     INFO:     run 1 of 1
[14:14:44.486] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:44.832] <TB2>     INFO: Expecting 1730560 events.
[14:15:24.640] <TB2>     INFO: 1094656 events read in total (39090ms).
[14:15:47.763] <TB2>     INFO: 1730560 events read in total (62213ms).
[14:15:47.785] <TB2>     INFO: Test took 63300ms.
[14:15:47.828] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:47.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:48.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:49.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:50.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:51.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:52.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:53.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:54.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:55.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:56.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:57.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:58.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:59.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:00.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:01.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:02.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:03.927] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245997568
[14:16:04.008] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.251213 .. 45.501064
[14:16:04.082] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:16:04.092] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:04.092] <TB2>     INFO:     run 1 of 1
[14:16:04.092] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:04.435] <TB2>     INFO: Expecting 1664000 events.
[14:16:45.199] <TB2>     INFO: 1159096 events read in total (40049ms).
[14:17:03.115] <TB2>     INFO: 1664000 events read in total (57965ms).
[14:17:03.130] <TB2>     INFO: Test took 59038ms.
[14:17:03.164] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:03.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:04.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:05.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:06.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:07.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:08.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:08.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:09.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:10.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:11.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:12.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:13.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:14.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:15.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:16.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:17.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:18.505] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297000960
[14:17:18.591] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.884631 .. 41.848004
[14:17:18.665] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:17:18.675] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:18.675] <TB2>     INFO:     run 1 of 1
[14:17:18.675] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:19.017] <TB2>     INFO: Expecting 1464320 events.
[14:18:00.846] <TB2>     INFO: 1195384 events read in total (41114ms).
[14:18:10.447] <TB2>     INFO: 1464320 events read in total (50715ms).
[14:18:10.461] <TB2>     INFO: Test took 51787ms.
[14:18:10.490] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:10.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:11.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:12.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:13.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:14.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:15.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:16.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:17.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:18.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:18.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:19.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:20.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:21.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:22.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:23.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:24.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:25.473] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242044928
[14:18:25.555] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.637655 .. 41.600542
[14:18:25.631] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:18:25.641] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:25.641] <TB2>     INFO:     run 1 of 1
[14:18:25.641] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:25.989] <TB2>     INFO: Expecting 1331200 events.
[14:19:07.558] <TB2>     INFO: 1161328 events read in total (40854ms).
[14:19:13.796] <TB2>     INFO: 1331200 events read in total (47092ms).
[14:19:13.806] <TB2>     INFO: Test took 48165ms.
[14:19:13.833] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:13.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:14.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:15.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:16.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:17.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:18.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:19.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:20.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:21.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:22.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:23.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:24.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:25.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:26.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:27.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:28.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:29.034] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302604288
[14:19:29.117] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:19:29.118] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:19:29.128] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:29.128] <TB2>     INFO:     run 1 of 1
[14:19:29.128] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:29.481] <TB2>     INFO: Expecting 1364480 events.
[14:20:08.957] <TB2>     INFO: 1075368 events read in total (38761ms).
[14:20:19.841] <TB2>     INFO: 1364480 events read in total (49645ms).
[14:20:19.856] <TB2>     INFO: Test took 50728ms.
[14:20:19.889] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:19.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:20.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:21.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:22.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:23.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:25.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:26.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:27.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:28.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:29.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:30.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:31.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:32.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:33.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:34.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:35.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:36.067] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358592512
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C0.dat
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C1.dat
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C2.dat
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C3.dat
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C4.dat
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C5.dat
[14:20:36.101] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C6.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C7.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C8.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C9.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C10.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C11.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C12.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C13.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C14.dat
[14:20:36.102] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C15.dat
[14:20:36.102] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C0.dat
[14:20:36.110] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C1.dat
[14:20:36.117] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C2.dat
[14:20:36.124] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C3.dat
[14:20:36.131] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C4.dat
[14:20:36.138] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C5.dat
[14:20:36.145] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C6.dat
[14:20:36.152] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C7.dat
[14:20:36.159] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C8.dat
[14:20:36.166] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C9.dat
[14:20:36.173] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C10.dat
[14:20:36.180] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C11.dat
[14:20:36.187] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C12.dat
[14:20:36.194] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C13.dat
[14:20:36.201] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C14.dat
[14:20:36.208] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//trimParameters35_C15.dat
[14:20:36.214] <TB2>     INFO: PixTestTrim::trimTest() done
[14:20:36.214] <TB2>     INFO: vtrim:     101  97 119 103  90 100  99 111  94  93 104 110  97 113  94  93 
[14:20:36.214] <TB2>     INFO: vthrcomp:   96 106 105 102 101  99  98  89  96  91 104  82  84 108  96  99 
[14:20:36.214] <TB2>     INFO: vcal mean:  34.90  35.00  34.96  34.99  34.93  34.95  34.97  34.97  34.93  34.92  34.97  34.98  34.97  34.94  34.93  34.95 
[14:20:36.214] <TB2>     INFO: vcal RMS:    1.14   0.83   0.89   0.82   0.84   0.87   0.83   0.90   1.00   0.82   0.86   0.87   0.85   0.90   0.82   0.82 
[14:20:36.214] <TB2>     INFO: bits mean:   8.78   8.52   8.78   9.64   9.41  10.23   9.98   9.09   9.59   8.76   8.74   9.78   9.36   8.88   9.81   9.70 
[14:20:36.214] <TB2>     INFO: bits RMS:    2.91   2.65   2.53   2.61   2.83   2.50   2.51   2.54   2.75   2.73   2.53   2.53   2.75   2.49   2.58   2.66 
[14:20:36.224] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:36.225] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:20:36.225] <TB2>     INFO:    ----------------------------------------------------------------------
[14:20:36.227] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:20:36.227] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:20:36.237] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:36.238] <TB2>     INFO:     run 1 of 1
[14:20:36.238] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:36.581] <TB2>     INFO: Expecting 4160000 events.
[14:21:25.677] <TB2>     INFO: 1180725 events read in total (48382ms).
[14:22:12.308] <TB2>     INFO: 2348585 events read in total (95013ms).
[14:22:57.004] <TB2>     INFO: 3501890 events read in total (140710ms).
[14:23:24.425] <TB2>     INFO: 4160000 events read in total (167130ms).
[14:23:24.479] <TB2>     INFO: Test took 168242ms.
[14:23:24.592] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:24.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:26.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:28.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:30.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:32.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:34.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:35.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:37.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:39.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:41.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:43.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:45.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:47.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:49.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:50.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:52.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:54.600] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287502336
[14:23:54.601] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:23:54.673] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:23:54.673] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[14:23:54.683] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:54.683] <TB2>     INFO:     run 1 of 1
[14:23:54.683] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:55.026] <TB2>     INFO: Expecting 3764800 events.
[14:24:42.741] <TB2>     INFO: 1190885 events read in total (47000ms).
[14:25:28.843] <TB2>     INFO: 2366345 events read in total (93102ms).
[14:26:15.518] <TB2>     INFO: 3530040 events read in total (139777ms).
[14:26:25.277] <TB2>     INFO: 3764800 events read in total (149536ms).
[14:26:25.334] <TB2>     INFO: Test took 150652ms.
[14:26:25.439] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:25.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:27.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:29.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:30.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:32.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:34.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:36.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:37.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:39.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:41.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:43.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:44.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:46.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:48.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:50.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:52.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:53.807] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261898240
[14:26:53.808] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:26:53.882] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:26:53.882] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:26:53.892] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:53.892] <TB2>     INFO:     run 1 of 1
[14:26:53.892] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:54.235] <TB2>     INFO: Expecting 3515200 events.
[14:27:41.807] <TB2>     INFO: 1240205 events read in total (46857ms).
[14:28:29.536] <TB2>     INFO: 2459420 events read in total (94586ms).
[14:29:10.140] <TB2>     INFO: 3515200 events read in total (135191ms).
[14:29:10.182] <TB2>     INFO: Test took 136290ms.
[14:29:10.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:10.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:12.107] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:13.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:15.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:17.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:18.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:20.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:22.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:23.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:25.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:27.126] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:28.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:30.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:32.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:33.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:35.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:37.220] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274685952
[14:29:37.220] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:29:37.294] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:29:37.294] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:29:37.303] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:37.303] <TB2>     INFO:     run 1 of 1
[14:29:37.303] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:37.646] <TB2>     INFO: Expecting 3494400 events.
[14:30:26.359] <TB2>     INFO: 1244335 events read in total (47998ms).
[14:31:13.587] <TB2>     INFO: 2467330 events read in total (95226ms).
[14:31:53.659] <TB2>     INFO: 3494400 events read in total (135298ms).
[14:31:53.700] <TB2>     INFO: Test took 136397ms.
[14:31:53.784] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:53.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:55.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:57.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:58.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:00.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:02.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:03.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:05.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:07.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:09.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:10.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:12.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:14.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:15.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:17.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:19.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:20.861] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247267328
[14:32:20.862] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:32:20.936] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:32:20.936] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:32:20.947] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:20.947] <TB2>     INFO:     run 1 of 1
[14:32:20.947] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:21.298] <TB2>     INFO: Expecting 3515200 events.
[14:33:10.048] <TB2>     INFO: 1239595 events read in total (48035ms).
[14:33:57.685] <TB2>     INFO: 2457965 events read in total (95672ms).
[14:34:37.732] <TB2>     INFO: 3515200 events read in total (135720ms).
[14:34:37.790] <TB2>     INFO: Test took 136844ms.
[14:34:37.885] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:38.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:39.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:41.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:43.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:44.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:46.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:48.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:50.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:51.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:53.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:55.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:57.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:58.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:00.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:02.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:04.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:05.844] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 289665024
[14:35:05.845] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.94714, thr difference RMS: 1.64574
[14:35:05.845] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 11.1663, thr difference RMS: 1.19164
[14:35:05.845] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.751, thr difference RMS: 1.44171
[14:35:05.846] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.80511, thr difference RMS: 1.27252
[14:35:05.846] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.4261, thr difference RMS: 1.51713
[14:35:05.846] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.6718, thr difference RMS: 1.22857
[14:35:05.846] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.0411, thr difference RMS: 1.53073
[14:35:05.846] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.99571, thr difference RMS: 1.73253
[14:35:05.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.46628, thr difference RMS: 1.72569
[14:35:05.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.25123, thr difference RMS: 1.58353
[14:35:05.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.5597, thr difference RMS: 1.33753
[14:35:05.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.24861, thr difference RMS: 1.41618
[14:35:05.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.98972, thr difference RMS: 1.57157
[14:35:05.847] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.3695, thr difference RMS: 1.39841
[14:35:05.848] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.95024, thr difference RMS: 1.60064
[14:35:05.848] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.1543, thr difference RMS: 1.59626
[14:35:05.848] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.94183, thr difference RMS: 1.65312
[14:35:05.848] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 11.2061, thr difference RMS: 1.22048
[14:35:05.848] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.69957, thr difference RMS: 1.40246
[14:35:05.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.71212, thr difference RMS: 1.25053
[14:35:05.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.4621, thr difference RMS: 1.54096
[14:35:05.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.7161, thr difference RMS: 1.21292
[14:35:05.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.99196, thr difference RMS: 1.5375
[14:35:05.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.98773, thr difference RMS: 1.74334
[14:35:05.849] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.48026, thr difference RMS: 1.75094
[14:35:05.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.25981, thr difference RMS: 1.57434
[14:35:05.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.5844, thr difference RMS: 1.33967
[14:35:05.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.18951, thr difference RMS: 1.40063
[14:35:05.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.07302, thr difference RMS: 1.57472
[14:35:05.850] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 11.3843, thr difference RMS: 1.38844
[14:35:05.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.91498, thr difference RMS: 1.57832
[14:35:05.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.1206, thr difference RMS: 1.59168
[14:35:05.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.95568, thr difference RMS: 1.63486
[14:35:05.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.2891, thr difference RMS: 1.18813
[14:35:05.851] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.70563, thr difference RMS: 1.42479
[14:35:05.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.80133, thr difference RMS: 1.28882
[14:35:05.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5781, thr difference RMS: 1.50764
[14:35:05.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.8187, thr difference RMS: 1.20452
[14:35:05.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0192, thr difference RMS: 1.53663
[14:35:05.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.13154, thr difference RMS: 1.7208
[14:35:05.852] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.62308, thr difference RMS: 1.74528
[14:35:05.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.23712, thr difference RMS: 1.56171
[14:35:05.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.7141, thr difference RMS: 1.32937
[14:35:05.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.21548, thr difference RMS: 1.38287
[14:35:05.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.10427, thr difference RMS: 1.55882
[14:35:05.853] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 11.5329, thr difference RMS: 1.36755
[14:35:05.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.9179, thr difference RMS: 1.60168
[14:35:05.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.1352, thr difference RMS: 1.57926
[14:35:05.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.98197, thr difference RMS: 1.61311
[14:35:05.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.4723, thr difference RMS: 1.18708
[14:35:05.854] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.75757, thr difference RMS: 1.41003
[14:35:05.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.742, thr difference RMS: 1.2658
[14:35:05.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.7155, thr difference RMS: 1.49441
[14:35:05.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.9091, thr difference RMS: 1.21705
[14:35:05.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.0828, thr difference RMS: 1.50626
[14:35:05.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.24303, thr difference RMS: 1.73899
[14:35:05.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.82387, thr difference RMS: 1.70508
[14:35:05.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.27449, thr difference RMS: 1.56192
[14:35:05.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.6839, thr difference RMS: 1.32236
[14:35:05.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.23368, thr difference RMS: 1.36537
[14:35:05.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.16016, thr difference RMS: 1.5543
[14:35:05.856] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.6696, thr difference RMS: 1.3674
[14:35:05.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.99417, thr difference RMS: 1.56279
[14:35:05.857] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.213, thr difference RMS: 1.57403
[14:35:05.964] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:35:05.968] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1976 seconds
[14:35:05.968] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:35:06.694] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:35:06.694] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:35:06.699] <TB2>     INFO: ######################################################################
[14:35:06.699] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:35:06.699] <TB2>     INFO: ######################################################################
[14:35:06.699] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:06.699] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:35:06.699] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:06.699] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:35:06.709] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:35:06.709] <TB2>     INFO:     run 1 of 1
[14:35:06.709] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:07.052] <TB2>     INFO: Expecting 59072000 events.
[14:35:34.878] <TB2>     INFO: 1073600 events read in total (27112ms).
[14:36:02.379] <TB2>     INFO: 2142400 events read in total (54613ms).
[14:36:30.543] <TB2>     INFO: 3213000 events read in total (82777ms).
[14:36:58.561] <TB2>     INFO: 4282800 events read in total (110795ms).
[14:37:26.730] <TB2>     INFO: 5351200 events read in total (138964ms).
[14:37:55.223] <TB2>     INFO: 6421200 events read in total (167457ms).
[14:38:21.759] <TB2>     INFO: 7492400 events read in total (193993ms).
[14:38:49.134] <TB2>     INFO: 8560800 events read in total (221368ms).
[14:39:17.367] <TB2>     INFO: 9630600 events read in total (249601ms).
[14:39:45.428] <TB2>     INFO: 10701800 events read in total (277662ms).
[14:40:13.533] <TB2>     INFO: 11770000 events read in total (305767ms).
[14:40:41.516] <TB2>     INFO: 12840600 events read in total (333750ms).
[14:41:09.313] <TB2>     INFO: 13911000 events read in total (361547ms).
[14:41:36.854] <TB2>     INFO: 14979800 events read in total (389088ms).
[14:42:03.685] <TB2>     INFO: 16051000 events read in total (415920ms).
[14:42:31.829] <TB2>     INFO: 17121400 events read in total (444063ms).
[14:42:59.864] <TB2>     INFO: 18190200 events read in total (472098ms).
[14:43:27.969] <TB2>     INFO: 19263200 events read in total (500203ms).
[14:43:56.015] <TB2>     INFO: 20331800 events read in total (528249ms).
[14:44:24.048] <TB2>     INFO: 21400800 events read in total (556282ms).
[14:44:52.089] <TB2>     INFO: 22473000 events read in total (584323ms).
[14:45:20.217] <TB2>     INFO: 23542400 events read in total (612451ms).
[14:45:48.268] <TB2>     INFO: 24615200 events read in total (640502ms).
[14:46:16.380] <TB2>     INFO: 25683800 events read in total (668614ms).
[14:46:44.465] <TB2>     INFO: 26752400 events read in total (696699ms).
[14:47:12.556] <TB2>     INFO: 27825000 events read in total (724790ms).
[14:47:40.557] <TB2>     INFO: 28894400 events read in total (752791ms).
[14:48:08.544] <TB2>     INFO: 29964000 events read in total (780778ms).
[14:48:36.562] <TB2>     INFO: 31035600 events read in total (808796ms).
[14:49:04.666] <TB2>     INFO: 32104000 events read in total (836900ms).
[14:49:32.674] <TB2>     INFO: 33175400 events read in total (864908ms).
[14:50:00.812] <TB2>     INFO: 34246200 events read in total (893046ms).
[14:50:28.875] <TB2>     INFO: 35315000 events read in total (921109ms).
[14:50:56.904] <TB2>     INFO: 36387400 events read in total (949138ms).
[14:51:24.975] <TB2>     INFO: 37456400 events read in total (977209ms).
[14:51:52.948] <TB2>     INFO: 38524800 events read in total (1005182ms).
[14:52:21.062] <TB2>     INFO: 39597000 events read in total (1033296ms).
[14:52:49.052] <TB2>     INFO: 40665600 events read in total (1061286ms).
[14:53:17.062] <TB2>     INFO: 41734600 events read in total (1089296ms).
[14:53:45.137] <TB2>     INFO: 42806800 events read in total (1117371ms).
[14:54:13.226] <TB2>     INFO: 43875400 events read in total (1145460ms).
[14:54:41.272] <TB2>     INFO: 44945400 events read in total (1173506ms).
[14:55:09.406] <TB2>     INFO: 46016400 events read in total (1201640ms).
[14:55:37.552] <TB2>     INFO: 47084600 events read in total (1229786ms).
[14:56:05.622] <TB2>     INFO: 48152800 events read in total (1257856ms).
[14:56:33.598] <TB2>     INFO: 49225000 events read in total (1285832ms).
[14:57:01.594] <TB2>     INFO: 50292800 events read in total (1313828ms).
[14:57:29.620] <TB2>     INFO: 51360600 events read in total (1341854ms).
[14:57:57.605] <TB2>     INFO: 52432200 events read in total (1369839ms).
[14:58:25.757] <TB2>     INFO: 53501400 events read in total (1397991ms).
[14:58:53.743] <TB2>     INFO: 54569800 events read in total (1425977ms).
[14:59:21.793] <TB2>     INFO: 55642400 events read in total (1454027ms).
[14:59:49.802] <TB2>     INFO: 56711000 events read in total (1482036ms).
[15:00:17.787] <TB2>     INFO: 57779000 events read in total (1510021ms).
[15:00:45.797] <TB2>     INFO: 58852200 events read in total (1538031ms).
[15:00:51.900] <TB2>     INFO: 59072000 events read in total (1544134ms).
[15:00:51.919] <TB2>     INFO: Test took 1545211ms.
[15:00:51.976] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:52.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:52.104] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:00:53.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:00:53.271] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:00:54.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:00:54.445] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:00:55.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:00:55.608] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:00:56.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:00:56.755] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:00:57.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:00:57.924] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:00:59.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:00:59.098] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:00.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:00.273] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:01.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:01.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:02.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:02.617] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:03.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:03.783] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:04.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:04.942] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:06.092] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:06.093] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:07.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:07.271] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:08.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:08.425] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:09.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:09.589] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:10.780] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497057792
[15:01:10.806] <TB2>     INFO: PixTestScurves::scurves() done 
[15:01:10.806] <TB2>     INFO: Vcal mean:  35.10  35.12  35.11  35.08  35.09  35.11  35.08  35.16  35.05  35.11  35.17  35.15  35.06  35.17  35.10  35.10 
[15:01:10.806] <TB2>     INFO: Vcal RMS:    1.06   0.70   0.75   0.68   0.73   0.77   0.70   0.79   0.90   0.69   0.71   0.74   0.73   0.75   0.69   0.70 
[15:01:10.807] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:01:10.878] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:01:10.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:01:10.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:01:10.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:01:10.878] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:01:10.879] <TB2>     INFO: ######################################################################
[15:01:10.879] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:01:10.879] <TB2>     INFO: ######################################################################
[15:01:10.882] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:01:11.226] <TB2>     INFO: Expecting 41600 events.
[15:01:15.299] <TB2>     INFO: 41600 events read in total (3345ms).
[15:01:15.300] <TB2>     INFO: Test took 4418ms.
[15:01:15.308] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:15.308] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:01:15.309] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:01:15.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 38] has eff 0/10
[15:01:15.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 38]
[15:01:15.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 57] has eff 0/10
[15:01:15.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 57]
[15:01:15.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 8, 71] has eff 0/10
[15:01:15.314] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 8, 71]
[15:01:15.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[15:01:15.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:01:15.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:01:15.318] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:01:15.654] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:15.999] <TB2>     INFO: Expecting 41600 events.
[15:01:20.129] <TB2>     INFO: 41600 events read in total (3415ms).
[15:01:20.130] <TB2>     INFO: Test took 4476ms.
[15:01:20.138] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:20.138] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:01:20.138] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:01:20.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.902
[15:01:20.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.607
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.222
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.562
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.861
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.876
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 175
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.299
[15:01:20.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 179
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.815
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 172
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.839
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.549
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.308
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.835
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.859
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:01:20.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.691
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 181
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.591
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.065
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:01:20.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:01:20.227] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:20.575] <TB2>     INFO: Expecting 41600 events.
[15:01:24.702] <TB2>     INFO: 41600 events read in total (3412ms).
[15:01:24.703] <TB2>     INFO: Test took 4476ms.
[15:01:24.711] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:24.711] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[15:01:24.711] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:01:24.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:01:24.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 55minph_roc = 1
[15:01:24.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.1866
[15:01:24.715] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 71
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0621
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0784
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 70
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0984
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 83
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9449
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 71
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.1071
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 62
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4149
[15:01:24.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6161
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 68
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.6083
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 91
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.431
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 79
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2082
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 72
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7863
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 80
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6448
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 61
[15:01:24.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8559
[15:01:24.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,42] phvalue 72
[15:01:24.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7538
[15:01:24.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[15:01:24.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8047
[15:01:24.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[15:01:24.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 0 0
[15:01:25.123] <TB2>     INFO: Expecting 2560 events.
[15:01:26.083] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:26.083] <TB2>     INFO: Test took 1364ms.
[15:01:26.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:26.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[15:01:26.590] <TB2>     INFO: Expecting 2560 events.
[15:01:27.549] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:27.549] <TB2>     INFO: Test took 1465ms.
[15:01:27.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:27.550] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[15:01:28.057] <TB2>     INFO: Expecting 2560 events.
[15:01:29.015] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:29.015] <TB2>     INFO: Test took 1465ms.
[15:01:29.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:29.015] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 3 3
[15:01:29.523] <TB2>     INFO: Expecting 2560 events.
[15:01:30.480] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:30.480] <TB2>     INFO: Test took 1465ms.
[15:01:30.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:30.481] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 4 4
[15:01:30.988] <TB2>     INFO: Expecting 2560 events.
[15:01:31.945] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:31.945] <TB2>     INFO: Test took 1464ms.
[15:01:31.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:31.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:01:32.453] <TB2>     INFO: Expecting 2560 events.
[15:01:33.409] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:33.409] <TB2>     INFO: Test took 1463ms.
[15:01:33.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:33.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[15:01:33.917] <TB2>     INFO: Expecting 2560 events.
[15:01:34.874] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:34.875] <TB2>     INFO: Test took 1465ms.
[15:01:34.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:34.875] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[15:01:35.382] <TB2>     INFO: Expecting 2560 events.
[15:01:36.339] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:36.340] <TB2>     INFO: Test took 1465ms.
[15:01:36.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:36.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[15:01:36.847] <TB2>     INFO: Expecting 2560 events.
[15:01:37.804] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:37.804] <TB2>     INFO: Test took 1464ms.
[15:01:37.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:37.804] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 9 9
[15:01:38.312] <TB2>     INFO: Expecting 2560 events.
[15:01:39.269] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:39.270] <TB2>     INFO: Test took 1466ms.
[15:01:39.271] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:39.271] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 10 10
[15:01:39.777] <TB2>     INFO: Expecting 2560 events.
[15:01:40.736] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:40.737] <TB2>     INFO: Test took 1466ms.
[15:01:40.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:40.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[15:01:41.248] <TB2>     INFO: Expecting 2560 events.
[15:01:42.204] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:42.205] <TB2>     INFO: Test took 1468ms.
[15:01:42.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:42.206] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 12 12
[15:01:42.713] <TB2>     INFO: Expecting 2560 events.
[15:01:43.672] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:43.672] <TB2>     INFO: Test took 1466ms.
[15:01:43.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:43.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 42, 13 13
[15:01:44.180] <TB2>     INFO: Expecting 2560 events.
[15:01:45.138] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:45.138] <TB2>     INFO: Test took 1465ms.
[15:01:45.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:45.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:01:45.646] <TB2>     INFO: Expecting 2560 events.
[15:01:46.603] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:46.603] <TB2>     INFO: Test took 1464ms.
[15:01:46.603] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:46.604] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:01:47.111] <TB2>     INFO: Expecting 2560 events.
[15:01:48.070] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:48.070] <TB2>     INFO: Test took 1466ms.
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:01:48.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:01:48.073] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:48.580] <TB2>     INFO: Expecting 655360 events.
[15:02:00.278] <TB2>     INFO: 655360 events read in total (10983ms).
[15:02:00.293] <TB2>     INFO: Expecting 655360 events.
[15:02:11.852] <TB2>     INFO: 655360 events read in total (11001ms).
[15:02:11.867] <TB2>     INFO: Expecting 655360 events.
[15:02:23.435] <TB2>     INFO: 655360 events read in total (11009ms).
[15:02:23.455] <TB2>     INFO: Expecting 655360 events.
[15:02:35.015] <TB2>     INFO: 655360 events read in total (11008ms).
[15:02:35.038] <TB2>     INFO: Expecting 655360 events.
[15:02:46.620] <TB2>     INFO: 655360 events read in total (11029ms).
[15:02:46.648] <TB2>     INFO: Expecting 655360 events.
[15:02:58.222] <TB2>     INFO: 655360 events read in total (11029ms).
[15:02:58.253] <TB2>     INFO: Expecting 655360 events.
[15:03:09.784] <TB2>     INFO: 655360 events read in total (10989ms).
[15:03:09.820] <TB2>     INFO: Expecting 655360 events.
[15:03:21.388] <TB2>     INFO: 655360 events read in total (11034ms).
[15:03:21.429] <TB2>     INFO: Expecting 655360 events.
[15:03:32.994] <TB2>     INFO: 655360 events read in total (11033ms).
[15:03:33.040] <TB2>     INFO: Expecting 655360 events.
[15:03:44.629] <TB2>     INFO: 655360 events read in total (11063ms).
[15:03:44.677] <TB2>     INFO: Expecting 655360 events.
[15:03:56.267] <TB2>     INFO: 655360 events read in total (11064ms).
[15:03:56.320] <TB2>     INFO: Expecting 655360 events.
[15:04:07.901] <TB2>     INFO: 655360 events read in total (11054ms).
[15:04:07.966] <TB2>     INFO: Expecting 655360 events.
[15:04:19.549] <TB2>     INFO: 655360 events read in total (11057ms).
[15:04:19.612] <TB2>     INFO: Expecting 655360 events.
[15:04:31.188] <TB2>     INFO: 655360 events read in total (11049ms).
[15:04:31.254] <TB2>     INFO: Expecting 655360 events.
[15:04:42.817] <TB2>     INFO: 655360 events read in total (11036ms).
[15:04:42.887] <TB2>     INFO: Expecting 655360 events.
[15:04:54.538] <TB2>     INFO: 655360 events read in total (11125ms).
[15:04:54.614] <TB2>     INFO: Test took 186541ms.
[15:04:54.709] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:04:55.014] <TB2>     INFO: Expecting 655360 events.
[15:05:06.594] <TB2>     INFO: 655360 events read in total (10865ms).
[15:05:06.605] <TB2>     INFO: Expecting 655360 events.
[15:05:17.836] <TB2>     INFO: 655360 events read in total (10668ms).
[15:05:17.851] <TB2>     INFO: Expecting 655360 events.
[15:05:29.456] <TB2>     INFO: 655360 events read in total (11046ms).
[15:05:29.477] <TB2>     INFO: Expecting 655360 events.
[15:05:41.181] <TB2>     INFO: 655360 events read in total (11152ms).
[15:05:41.204] <TB2>     INFO: Expecting 655360 events.
[15:05:52.828] <TB2>     INFO: 655360 events read in total (11074ms).
[15:05:52.855] <TB2>     INFO: Expecting 655360 events.
[15:06:04.434] <TB2>     INFO: 655360 events read in total (11036ms).
[15:06:04.466] <TB2>     INFO: Expecting 655360 events.
[15:06:16.098] <TB2>     INFO: 655360 events read in total (11091ms).
[15:06:16.134] <TB2>     INFO: Expecting 655360 events.
[15:06:27.696] <TB2>     INFO: 655360 events read in total (11025ms).
[15:06:27.737] <TB2>     INFO: Expecting 655360 events.
[15:06:39.508] <TB2>     INFO: 655360 events read in total (11237ms).
[15:06:39.558] <TB2>     INFO: Expecting 655360 events.
[15:06:51.156] <TB2>     INFO: 655360 events read in total (11071ms).
[15:06:51.204] <TB2>     INFO: Expecting 655360 events.
[15:07:02.849] <TB2>     INFO: 655360 events read in total (11118ms).
[15:07:02.902] <TB2>     INFO: Expecting 655360 events.
[15:07:14.507] <TB2>     INFO: 655360 events read in total (11079ms).
[15:07:14.564] <TB2>     INFO: Expecting 655360 events.
[15:07:26.160] <TB2>     INFO: 655360 events read in total (11070ms).
[15:07:26.220] <TB2>     INFO: Expecting 655360 events.
[15:07:37.941] <TB2>     INFO: 655360 events read in total (11194ms).
[15:07:37.005] <TB2>     INFO: Expecting 655360 events.
[15:07:49.603] <TB2>     INFO: 655360 events read in total (11071ms).
[15:07:49.680] <TB2>     INFO: Expecting 655360 events.
[15:08:01.309] <TB2>     INFO: 655360 events read in total (11102ms).
[15:08:01.385] <TB2>     INFO: Test took 186676ms.
[15:08:01.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:08:01.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:08:01.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:08:01.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:08:01.564] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:08:01.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:08:01.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:08:01.565] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:08:01.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:08:01.566] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.567] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:08:01.567] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.567] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:08:01.567] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.567] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:08:01.567] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.568] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:08:01.568] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.568] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:08:01.568] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.569] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:08:01.569] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:01.569] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:08:01.569] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.576] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.583] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.589] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.596] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.603] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.610] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.617] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.623] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.630] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.637] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.644] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.650] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.657] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.664] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.671] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:01.677] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:01.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:08:01.732] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C0.dat
[15:08:01.732] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C1.dat
[15:08:01.732] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C2.dat
[15:08:01.732] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C3.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C4.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C5.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C6.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C7.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C8.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C9.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C10.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C11.dat
[15:08:01.733] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C12.dat
[15:08:01.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C13.dat
[15:08:01.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C14.dat
[15:08:01.734] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//dacParameters35_C15.dat
[15:08:02.086] <TB2>     INFO: Expecting 41600 events.
[15:08:05.897] <TB2>     INFO: 41600 events read in total (3097ms).
[15:08:05.898] <TB2>     INFO: Test took 4161ms.
[15:08:06.541] <TB2>     INFO: Expecting 41600 events.
[15:08:10.338] <TB2>     INFO: 41600 events read in total (3082ms).
[15:08:10.339] <TB2>     INFO: Test took 4140ms.
[15:08:10.984] <TB2>     INFO: Expecting 41600 events.
[15:08:14.794] <TB2>     INFO: 41600 events read in total (3094ms).
[15:08:14.795] <TB2>     INFO: Test took 4153ms.
[15:08:15.096] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:15.227] <TB2>     INFO: Expecting 2560 events.
[15:08:16.188] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:16.188] <TB2>     INFO: Test took 1092ms.
[15:08:16.190] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:16.697] <TB2>     INFO: Expecting 2560 events.
[15:08:17.654] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:17.654] <TB2>     INFO: Test took 1464ms.
[15:08:17.656] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:18.164] <TB2>     INFO: Expecting 2560 events.
[15:08:19.121] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:19.121] <TB2>     INFO: Test took 1465ms.
[15:08:19.123] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:19.629] <TB2>     INFO: Expecting 2560 events.
[15:08:20.585] <TB2>     INFO: 2560 events read in total (241ms).
[15:08:20.586] <TB2>     INFO: Test took 1463ms.
[15:08:20.588] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:21.094] <TB2>     INFO: Expecting 2560 events.
[15:08:22.054] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:22.054] <TB2>     INFO: Test took 1467ms.
[15:08:22.056] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:22.563] <TB2>     INFO: Expecting 2560 events.
[15:08:23.522] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:23.522] <TB2>     INFO: Test took 1466ms.
[15:08:23.525] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:24.031] <TB2>     INFO: Expecting 2560 events.
[15:08:24.990] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:24.990] <TB2>     INFO: Test took 1465ms.
[15:08:24.992] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:25.499] <TB2>     INFO: Expecting 2560 events.
[15:08:26.456] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:26.456] <TB2>     INFO: Test took 1464ms.
[15:08:26.459] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:26.966] <TB2>     INFO: Expecting 2560 events.
[15:08:27.926] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:27.926] <TB2>     INFO: Test took 1467ms.
[15:08:27.929] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:28.435] <TB2>     INFO: Expecting 2560 events.
[15:08:29.391] <TB2>     INFO: 2560 events read in total (241ms).
[15:08:29.392] <TB2>     INFO: Test took 1463ms.
[15:08:29.394] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:29.900] <TB2>     INFO: Expecting 2560 events.
[15:08:30.857] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:30.857] <TB2>     INFO: Test took 1463ms.
[15:08:30.859] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:31.366] <TB2>     INFO: Expecting 2560 events.
[15:08:32.326] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:32.326] <TB2>     INFO: Test took 1467ms.
[15:08:32.329] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:32.835] <TB2>     INFO: Expecting 2560 events.
[15:08:33.798] <TB2>     INFO: 2560 events read in total (248ms).
[15:08:33.798] <TB2>     INFO: Test took 1469ms.
[15:08:33.801] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:34.307] <TB2>     INFO: Expecting 2560 events.
[15:08:35.263] <TB2>     INFO: 2560 events read in total (241ms).
[15:08:35.263] <TB2>     INFO: Test took 1462ms.
[15:08:35.265] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:35.771] <TB2>     INFO: Expecting 2560 events.
[15:08:36.730] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:36.730] <TB2>     INFO: Test took 1465ms.
[15:08:36.733] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:37.238] <TB2>     INFO: Expecting 2560 events.
[15:08:38.198] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:38.198] <TB2>     INFO: Test took 1465ms.
[15:08:38.200] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:38.708] <TB2>     INFO: Expecting 2560 events.
[15:08:39.665] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:39.665] <TB2>     INFO: Test took 1465ms.
[15:08:39.667] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:40.174] <TB2>     INFO: Expecting 2560 events.
[15:08:41.132] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:41.132] <TB2>     INFO: Test took 1465ms.
[15:08:41.134] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:41.641] <TB2>     INFO: Expecting 2560 events.
[15:08:42.598] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:42.598] <TB2>     INFO: Test took 1464ms.
[15:08:42.600] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:43.107] <TB2>     INFO: Expecting 2560 events.
[15:08:44.067] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:44.068] <TB2>     INFO: Test took 1468ms.
[15:08:44.070] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:44.576] <TB2>     INFO: Expecting 2560 events.
[15:08:45.536] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:45.537] <TB2>     INFO: Test took 1468ms.
[15:08:45.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:46.045] <TB2>     INFO: Expecting 2560 events.
[15:08:46.004] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:46.005] <TB2>     INFO: Test took 1466ms.
[15:08:47.007] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:47.513] <TB2>     INFO: Expecting 2560 events.
[15:08:48.471] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:48.471] <TB2>     INFO: Test took 1464ms.
[15:08:48.474] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:48.980] <TB2>     INFO: Expecting 2560 events.
[15:08:49.940] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:49.940] <TB2>     INFO: Test took 1466ms.
[15:08:49.943] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:50.449] <TB2>     INFO: Expecting 2560 events.
[15:08:51.408] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:51.408] <TB2>     INFO: Test took 1466ms.
[15:08:51.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:51.917] <TB2>     INFO: Expecting 2560 events.
[15:08:52.876] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:52.876] <TB2>     INFO: Test took 1466ms.
[15:08:52.878] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:53.385] <TB2>     INFO: Expecting 2560 events.
[15:08:54.342] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:54.342] <TB2>     INFO: Test took 1464ms.
[15:08:54.344] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:54.851] <TB2>     INFO: Expecting 2560 events.
[15:08:55.811] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:55.811] <TB2>     INFO: Test took 1467ms.
[15:08:55.813] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:56.320] <TB2>     INFO: Expecting 2560 events.
[15:08:57.279] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:57.279] <TB2>     INFO: Test took 1466ms.
[15:08:57.282] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:57.788] <TB2>     INFO: Expecting 2560 events.
[15:08:58.749] <TB2>     INFO: 2560 events read in total (246ms).
[15:08:58.749] <TB2>     INFO: Test took 1468ms.
[15:08:58.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:59.258] <TB2>     INFO: Expecting 2560 events.
[15:09:00.218] <TB2>     INFO: 2560 events read in total (245ms).
[15:09:00.218] <TB2>     INFO: Test took 1467ms.
[15:09:00.220] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:00.726] <TB2>     INFO: Expecting 2560 events.
[15:09:01.686] <TB2>     INFO: 2560 events read in total (245ms).
[15:09:01.686] <TB2>     INFO: Test took 1466ms.
[15:09:02.700] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:09:02.700] <TB2>     INFO: PH scale (per ROC):    71  70  68  73  67  69  75  66  70  75  68  72  77  72  75  75
[15:09:02.700] <TB2>     INFO: PH offset (per ROC):  179 190 181 171 182 189 176 186 166 174 182 174 187 179 171 174
[15:09:02.875] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:09:02.878] <TB2>     INFO: ######################################################################
[15:09:02.878] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:09:02.878] <TB2>     INFO: ######################################################################
[15:09:02.878] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:09:02.889] <TB2>     INFO: scanning low vcal = 10
[15:09:03.235] <TB2>     INFO: Expecting 41600 events.
[15:09:06.943] <TB2>     INFO: 41600 events read in total (2995ms).
[15:09:06.944] <TB2>     INFO: Test took 4055ms.
[15:09:06.945] <TB2>     INFO: scanning low vcal = 20
[15:09:07.452] <TB2>     INFO: Expecting 41600 events.
[15:09:11.167] <TB2>     INFO: 41600 events read in total (3000ms).
[15:09:11.167] <TB2>     INFO: Test took 4222ms.
[15:09:11.169] <TB2>     INFO: scanning low vcal = 30
[15:09:11.674] <TB2>     INFO: Expecting 41600 events.
[15:09:15.407] <TB2>     INFO: 41600 events read in total (3018ms).
[15:09:15.408] <TB2>     INFO: Test took 4239ms.
[15:09:15.410] <TB2>     INFO: scanning low vcal = 40
[15:09:15.910] <TB2>     INFO: Expecting 41600 events.
[15:09:20.159] <TB2>     INFO: 41600 events read in total (3534ms).
[15:09:20.160] <TB2>     INFO: Test took 4750ms.
[15:09:20.163] <TB2>     INFO: scanning low vcal = 50
[15:09:20.580] <TB2>     INFO: Expecting 41600 events.
[15:09:24.842] <TB2>     INFO: 41600 events read in total (3547ms).
[15:09:24.843] <TB2>     INFO: Test took 4680ms.
[15:09:24.846] <TB2>     INFO: scanning low vcal = 60
[15:09:25.262] <TB2>     INFO: Expecting 41600 events.
[15:09:29.513] <TB2>     INFO: 41600 events read in total (3536ms).
[15:09:29.514] <TB2>     INFO: Test took 4668ms.
[15:09:29.517] <TB2>     INFO: scanning low vcal = 70
[15:09:29.939] <TB2>     INFO: Expecting 41600 events.
[15:09:34.215] <TB2>     INFO: 41600 events read in total (3561ms).
[15:09:34.216] <TB2>     INFO: Test took 4699ms.
[15:09:34.219] <TB2>     INFO: scanning low vcal = 80
[15:09:34.640] <TB2>     INFO: Expecting 41600 events.
[15:09:38.904] <TB2>     INFO: 41600 events read in total (3548ms).
[15:09:38.905] <TB2>     INFO: Test took 4686ms.
[15:09:38.908] <TB2>     INFO: scanning low vcal = 90
[15:09:39.328] <TB2>     INFO: Expecting 41600 events.
[15:09:43.593] <TB2>     INFO: 41600 events read in total (3550ms).
[15:09:43.596] <TB2>     INFO: Test took 4688ms.
[15:09:43.599] <TB2>     INFO: scanning low vcal = 100
[15:09:44.013] <TB2>     INFO: Expecting 41600 events.
[15:09:48.412] <TB2>     INFO: 41600 events read in total (3684ms).
[15:09:48.413] <TB2>     INFO: Test took 4814ms.
[15:09:48.415] <TB2>     INFO: scanning low vcal = 110
[15:09:48.832] <TB2>     INFO: Expecting 41600 events.
[15:09:53.081] <TB2>     INFO: 41600 events read in total (3534ms).
[15:09:53.082] <TB2>     INFO: Test took 4667ms.
[15:09:53.085] <TB2>     INFO: scanning low vcal = 120
[15:09:53.502] <TB2>     INFO: Expecting 41600 events.
[15:09:57.766] <TB2>     INFO: 41600 events read in total (3548ms).
[15:09:57.767] <TB2>     INFO: Test took 4682ms.
[15:09:57.769] <TB2>     INFO: scanning low vcal = 130
[15:09:58.188] <TB2>     INFO: Expecting 41600 events.
[15:10:02.444] <TB2>     INFO: 41600 events read in total (3541ms).
[15:10:02.445] <TB2>     INFO: Test took 4676ms.
[15:10:02.448] <TB2>     INFO: scanning low vcal = 140
[15:10:02.865] <TB2>     INFO: Expecting 41600 events.
[15:10:07.129] <TB2>     INFO: 41600 events read in total (3549ms).
[15:10:07.130] <TB2>     INFO: Test took 4682ms.
[15:10:07.133] <TB2>     INFO: scanning low vcal = 150
[15:10:07.549] <TB2>     INFO: Expecting 41600 events.
[15:10:11.807] <TB2>     INFO: 41600 events read in total (3543ms).
[15:10:11.808] <TB2>     INFO: Test took 4675ms.
[15:10:11.811] <TB2>     INFO: scanning low vcal = 160
[15:10:12.227] <TB2>     INFO: Expecting 41600 events.
[15:10:16.467] <TB2>     INFO: 41600 events read in total (3525ms).
[15:10:16.468] <TB2>     INFO: Test took 4657ms.
[15:10:16.472] <TB2>     INFO: scanning low vcal = 170
[15:10:16.889] <TB2>     INFO: Expecting 41600 events.
[15:10:21.155] <TB2>     INFO: 41600 events read in total (3551ms).
[15:10:21.156] <TB2>     INFO: Test took 4684ms.
[15:10:21.160] <TB2>     INFO: scanning low vcal = 180
[15:10:21.575] <TB2>     INFO: Expecting 41600 events.
[15:10:25.832] <TB2>     INFO: 41600 events read in total (3542ms).
[15:10:25.833] <TB2>     INFO: Test took 4673ms.
[15:10:25.836] <TB2>     INFO: scanning low vcal = 190
[15:10:26.253] <TB2>     INFO: Expecting 41600 events.
[15:10:30.525] <TB2>     INFO: 41600 events read in total (3557ms).
[15:10:30.526] <TB2>     INFO: Test took 4690ms.
[15:10:30.528] <TB2>     INFO: scanning low vcal = 200
[15:10:30.945] <TB2>     INFO: Expecting 41600 events.
[15:10:35.206] <TB2>     INFO: 41600 events read in total (3547ms).
[15:10:35.206] <TB2>     INFO: Test took 4678ms.
[15:10:35.209] <TB2>     INFO: scanning low vcal = 210
[15:10:35.627] <TB2>     INFO: Expecting 41600 events.
[15:10:39.879] <TB2>     INFO: 41600 events read in total (3537ms).
[15:10:39.879] <TB2>     INFO: Test took 4670ms.
[15:10:39.882] <TB2>     INFO: scanning low vcal = 220
[15:10:40.298] <TB2>     INFO: Expecting 41600 events.
[15:10:44.564] <TB2>     INFO: 41600 events read in total (3551ms).
[15:10:44.565] <TB2>     INFO: Test took 4683ms.
[15:10:44.567] <TB2>     INFO: scanning low vcal = 230
[15:10:44.982] <TB2>     INFO: Expecting 41600 events.
[15:10:49.245] <TB2>     INFO: 41600 events read in total (3548ms).
[15:10:49.245] <TB2>     INFO: Test took 4678ms.
[15:10:49.248] <TB2>     INFO: scanning low vcal = 240
[15:10:49.667] <TB2>     INFO: Expecting 41600 events.
[15:10:53.937] <TB2>     INFO: 41600 events read in total (3556ms).
[15:10:53.938] <TB2>     INFO: Test took 4690ms.
[15:10:53.940] <TB2>     INFO: scanning low vcal = 250
[15:10:54.360] <TB2>     INFO: Expecting 41600 events.
[15:10:58.629] <TB2>     INFO: 41600 events read in total (3555ms).
[15:10:58.629] <TB2>     INFO: Test took 4689ms.
[15:10:58.633] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:10:59.047] <TB2>     INFO: Expecting 41600 events.
[15:11:03.312] <TB2>     INFO: 41600 events read in total (3550ms).
[15:11:03.312] <TB2>     INFO: Test took 4679ms.
[15:11:03.315] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:11:03.734] <TB2>     INFO: Expecting 41600 events.
[15:11:07.990] <TB2>     INFO: 41600 events read in total (3541ms).
[15:11:07.991] <TB2>     INFO: Test took 4676ms.
[15:11:07.994] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:11:08.413] <TB2>     INFO: Expecting 41600 events.
[15:11:12.668] <TB2>     INFO: 41600 events read in total (3541ms).
[15:11:12.669] <TB2>     INFO: Test took 4675ms.
[15:11:12.672] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:11:13.090] <TB2>     INFO: Expecting 41600 events.
[15:11:17.363] <TB2>     INFO: 41600 events read in total (3558ms).
[15:11:17.363] <TB2>     INFO: Test took 4691ms.
[15:11:17.366] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:11:17.783] <TB2>     INFO: Expecting 41600 events.
[15:11:22.049] <TB2>     INFO: 41600 events read in total (3552ms).
[15:11:22.049] <TB2>     INFO: Test took 4683ms.
[15:11:22.582] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:11:22.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:11:22.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:11:22.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:11:22.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:11:22.585] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:11:22.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:11:22.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:11:22.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:11:22.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:11:22.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:11:22.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:11:22.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:11:22.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:11:22.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:11:22.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:11:22.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:12:00.473] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:12:00.473] <TB2>     INFO: non-linearity mean:  0.956 0.951 0.955 0.953 0.953 0.951 0.960 0.955 0.955 0.961 0.962 0.958 0.961 0.961 0.956 0.957
[15:12:00.473] <TB2>     INFO: non-linearity RMS:   0.006 0.007 0.007 0.006 0.007 0.008 0.006 0.006 0.006 0.005 0.006 0.006 0.005 0.006 0.005 0.007
[15:12:00.473] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:12:00.496] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:12:00.519] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:12:00.542] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:12:00.564] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:12:00.587] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:12:00.610] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:12:00.633] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:12:00.656] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:12:00.678] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:12:00.701] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:12:00.724] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:12:00.747] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:12:00.769] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:12:00.792] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:12:00.815] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-4-20_FPIXTest-17C-Nebraska-160907-1349-300V_2016-09-07_13h49m_1473274173//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:12:00.837] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:12:00.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:12:00.845] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:12:00.845] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:12:00.848] <TB2>     INFO: ######################################################################
[15:12:00.848] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:12:00.848] <TB2>     INFO: ######################################################################
[15:12:00.850] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:12:00.860] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:00.860] <TB2>     INFO:     run 1 of 1
[15:12:00.860] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:01.202] <TB2>     INFO: Expecting 3120000 events.
[15:12:52.059] <TB2>     INFO: 1296175 events read in total (50142ms).
[15:13:42.303] <TB2>     INFO: 2591805 events read in total (100386ms).
[15:14:02.862] <TB2>     INFO: 3120000 events read in total (120946ms).
[15:14:02.904] <TB2>     INFO: Test took 122045ms.
[15:14:02.977] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:03.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:04.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:05.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:07.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:08.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:10.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:11.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:13.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:14.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:16.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:17.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:18.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:20.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:21.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:23.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:24.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:26.047] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388001792
[15:14:26.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:14:26.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1885, RMS = 1.18654
[15:14:26.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:14:26.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:14:26.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.663, RMS = 1.41014
[15:14:26.077] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:26.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:14:26.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8843, RMS = 2.00204
[15:14:26.078] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:14:26.079] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:14:26.079] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.384, RMS = 1.84866
[15:14:26.079] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:14:26.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:14:26.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.982, RMS = 1.7548
[15:14:26.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:14:26.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:14:26.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5498, RMS = 1.69475
[15:14:26.080] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:14:26.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:14:26.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7541, RMS = 1.91742
[15:14:26.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:14:26.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:14:26.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3059, RMS = 2.23705
[15:14:26.081] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:14:26.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:14:26.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.7574, RMS = 1.71659
[15:14:26.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:14:26.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:14:26.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1964, RMS = 1.67963
[15:14:26.082] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:14:26.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:14:26.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6855, RMS = 1.48516
[15:14:26.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:14:26.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:14:26.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0528, RMS = 1.58996
[15:14:26.083] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:14:26.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:14:26.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7263, RMS = 1.53395
[15:14:26.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:14:26.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:14:26.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0381, RMS = 1.86495
[15:14:26.084] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:14:26.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:14:26.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3033, RMS = 1.2775
[15:14:26.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:14:26.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:14:26.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0108, RMS = 1.28862
[15:14:26.085] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:14:26.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:14:26.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3145, RMS = 1.58413
[15:14:26.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:14:26.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:14:26.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9505, RMS = 1.54597
[15:14:26.087] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:14:26.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:14:26.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0772, RMS = 1.26576
[15:14:26.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:14:26.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:14:26.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.272, RMS = 1.56246
[15:14:26.088] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:14:26.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:14:26.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2178, RMS = 1.86602
[15:14:26.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:14:26.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:14:26.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0928, RMS = 1.65766
[15:14:26.089] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:14:26.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:14:26.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8205, RMS = 1.64573
[15:14:26.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:14:26.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:14:26.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.325, RMS = 1.64078
[15:14:26.090] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:14:26.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:14:26.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8213, RMS = 1.7214
[15:14:26.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:14:26.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:14:26.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.4857, RMS = 1.84367
[15:14:26.091] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:14:26.092] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:14:26.092] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.3821, RMS = 1.49825
[15:14:26.092] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:14:26.092] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:14:26.092] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.3085, RMS = 2.00658
[15:14:26.093] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:14:26.093] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:14:26.094] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5858, RMS = 1.39581
[15:14:26.094] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:14:26.094] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:14:26.094] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4152, RMS = 1.44562
[15:14:26.094] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:14:26.095] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:14:26.095] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.2768, RMS = 1.29142
[15:14:26.095] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:14:26.095] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:14:26.095] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6425, RMS = 1.37663
[15:14:26.095] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:14:26.097] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:14:26.097] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    1    2    0    0
[15:14:26.098] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:14:26.191] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:14:26.192] <TB2>     INFO: enter test to run
[15:14:26.192] <TB2>     INFO:   test:  no parameter change
[15:14:26.192] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[15:14:26.193] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[15:14:26.193] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.5 C
[15:14:26.193] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:14:26.676] <TB2>    QUIET: Connection to board 141 closed.
[15:14:26.677] <TB2>     INFO: pXar: this is the end, my friend
[15:14:26.677] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
