#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Tue Apr  9 20:18:21 2024
# Process ID: 211822
# Current directory: /home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1
# Command line: vivado -log linear_contrast_stretching_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source linear_contrast_stretching_wrapper.tcl -notrace
# Log file: /home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper.vdi
# Journal file: /home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/vivado.jou
# Running On: Hephaestion, OS: Linux, CPU Frequency: 4089.814 MHz, CPU Physical cores: 6, Host memory: 16622 MB
#-----------------------------------------------------------
source linear_contrast_stretching_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.961 ; gain = 12.027 ; free physical = 1582 ; free virtual = 11695
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristian/Documents/ACES/RC/assignment-3/vitis'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristian/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top linear_contrast_stretching_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_LinearContrastStretc_0_2/linear_contrast_stretching_LinearContrastStretc_0_2.dcp' for cell 'linear_contrast_stretching_i/lcs'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_processing_system7_0_1/linear_contrast_stretching_processing_system7_0_1.dcp' for cell 'linear_contrast_stretching_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_rst_ps7_0_100M_1/linear_contrast_stretching_rst_ps7_0_100M_1.dcp' for cell 'linear_contrast_stretching_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_xbar_0/linear_contrast_stretching_xbar_0.dcp' for cell 'linear_contrast_stretching_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_auto_pc_1/linear_contrast_stretching_auto_pc_1.dcp' for cell 'linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_auto_pc_0/linear_contrast_stretching_auto_pc_0.dcp' for cell 'linear_contrast_stretching_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1744.586 ; gain = 0.000 ; free physical = 1147 ; free virtual = 11286
INFO: [Netlist 29-17] Analyzing 1061 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_processing_system7_0_1/linear_contrast_stretching_processing_system7_0_1.xdc] for cell 'linear_contrast_stretching_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_processing_system7_0_1/linear_contrast_stretching_processing_system7_0_1.xdc] for cell 'linear_contrast_stretching_i/processing_system7_0/inst'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_rst_ps7_0_100M_1/linear_contrast_stretching_rst_ps7_0_100M_1_board.xdc] for cell 'linear_contrast_stretching_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_rst_ps7_0_100M_1/linear_contrast_stretching_rst_ps7_0_100M_1_board.xdc] for cell 'linear_contrast_stretching_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_rst_ps7_0_100M_1/linear_contrast_stretching_rst_ps7_0_100M_1.xdc] for cell 'linear_contrast_stretching_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.gen/sources_1/bd/linear_contrast_stretching/ip/linear_contrast_stretching_rst_ps7_0_100M_1/linear_contrast_stretching_rst_ps7_0_100M_1.xdc] for cell 'linear_contrast_stretching_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.145 ; gain = 0.000 ; free physical = 1118 ; free virtual = 11242
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2039.145 ; gain = 688.621 ; free physical = 1118 ; free virtual = 11242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2039.145 ; gain = 0.000 ; free physical = 1101 ; free virtual = 11226

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1434c9006

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2472.723 ; gain = 433.578 ; free physical = 653 ; free virtual = 10778

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 54 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15b254be2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2759.551 ; gain = 0.000 ; free physical = 365 ; free virtual = 10497
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 107 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1534b9e3c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2759.551 ; gain = 0.000 ; free physical = 365 ; free virtual = 10498
INFO: [Opt 31-389] Phase Constant propagation created 56 cells and removed 377 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1061fbe42

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.551 ; gain = 0.000 ; free physical = 359 ; free virtual = 10492
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 458 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1061fbe42

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.566 ; gain = 32.016 ; free physical = 357 ; free virtual = 10490
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1112f537b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.566 ; gain = 32.016 ; free physical = 359 ; free virtual = 10493
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12ac53463

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.566 ; gain = 32.016 ; free physical = 359 ; free virtual = 10493
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             107  |                                             27  |
|  Constant propagation         |              56  |             377  |                                             27  |
|  Sweep                        |               0  |             458  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2791.566 ; gain = 0.000 ; free physical = 359 ; free virtual = 10493
Ending Logic Optimization Task | Checksum: 1eb3d3c2a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2791.566 ; gain = 32.016 ; free physical = 359 ; free virtual = 10493

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: e466bde0

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 269 ; free virtual = 10387
Ending Power Optimization Task | Checksum: e466bde0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.477 ; gain = 285.910 ; free physical = 264 ; free virtual = 10382

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e466bde0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 263 ; free virtual = 10381

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 261 ; free virtual = 10380
Ending Netlist Obfuscation Task | Checksum: 18849b068

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 261 ; free virtual = 10379
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3077.477 ; gain = 1038.332 ; free physical = 260 ; free virtual = 10378
INFO: [runtcl-4] Executing : report_drc -file linear_contrast_stretching_wrapper_drc_opted.rpt -pb linear_contrast_stretching_wrapper_drc_opted.pb -rpx linear_contrast_stretching_wrapper_drc_opted.rpx
Command: report_drc -file linear_contrast_stretching_wrapper_drc_opted.rpt -pb linear_contrast_stretching_wrapper_drc_opted.pb -rpx linear_contrast_stretching_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 246 ; free virtual = 10269
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 185 ; free virtual = 10099
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ab15f059

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 186 ; free virtual = 10100
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 186 ; free virtual = 10100

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0106a5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 314 ; free virtual = 10096

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 3410d431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 616 ; free virtual = 10414

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 3410d431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 616 ; free virtual = 10414
Phase 1 Placer Initialization | Checksum: 3410d431

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 616 ; free virtual = 10414

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d665bf3c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 591 ; free virtual = 10389

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cd6f8bd9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 595 ; free virtual = 10394

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: cd6f8bd9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 595 ; free virtual = 10393

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 4f347390

Time (s): cpu = 00:00:43 ; elapsed = 00:00:12 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 566 ; free virtual = 10371

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 232 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 106 nets or LUTs. Breaked 0 LUT, combined 106 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 566 ; free virtual = 10370

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            106  |                   106  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            106  |                   106  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: e786f79c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 570 ; free virtual = 10382
Phase 2.4 Global Placement Core | Checksum: 179088378

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 569 ; free virtual = 10381
Phase 2 Global Placement | Checksum: 179088378

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 569 ; free virtual = 10381

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ca114a8

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 569 ; free virtual = 10378

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 186af7c02

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 562 ; free virtual = 10362

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19ed4928f

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 562 ; free virtual = 10362

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fda03f08

Time (s): cpu = 00:00:53 ; elapsed = 00:00:16 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 562 ; free virtual = 10362

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16b0d4658

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 551 ; free virtual = 10360

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17aad6d2c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 567 ; free virtual = 10376

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1fb1576b5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 566 ; free virtual = 10376

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1aa88e888

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 566 ; free virtual = 10376
Phase 3 Detail Placement | Checksum: 1aa88e888

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 566 ; free virtual = 10376

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f1b4227b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.021 |
Phase 1 Physical Synthesis Initialization | Checksum: 205537294

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 531 ; free virtual = 10374
INFO: [Place 46-33] Processed net linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/udiv_32ns_32ns_32_36_1_U4/LinearContrastStretching_udiv_32ns_32ns_32_36_1_divider_u/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net linear_contrast_stretching_i/lcs/inst/image_out_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 205537294

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 533 ; free virtual = 10375
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f1b4227b

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 533 ; free virtual = 10375

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.897. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15e9d479d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 520 ; free virtual = 10362

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 520 ; free virtual = 10362
Phase 4.1 Post Commit Optimization | Checksum: 15e9d479d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 519 ; free virtual = 10362

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15e9d479d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 519 ; free virtual = 10362

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15e9d479d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 519 ; free virtual = 10362
Phase 4.3 Placer Reporting | Checksum: 15e9d479d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 522 ; free virtual = 10362

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 522 ; free virtual = 10362

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 522 ; free virtual = 10362
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19d6b1cc4

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 529 ; free virtual = 10360
Ending Placer Task | Checksum: 13d79ab09

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 529 ; free virtual = 10360
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 529 ; free virtual = 10360
INFO: [runtcl-4] Executing : report_io -file linear_contrast_stretching_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 525 ; free virtual = 10356
INFO: [runtcl-4] Executing : report_utilization -file linear_contrast_stretching_wrapper_utilization_placed.rpt -pb linear_contrast_stretching_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file linear_contrast_stretching_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 527 ; free virtual = 10358
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 478 ; free virtual = 10355
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 517 ; free virtual = 10367
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 476 ; free virtual = 10355
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9a1139c1 ConstDB: 0 ShapeSum: a3687148 RouteDB: 0
Post Restoration Checksum: NetGraph: ceb6f1fa | NumContArr: 792a87d | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: ef53f024

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 382 ; free virtual = 10249

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ef53f024

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 381 ; free virtual = 10248

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ef53f024

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 381 ; free virtual = 10248
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 143db65f1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 395 ; free virtual = 10241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.066  | TNS=0.000  | WHS=-0.189 | THS=-167.033|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15111
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15111
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c2328dba

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 393 ; free virtual = 10239

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c2328dba

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3077.477 ; gain = 0.000 ; free physical = 393 ; free virtual = 10239
Phase 3 Initial Routing | Checksum: 1a74ead9b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 370 ; free virtual = 10229

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 791
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.369  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19685a209

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 391 ; free virtual = 10223

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.369  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: aa4bb0f3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 382 ; free virtual = 10224
Phase 4 Rip-up And Reroute | Checksum: aa4bb0f3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 382 ; free virtual = 10224

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1847f0739

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 381 ; free virtual = 10224
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.484  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1847f0739

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10225

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1847f0739

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10225
Phase 5 Delay and Skew Optimization | Checksum: 1847f0739

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10225

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9f8dbc14

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10226
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.484  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1696a68fc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10226
Phase 6 Post Hold Fix | Checksum: 1696a68fc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10226

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.24257 %
  Global Horizontal Routing Utilization  = 2.82742 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9e4344c8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10225

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9e4344c8

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 383 ; free virtual = 10225

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7132e584

Time (s): cpu = 00:01:06 ; elapsed = 00:00:41 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 350 ; free virtual = 10209

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.484  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 7132e584

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 338 ; free virtual = 10212
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 14e16ff8c

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 321 ; free virtual = 10211

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 321 ; free virtual = 10211

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3085.992 ; gain = 8.516 ; free physical = 321 ; free virtual = 10211
INFO: [runtcl-4] Executing : report_drc -file linear_contrast_stretching_wrapper_drc_routed.rpt -pb linear_contrast_stretching_wrapper_drc_routed.pb -rpx linear_contrast_stretching_wrapper_drc_routed.rpx
Command: report_drc -file linear_contrast_stretching_wrapper_drc_routed.rpt -pb linear_contrast_stretching_wrapper_drc_routed.pb -rpx linear_contrast_stretching_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file linear_contrast_stretching_wrapper_methodology_drc_routed.rpt -pb linear_contrast_stretching_wrapper_methodology_drc_routed.pb -rpx linear_contrast_stretching_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file linear_contrast_stretching_wrapper_methodology_drc_routed.rpt -pb linear_contrast_stretching_wrapper_methodology_drc_routed.pb -rpx linear_contrast_stretching_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file linear_contrast_stretching_wrapper_power_routed.rpt -pb linear_contrast_stretching_wrapper_power_summary_routed.pb -rpx linear_contrast_stretching_wrapper_power_routed.rpx
Command: report_power -file linear_contrast_stretching_wrapper_power_routed.rpt -pb linear_contrast_stretching_wrapper_power_summary_routed.pb -rpx linear_contrast_stretching_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file linear_contrast_stretching_wrapper_route_status.rpt -pb linear_contrast_stretching_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file linear_contrast_stretching_wrapper_timing_summary_routed.rpt -pb linear_contrast_stretching_wrapper_timing_summary_routed.pb -rpx linear_contrast_stretching_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file linear_contrast_stretching_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file linear_contrast_stretching_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file linear_contrast_stretching_wrapper_bus_skew_routed.rpt -pb linear_contrast_stretching_wrapper_bus_skew_routed.pb -rpx linear_contrast_stretching_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.715 ; gain = 0.000 ; free physical = 239 ; free virtual = 10172
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-3/vivado/linear_contrast_stretching.runs/impl_1/linear_contrast_stretching_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force linear_contrast_stretching_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg input linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product input linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product input linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0 input linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0 input linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product__0 output linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0 output linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/buff0_reg multiplier stage linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product multiplier stage linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product__0 multiplier stage linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg multiplier stage linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product multiplier stage linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0 multiplier stage linear_contrast_stretching_i/lcs/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A5)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, linear_contrast_stretching_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./linear_contrast_stretching_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3558.055 ; gain = 370.340 ; free physical = 472 ; free virtual = 9782
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 20:20:59 2024...
