From: Aaron <aaron@example.com>
Date: Sun, 29 Dec 2024 00:00:00 +0000
Subject: [PATCH] drm/rockchip: lvds: add RK3568 support

Add support for the LVDS controller found in RK3568 SoCs.

RK3568 has two LVDS controllers (LVDS0 and LVDS1) that can operate
independently or in dual-channel mode. The controllers are configured
via GRF (General Register Files) registers.

Based on Rockchip BSP kernel implementation.

Signed-off-by: Aaron <aaron@example.com>
---
 drivers/gpu/drm/rockchip/rockchip_lvds.c | 120 +++++++++++++++++++++++
 drivers/gpu/drm/rockchip/rockchip_lvds.h |  18 ++++
 2 files changed, 138 insertions(+)

diff --git a/drivers/gpu/drm/rockchip/rockchip_lvds.h b/drivers/gpu/drm/rockchip/rockchip_lvds.h
index XXXXXXX..XXXXXXX 100644
--- a/drivers/gpu/drm/rockchip/rockchip_lvds.h
+++ b/drivers/gpu/drm/rockchip/rockchip_lvds.h
@@ -120,4 +120,22 @@
 #define   PX30_LVDS_P2S_EN(val)			HIWORD_UPDATE(val,  6,  6)
 #define   PX30_LVDS_VOP_SEL(val)		HIWORD_UPDATE(val,  1,  1)

+/* RK3568 GRF register offsets and bits */
+#define RK3568_GRF_VO_CON0		0x0360
+#define   RK3568_LVDS1_SELECT(x)	HIWORD_UPDATE(x, 13, 12)
+#define   RK3568_LVDS1_MSBSEL(x)	HIWORD_UPDATE(x, 11, 11)
+#define   RK3568_LVDS0_SELECT(x)	HIWORD_UPDATE(x,  5,  4)
+#define   RK3568_LVDS0_MSBSEL(x)	HIWORD_UPDATE(x,  3,  3)
+
+#define RK3568_GRF_VO_CON2		0x0368
+#define   RK3568_LVDS0_DCLK_INV_SEL(x)	HIWORD_UPDATE(x,  9,  9)
+#define   RK3568_LVDS0_DCLK_DIV2_SEL(x)	HIWORD_UPDATE(x,  8,  8)
+#define   RK3568_LVDS0_MODE_EN(x)	HIWORD_UPDATE(x,  1,  1)
+#define   RK3568_LVDS0_P2S_EN(x)	HIWORD_UPDATE(x,  0,  0)
+
+#define RK3568_GRF_VO_CON3		0x036c
+#define   RK3568_LVDS1_DCLK_INV_SEL(x)	HIWORD_UPDATE(x,  9,  9)
+#define   RK3568_LVDS1_DCLK_DIV2_SEL(x)	HIWORD_UPDATE(x,  8,  8)
+#define   RK3568_LVDS1_MODE_EN(x)	HIWORD_UPDATE(x,  1,  1)
+#define   RK3568_LVDS1_P2S_EN(x)	HIWORD_UPDATE(x,  0,  0)
+
 #endif /* _ROCKCHIP_LVDS_ */
diff --git a/drivers/gpu/drm/rockchip/rockchip_lvds.c b/drivers/gpu/drm/rockchip/rockchip_lvds.c
index XXXXXXX..XXXXXXX 100644
--- a/drivers/gpu/drm/rockchip/rockchip_lvds.c
+++ b/drivers/gpu/drm/rockchip/rockchip_lvds.c
@@ -48,6 +48,7 @@ struct rockchip_lvds_soc_data {

 struct rockchip_lvds {
 	struct device *dev;
+	int id;
 	void __iomem *regs;
 	struct regmap *grf;
 	struct clk *pclk;
@@ -520,6 +521,117 @@ static const struct rockchip_lvds_soc_data px30_lvds_data = {
 	.helper_funcs = &px30_lvds_encoder_helper_funcs,
 };

+/*
+ * RK3568 LVDS support
+ *
+ * RK3568 has two LVDS controllers that share the DSI D-PHY.
+ * They are configured via GRF registers.
+ */
+
+static int rk3568_lvds_poweron(struct rockchip_lvds *lvds)
+{
+	int ret;
+
+	ret = pm_runtime_resume_and_get(lvds->dev);
+	if (ret < 0) {
+		DRM_DEV_ERROR(lvds->dev, "failed to get pm runtime: %d\n", ret);
+		return ret;
+	}
+
+	ret = phy_set_mode(lvds->dphy, PHY_MODE_LVDS);
+	if (ret) {
+		DRM_DEV_ERROR(lvds->dev, "failed to set phy mode: %d\n", ret);
+		goto err_pm;
+	}
+
+	ret = phy_power_on(lvds->dphy);
+	if (ret) {
+		DRM_DEV_ERROR(lvds->dev, "failed to power on phy: %d\n", ret);
+		goto err_pm;
+	}
+
+	return 0;
+
+err_pm:
+	pm_runtime_put(lvds->dev);
+	return ret;
+}
+
+static void rk3568_lvds_poweroff(struct rockchip_lvds *lvds)
+{
+	phy_power_off(lvds->dphy);
+	pm_runtime_put(lvds->dev);
+}
+
+static int rk3568_lvds_grf_config(struct rockchip_lvds *lvds)
+{
+	if (lvds->id == 1) {
+		/* LVDS1 configuration */
+		regmap_write(lvds->grf, RK3568_GRF_VO_CON3,
+			     RK3568_LVDS1_MODE_EN(1) |
+			     RK3568_LVDS1_P2S_EN(1) |
+			     RK3568_LVDS1_DCLK_INV_SEL(1));
+		regmap_write(lvds->grf, RK3568_GRF_VO_CON0,
+			     RK3568_LVDS1_SELECT(lvds->format) |
+			     RK3568_LVDS1_MSBSEL(1));
+	} else {
+		/* LVDS0 configuration */
+		regmap_write(lvds->grf, RK3568_GRF_VO_CON2,
+			     RK3568_LVDS0_MODE_EN(1) |
+			     RK3568_LVDS0_P2S_EN(1) |
+			     RK3568_LVDS0_DCLK_INV_SEL(1));
+		regmap_write(lvds->grf, RK3568_GRF_VO_CON0,
+			     RK3568_LVDS0_SELECT(lvds->format) |
+			     RK3568_LVDS0_MSBSEL(1));
+	}
+
+	return 0;
+}
+
+static void rk3568_lvds_encoder_enable(struct drm_encoder *encoder)
+{
+	struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
+	int ret;
+
+	ret = rk3568_lvds_poweron(lvds);
+	if (ret)
+		return;
+
+	ret = rk3568_lvds_grf_config(lvds);
+	if (ret) {
+		rk3568_lvds_poweroff(lvds);
+		return;
+	}
+}
+
+static void rk3568_lvds_encoder_disable(struct drm_encoder *encoder)
+{
+	struct rockchip_lvds *lvds = encoder_to_lvds(encoder);
+
+	if (lvds->id == 1)
+		regmap_write(lvds->grf, RK3568_GRF_VO_CON3,
+			     RK3568_LVDS1_MODE_EN(0));
+	else
+		regmap_write(lvds->grf, RK3568_GRF_VO_CON2,
+			     RK3568_LVDS0_MODE_EN(0));
+
+	rk3568_lvds_poweroff(lvds);
+}
+
+static const struct drm_encoder_helper_funcs rk3568_lvds_encoder_helper_funcs = {
+	.enable = rk3568_lvds_encoder_enable,
+	.disable = rk3568_lvds_encoder_disable,
+};
+
+static int rk3568_lvds_probe(struct platform_device *pdev,
+			     struct rockchip_lvds *lvds)
+{
+	lvds->id = of_alias_get_id(pdev->dev.of_node, "lvds");
+	if (lvds->id < 0)
+		lvds->id = 0;
+
+	return 0;
+}
+
+static const struct rockchip_lvds_soc_data rk3568_lvds_data = {
+	.probe = rk3568_lvds_probe,
+	.helper_funcs = &rk3568_lvds_encoder_helper_funcs,
+};
+
 static const struct of_device_id rockchip_lvds_dt_ids[] = {
 	{
 		.compatible = "rockchip,rk3288-lvds",
@@ -528,6 +640,10 @@ static const struct of_device_id rockchip_lvds_dt_ids[] = {
 	{
 		.compatible = "rockchip,px30-lvds",
 		.data = &px30_lvds_data
+	},
+	{
+		.compatible = "rockchip,rk3568-lvds",
+		.data = &rk3568_lvds_data
 	},
 	{}
 };
