Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date             : Tue Feb 27 14:54:00 2024
| Host             : ispc_JPH245YLQX running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.462        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.346        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 78.3         |
| Junction Temperature (C) | 31.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.058 |       28 |       --- |             --- |
| Slice Logic              |     0.031 |    29445 |       --- |             --- |
|   LUT as Logic           |     0.028 |    12807 |     63400 |           20.20 |
|   Register               |     0.001 |    10956 |    126800 |            8.64 |
|   CARRY4                 |    <0.001 |      678 |     15850 |            4.28 |
|   LUT as Distributed RAM |    <0.001 |      448 |     19000 |            2.36 |
|   F7/F8 Muxes            |    <0.001 |      342 |     63400 |            0.54 |
|   LUT as Shift Register  |    <0.001 |      202 |     19000 |            1.06 |
|   Others                 |    <0.001 |      720 |       --- |             --- |
| Signals                  |     0.056 |    25638 |       --- |             --- |
| Block RAM                |     0.101 |    119.5 |       135 |           88.52 |
| MMCM                     |     0.331 |        3 |         6 |           50.00 |
| PLL                      |     0.119 |        1 |         6 |           16.67 |
| DSPs                     |     0.002 |       32 |       240 |           13.33 |
| I/O                      |     0.532 |       50 |       210 |           23.81 |
| PHASER                   |     0.113 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     1.462 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.303 |       0.280 |      0.023 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.367 |       0.348 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.243 |       0.239 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.007 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                                                                                                                         | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                                                                                               | design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                             |            12.5 |
| clk_out1_design_1_clk_wiz_0_0                                                                                                                               | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                        |            12.5 |
| clk_out200m_cache_v_2_clk_wiz_1_1_1                                                                                                                         | design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1                                                                                                                                                                 |             5.0 |
| clk_out2_design_1_clk_wiz_0_0                                                                                                                               | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                        |            12.5 |
| clk_out333m_cache_v_2_clk_wiz_1_1_1                                                                                                                         | design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1                                                                                                                                                                 |             3.0 |
| clk_pll_i_1                                                                                                                                                 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            12.0 |
| clkfbout_cache_v_2_clk_wiz_1_1_1                                                                                                                            | design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkfbout_cache_v_2_clk_wiz_1_1                                                                                                                                                                    |            10.0 |
| clkfbout_design_1_clk_wiz_0_0                                                                                                                               | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                        |            10.0 |
| freq_refclk_1                                                                                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             1.5 |
| iserdes_clkdiv_2                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            12.0 |
| iserdes_clkdiv_3                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            12.0 |
| mem_refclk_1                                                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             3.0 |
| oserdes_clk_4                                                                                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             3.0 |
| oserdes_clk_5                                                                                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             3.0 |
| oserdes_clk_6                                                                                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             3.0 |
| oserdes_clk_7                                                                                                                                               | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             3.0 |
| oserdes_clkdiv_4                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_5                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            12.0 |
| oserdes_clkdiv_6                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             6.0 |
| oserdes_clkdiv_7                                                                                                                                            | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            12.0 |
| pll_clk3_out_1                                                                                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            12.0 |
| pll_clkfbout_1                                                                                                                                              | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |             3.0 |
| sync_pulse_1                                                                                                                                                | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            48.0 |
| sys_clock                                                                                                                                                   | sys_clock                                                                                                                                                                                                                                      |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 | design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             3.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| design_1_wrapper        |     1.346 |
|   design_1_i            |     1.346 |
|     cache_v_7_0_0       |     1.135 |
|       inst              |     1.135 |
|     clk_wiz_0           |     0.120 |
|       inst              |     0.120 |
|     core_top_wrapper_0  |     0.020 |
|       inst              |     0.020 |
|     fpu_long_wrapper_0  |     0.039 |
|       inst              |     0.039 |
|     fpu_short_wrapper_0 |     0.015 |
|       inst              |     0.015 |
|     instr_mem_0         |     0.014 |
|       inst              |     0.014 |
|     io_top_0            |     0.003 |
|       inst              |     0.003 |
+-------------------------+-----------+


