<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<bitset name="nvc0_post_div_ctrl" inline="yes">
	<bitfield low="0" high="5" name="POST_DIVIDER_DIV_MODE-2"/> <!-- add 2 to get the real divider -->
	<bitfield low="8" high="13" name="POST_DIVIDER_PLL_MODE-2"/> <!-- add 2 to get the real divider -->
	<bitfield pos="31" name="ENABLE_POST_DIVIDER"/>
</bitset>

<bitset name="nvc0_pll_ctrl" inline="yes">
	<bitfield pos="0" name="ENABLE"/>
</bitset>

<bitset name="nvc0_pll_coef" inline="yes">
	<bitfield low="0" high="7" name="M"/>
	<bitfield low="8" high="15" name="N"/>
	<bitfield low="16" high="21" name="P"/>
</bitset>

<bitset name="nvc0_div_ctrl" inline="yes">
	<bitfield low="0" high="5" name="POST_DIVIDER_DIV_MODE-2"/> <!-- add 2 to get the real divider -->
	<bitfield pos="31" name="ENABLE_POST_DIVIDER"/>
</bitset>

<bitset name="nvc0_div_src" inline="yes">
	<bitfield low="0" high="3" name="SRC">
		<value value="0" name="SRC0"/>
		<value value="2" name="100MHz"/>
		<value value="3" name="SRC3"/>
	</bitfield>
	<bitfield pos="8" name="VCO">
		<value value="0" name="RPLL_e800"/>
		<value value="1" name="RPLL_e820"/>
	</bitfield>
	<bitfield low="16" high="17" name="SRC0">
		<value value="0" name="27MHz"/>
		<value value="1" name="27MHz"/>
		<value value="2" name="27MHz"/>
		<value value="3" name="108MHz"/>
	</bitfield>
	<bitfield pos="31" name="SRC3">
		<value value="0" name="VCO"/>
		<value value="1" name="VCO_AND_DIV"/>
	</bitfield>
</bitset>

<enum name="nvc0_clk_src_sel" inline="yes">
	<value value="0" name="DIV"/>
	<value value="1" name="PLL"/>
</enum>

<array name="PCLOCK" offset="0x137000" stride="0x1000" length="1" variants="NVC0-">
	<reg32 offset="0x000" name="CLK0_CTRL" type="nvc0_pll_ctrl"/>
	<reg32 offset="0x004" name="CLK0_COEF" type="nvc0_pll_coef"/>

	<reg32 offset="0x020" name="CLK1_CTRL" type="nvc0_pll_ctrl"/>
	<reg32 offset="0x024" name="CLK1_COEF" type="nvc0_pll_coef"/>

	<reg32 offset="0x040" name="CLK2_CTRL" type="nvc0_pll_ctrl"/>
	<reg32 offset="0x044" name="CLK2_COEF" type="nvc0_pll_coef"/>

	<reg32 offset="0x0e0" name="CLK7_CTRL" type="nvc0_pll_ctrl"/>
	<reg32 offset="0x0e4" name="CLK7_COEF" type="nvc0_pll_coef"/>

	<reg32 offset="0x100" name="SRC_SEL">
		<doc>
			CLOCKS &gt; 7 use the same source PLL as the CLOCK 7
			when in PLL mode.
		</doc>
		<bitfield pos="0" name="CLK0" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x137000 -->
		<bitfield pos="1" name="CLK1" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x137020 -->
		<bitfield pos="2" name="CLK2" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x137040 -->
		<bitfield pos="7" name="CLK7" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x1370e0 -->
		<bitfield pos="8" name="CLK8" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x1370e0 -->
		<bitfield pos="9" name="CLK9" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x1370e0 -->
		<bitfield pos="12" name="CLK12" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x1370e0 -->
		<bitfield pos="14" name="CLK14" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x1370e0 -->
	</reg32>

	<reg32 offset="0x120" name="CLK0_PLL_REF_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x128" name="CLK2_PLL_REF_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x13c" name="CLK7_PLL_REF_DIV_SRC" type="nvc0_div_src"/>

	<reg32 offset="0x140" name="CLK0_PLL_REF_DIV_CRTL" type="nvc0_div_ctrl"/>
	<reg32 offset="0x148" name="CLK2_PLL_REF_DIV_CTRL" type="nvc0_div_ctrl"/>
	<reg32 offset="0x15c" name="CLK7_PLL_REF_DIV_CTRL" type="nvc0_div_ctrl"/>

	<reg32 offset="0x160" name="CLK0_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x168" name="CLK2_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x17c" name="CLK7_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x180" name="CLK8_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x184" name="CLK9_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x18c" name="CLK11_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x190" name="CLK12_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x198" name="CLK14_DIV_SRC" type="nvc0_div_src"/>

	<reg32 offset="0x1ac" name="CLK19_UNK_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x1c8" name="CLK26_UNK_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x1cc" name="CLK27_UNK_DIV_SRC" type="nvc0_div_src"/>

	<reg32 offset="0x1d0" name="CLK0_DIV_CTRL" type="nvc0_div_ctrl"/>
	<reg32 offset="0x1d8" name="CLK2_DIV_CTRL" type="nvc0_div_ctrl"/>
	<reg32 offset="0x1ec" name="CLK7_DIV_CTRL" type="nvc0_div_ctrl"/>

	<reg32 offset="0x250" name="CLK0_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x258" name="CLK2_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x26c" name="CLK7_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x270" name="CLK8_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x274" name="CLK9_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x27c" name="CLK11_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x280" name="CLK12_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>
	<reg32 offset="0x288" name="CLK14_POST_DIV_CTRL" type="nvc0_post_div_ctrl"/>

	<reg32 offset="0x300" name="MCLK_PLL0_REF_DIV_SRC" type="nvc0_div_src"/>
	<reg32 offset="0x310" name="MCLK_PLL0_REF_DIV_CRTL" type="nvc0_div_ctrl"/>

	<reg32 offset="0x3f0" name="SRC_SEL2">
		<bitfield pos="0" name="MCLK" type="nvc0_clk_src_sel"/> <!-- PLL source = 0x132000 -->
	</reg32>
</array>

<array name="PMPLL" offset="0x132000" stride="0x30" length="1" variants="NVC0-">
	<doc>MCLK0's source clock is MCLK1</doc>
	<reg32 offset="0x000" name="MCLK0_CTRL" type="nvc0_pll_ctrl"/>
	<reg32 offset="0x004" name="MCLK0_COEF" type="nvc0_pll_coef"/>

	<reg32 offset="0x020" name="MCLK1_CTRL" type="nvc0_pll_ctrl"/>
	<reg32 offset="0x024" name="MCLK1_COEF" type="nvc0_pll_coef"/>
</array>

</domain>

</database>
