Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Sun Oct  3 18:52:43 2021
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b0/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b0_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_6/O
                         net (fo=1, unplaced)         0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[0]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b4_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_2/O
                         net (fo=14, unplaced)        0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[4]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.208ns (30.654%)  route 2.733ns (69.346%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.973     0.973    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/lhs_fu_34_reg[1]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/lhs_fu_34_reg[1]
                         LUT3 (Prop_lut3_I0_O)        0.319     2.589 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g0_b0_i_2/O
                         net (fo=10, unplaced)        1.154     3.743    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/c_address0[1]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.867 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b1/O
                         net (fo=1, unplaced)         0.000     3.867    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/g1_b1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.114 r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/flow_control_loop_pipe_sequential_init_U/p_reg_reg_i_5/O
                         net (fo=1, unplaced)         0.800     4.914    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/B[1]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=44, unset)           0.924    10.924    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.624    10.265    bd_0_i/hls_inst/inst/grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63/mac_muladd_8s_5s_16s_16_4_1_U1/fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  5.351    




