c_ram8x365.v,verilog,xil_defaultlib,../../../../system.srcs/sources_1/ip/c_ram8x365/sim/c_ram8x365.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
