---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                12269028000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    12629600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   14523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    31574                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      8235079                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16492579                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      12549500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12290233600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    21205600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   18939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    53014                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      7738940                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16536440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      21267500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12294492400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     4258800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    6955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    10647                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       655499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2747999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4174500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12427444800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   132952400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           11748                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 27556                       # Total accelerator cycles
system.switch_cpus.idleCycles                   36850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    56475                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               275906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     68287894                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               100957894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     133009500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12427860000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      415200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1038                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       214000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      30000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  349000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        379000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12430568800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2708800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6772                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       805748                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1705748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2780500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12431309200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      740400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1851                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       330499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  645499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        739500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12454710800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    23401600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            5880                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 13867                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    23959                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                34545                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     29085600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                43553100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      23263500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12454857200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      146400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      366                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        76900                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   99400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        152500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12456871600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2014400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      65                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5036                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        76999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      70000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  391999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1887500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12457676800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      805200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2013                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       502749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  840249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        954001                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12498494800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    40818000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            4776                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 10665                       # Total accelerator cycles
system.switch_cpus.idleCycles                     175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9143                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                92902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     22583448                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31763448                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      40550500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12498584400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       89600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      224                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        77500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  122500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        410999                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12500276400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1692000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     4230                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       173499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  465999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1689500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12500860800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      584400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1461                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       116750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      20000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  206750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        441000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12506389600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     5528800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            1500                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  3375                       # Total accelerator cycles
system.switch_cpus.numCycles                     5412                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                 8410                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      6432650                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 9447650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       5482000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12506421200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       31600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       79                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                12508589200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2168000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5420                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       396498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  891498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2441000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                12518783600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    10194400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    25486                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       932948                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4082948                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      10191500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12522509600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     3726000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    3260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9315                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       546400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1626400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3729000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12523435200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      925600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2314                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       618497                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  955997                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        933000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12574128800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    50693600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           12396                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 32334                       # Total accelerator cycles
system.switch_cpus.idleCycles                   29577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    47969                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                78765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     68150297                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98862797                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      50688000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12574257200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      128400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      66                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      321                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        56000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   78500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                         22000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12576126800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1869600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     4674                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       110749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  380749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1724000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12576812800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      686000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1715                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       125749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      45000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  328249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        870500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12597512000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    20699200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            7728                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 16755                       # Total accelerator cycles
system.switch_cpus.idleCycles                     827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    10098                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                41650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     43436248                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59006248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      20375500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12597584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       72000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      180                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   22500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        413500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12599407200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1823200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     4558                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        58000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      40000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  238000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1653500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12600117600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      710400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                     1776                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       141997                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  411997                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        858501                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12605487200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     5369600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles             744                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  1758                       # Total accelerator cycles
system.switch_cpus.idleCycles                     996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9244                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                 4180                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      4498349                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 6590849                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4826999                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12605576800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       89600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      224                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        636000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                12605943600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      366800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      917                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   85500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        441500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
final_tick                                12735399600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   129456000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   72450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   323640                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     48236806                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               103069306                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     129401500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
