
*** Running vivado
    with args -log riscv_mem_reset_control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_mem_reset_control_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source riscv_mem_reset_control_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 1273.199 ; gain = 12.023 ; free physical = 120 ; free virtual = 14597
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ashraf/tools/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:43 . Memory (MB): peak = 1297.012 ; gain = 23.812 ; free physical = 128 ; free virtual = 13735
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_mem_reset_control_0_0
Command: synth_design -top riscv_mem_reset_control_0_0 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57546
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.434 ; gain = 369.801 ; free physical = 120 ; free virtual = 11839
Synthesis current peak Physical Memory [PSS] (MB): peak = 1190.486; parent = 1036.597; children = 153.890
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2877.508; parent = 2151.375; children = 726.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/synth/riscv_mem_reset_control_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mem_reset_control' [/home/ashraf/vivado-risc-v/board/mem-reset-control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_reset_control' (0#1) [/home/ashraf/vivado-risc-v/board/mem-reset-control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (0#1) [/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/synth/riscv_mem_reset_control_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2217.340 ; gain = 441.707 ; free physical = 263 ; free virtual = 11705
Synthesis current peak Physical Memory [PSS] (MB): peak = 1190.486; parent = 1036.597; children = 198.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2958.195; parent = 2217.344; children = 740.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2235.152 ; gain = 459.520 ; free physical = 231 ; free virtual = 11674
Synthesis current peak Physical Memory [PSS] (MB): peak = 1190.486; parent = 1036.597; children = 198.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2976.008; parent = 2235.156; children = 740.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2235.152 ; gain = 459.520 ; free physical = 223 ; free virtual = 11667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1190.486; parent = 1036.597; children = 198.485
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2976.008; parent = 2235.156; children = 740.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2235.152 ; gain = 0.000 ; free physical = 177 ; free virtual = 11642
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.863 ; gain = 0.000 ; free physical = 131 ; free virtual = 11373
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2369.863 ; gain = 0.000 ; free physical = 121 ; free virtual = 11362
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/ashraf/tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 187 ; free virtual = 11084
Synthesis current peak Physical Memory [PSS] (MB): peak = 1261.147; parent = 1036.597; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 173 ; free virtual = 11071
Synthesis current peak Physical Memory [PSS] (MB): peak = 1261.488; parent = 1036.597; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 167 ; free virtual = 11066
Synthesis current peak Physical Memory [PSS] (MB): peak = 1261.938; parent = 1036.597; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 154 ; free virtual = 11054
Synthesis current peak Physical Memory [PSS] (MB): peak = 1261.938; parent = 1036.597; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 137 ; free virtual = 11056
Synthesis current peak Physical Memory [PSS] (MB): peak = 1276.321; parent = 1036.597; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 170 ; free virtual = 10900
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.044; parent = 1070.559; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 146 ; free virtual = 10878
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.132; parent = 1070.646; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 124 ; free virtual = 10858
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 256 ; free virtual = 11202
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 256 ; free virtual = 11202
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 257 ; free virtual = 11204
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 263 ; free virtual = 11212
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 244 ; free virtual = 11195
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 231 ; free virtual = 11181
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     3|
|6     |FDRE |    14|
|7     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 226 ; free virtual = 11174
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.601; parent = 1071.115; children = 294.113
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3375.461; parent = 2353.859; children = 1021.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2369.863 ; gain = 459.520 ; free physical = 235 ; free virtual = 11195
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2369.863 ; gain = 594.230 ; free physical = 243 ; free virtual = 11202
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.863 ; gain = 0.000 ; free physical = 253 ; free virtual = 11214
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.863 ; gain = 0.000 ; free physical = 273 ; free virtual = 11238
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2f3e0af8
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:36 . Memory (MB): peak = 2369.863 ; gain = 1060.977 ; free physical = 495 ; free virtual = 11460
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_mem_reset_control_0_0_synth_1/riscv_mem_reset_control_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP riscv_mem_reset_control_0_0, cache-ID = f412e8861cead988
INFO: [Common 17-1381] The checkpoint '/home/ashraf/vivado-risc-v/workspace/rocket64b1/vivado-vc707-riscv/vc707-riscv.runs/riscv_mem_reset_control_0_0_synth_1/riscv_mem_reset_control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_mem_reset_control_0_0_utilization_synth.rpt -pb riscv_mem_reset_control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 10:36:57 2024...
