{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560209775837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560209775845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 01:36:15 2019 " "Processing started: Tue Jun 11 01:36:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560209775845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209775845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tele -c tele " "Command: quartus_map --read_settings_files=on --write_settings_files=off tele -c tele" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209775845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560209776547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560209776547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tele.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tele.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tele-behaviour " "Found design unit 1: tele-behaviour" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794165 ""} { "Info" "ISGN_ENTITY_NAME" "1 tele " "Found entity 1: tele" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794169 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file telemeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 telemeter-main " "Found design unit 1: telemeter-main" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794174 ""} { "Info" "ISGN_ENTITY_NAME" "1 telemeter " "Found entity 1: telemeter" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-Behavioral " "Found design unit 1: Counter-Behavioral" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794178 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794178 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209794255 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209794256 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209794256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tele " "Elaborating entity \"tele\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560209794260 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_tele tele.vhd(69) " "VHDL Process Statement warning at tele.vhd(69): signal \"start_tele\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794263 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt tele.vhd(74) " "VHDL Process Statement warning at tele.vhd(74): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794263 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(75) " "VHDL Process Statement warning at tele.vhd(75): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794263 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt tele.vhd(76) " "VHDL Process Statement warning at tele.vhd(76): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794263 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(77) " "VHDL Process Statement warning at tele.vhd(77): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794264 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt tele.vhd(78) " "VHDL Process Statement warning at tele.vhd(78): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794264 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(87) " "VHDL Process Statement warning at tele.vhd(87): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794264 "|tele"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tele_data tele.vhd(106) " "VHDL Process Statement warning at tele.vhd(106): signal \"tele_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794265 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_tele tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"start_tele\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794265 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tele_state tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"tele_state\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794265 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_cnt tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"rst_cnt\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794265 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_ena tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"tx_ena\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794265 "|tele"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_data tele.vhd(64) " "VHDL Process Statement warning at tele.vhd(64): inferring latch(es) for signal or variable \"tx_data\", which holds its previous value in one or more paths through the process" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794266 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[0\] tele.vhd(64) " "Inferred latch for \"tx_data\[0\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794267 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[1\] tele.vhd(64) " "Inferred latch for \"tx_data\[1\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794267 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[2\] tele.vhd(64) " "Inferred latch for \"tx_data\[2\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794267 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[3\] tele.vhd(64) " "Inferred latch for \"tx_data\[3\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[4\] tele.vhd(64) " "Inferred latch for \"tx_data\[4\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[5\] tele.vhd(64) " "Inferred latch for \"tx_data\[5\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[6\] tele.vhd(64) " "Inferred latch for \"tx_data\[6\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_data\[7\] tele.vhd(64) " "Inferred latch for \"tx_data\[7\]\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_ena tele.vhd(64) " "Inferred latch for \"tx_ena\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_cnt tele.vhd(64) " "Inferred latch for \"rst_cnt\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tele_state tele.vhd(64) " "Inferred latch for \"tele_state\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_tele tele.vhd(64) " "Inferred latch for \"start_tele\" at tele.vhd(64)" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794268 "|tele"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter_inst " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter_inst\"" {  } { { "tele.vhd" "counter_inst" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209794290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "telemeter telemeter:tele_instance " "Elaborating entity \"telemeter\" for hierarchy \"telemeter:tele_instance\"" {  } { { "tele.vhd" "tele_instance" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209794294 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst_cnt telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"rst_cnt\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data telemeter.vhd(28) " "VHDL Process Statement warning at telemeter.vhd(28): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] telemeter.vhd(28) " "Inferred latch for \"data\[0\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] telemeter.vhd(28) " "Inferred latch for \"data\[1\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] telemeter.vhd(28) " "Inferred latch for \"data\[2\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] telemeter.vhd(28) " "Inferred latch for \"data\[3\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] telemeter.vhd(28) " "Inferred latch for \"data\[4\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] telemeter.vhd(28) " "Inferred latch for \"data\[5\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] telemeter.vhd(28) " "Inferred latch for \"data\[6\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] telemeter.vhd(28) " "Inferred latch for \"data\[7\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] telemeter.vhd(28) " "Inferred latch for \"data\[8\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] telemeter.vhd(28) " "Inferred latch for \"data\[9\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794296 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] telemeter.vhd(28) " "Inferred latch for \"data\[10\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] telemeter.vhd(28) " "Inferred latch for \"data\[11\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] telemeter.vhd(28) " "Inferred latch for \"data\[12\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] telemeter.vhd(28) " "Inferred latch for \"data\[13\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] telemeter.vhd(28) " "Inferred latch for \"data\[14\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] telemeter.vhd(28) " "Inferred latch for \"data\[15\]\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger telemeter.vhd(28) " "Inferred latch for \"trigger\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst_cnt telemeter.vhd(28) " "Inferred latch for \"rst_cnt\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.reset telemeter.vhd(28) " "Inferred latch for \"state.reset\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.receiving telemeter.vhd(28) " "Inferred latch for \"state.receiving\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.waiting telemeter.vhd(28) " "Inferred latch for \"state.waiting\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sending telemeter.vhd(28) " "Inferred latch for \"state.sending\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.idle telemeter.vhd(28) " "Inferred latch for \"state.idle\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy telemeter.vhd(28) " "Inferred latch for \"busy\" at telemeter.vhd(28)" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794297 "|tele|telemeter:tele_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_instance " "Elaborating entity \"uart\" for hierarchy \"uart:uart_instance\"" {  } { { "tele.vhd" "uart_instance" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209794300 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(104) " "VHDL Process Statement warning at uart.vhd(104): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560209794302 "|tele|uart:uart_instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tele_state " "LATCH primitive \"tele_state\" is permanently disabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560209794595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "tele_state " "LATCH primitive \"tele_state\" is permanently disabled" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1560209794602 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "telemeter:tele_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"telemeter:tele_instance\|Div0\"" {  } { { "telemeter.vhd" "Div0" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560209794689 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560209794689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "telemeter:tele_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"telemeter:tele_instance\|lpm_divide:Div0\"" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209794755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "telemeter:tele_instance\|lpm_divide:Div0 " "Instantiated megafunction \"telemeter:tele_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 44 " "Parameter \"LPM_WIDTHN\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209794755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209794755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209794755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560209794755 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560209794755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvl " "Found entity 1: lpm_divide_cvl" {  } { { "db/lpm_divide_cvl.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/lpm_divide_cvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6le " "Found entity 1: alt_u_div_6le" {  } { { "db/alt_u_div_6le.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/alt_u_div_6le.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209794967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209794967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209795062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209795062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560209795131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209795131 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209795515 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209795515 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1560209795515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.receiving_475 " "Latch telemeter:tele_instance\|state.receiving_475 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.waiting_488 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.waiting_488" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209795676 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209795676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.waiting_488 " "Latch telemeter:tele_instance\|state.waiting_488 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.sending_501 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.sending_501" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209795676 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209795676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.reset_462 " "Latch telemeter:tele_instance\|state.reset_462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.receiving_475 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.receiving_475" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209795676 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209795676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|rst_cnt " "Latch telemeter:tele_instance\|rst_cnt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.sending_501 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.sending_501" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209795676 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209795676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "telemeter:tele_instance\|state.idle_514 " "Latch telemeter:tele_instance\|state.idle_514 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA telemeter:tele_instance\|state.reset_462 " "Ports D and ENA on the latch are fed by the same signal telemeter:tele_instance\|state.reset_462" {  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1560209795676 ""}  } { { "telemeter.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/telemeter.vhd" 28 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1560209795676 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/uart.vhd" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560209795679 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560209795679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "tele.vhd" "" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/tele.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560209796494 "|tele|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560209796494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560209796609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560209797236 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[2\]~28 " "Logic cell \"telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[2\]~28\"" {  } { { "db/alt_u_div_6le.tdf" "add_sub_31_result_int\[2\]~28" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/alt_u_div_6le.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560209797246 ""} { "Info" "ISCL_SCL_CELL_NAME" "telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[1\]~30 " "Logic cell \"telemeter:tele_instance\|lpm_divide:Div0\|lpm_divide_cvl:auto_generated\|sign_div_unsign_enh:divider\|alt_u_div_6le:divider\|add_sub_31_result_int\[1\]~30\"" {  } { { "db/alt_u_div_6le.tdf" "add_sub_31_result_int\[1\]~30" { Text "C:/Users/tybol/Documents/gistre/ip_telemeter_uart/test2/db/alt_u_div_6le.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560209797246 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560209797246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560209797506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560209797506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "743 " "Implemented 743 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560209797644 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560209797644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "720 " "Implemented 720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560209797644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560209797644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560209797702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 01:36:37 2019 " "Processing ended: Tue Jun 11 01:36:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560209797702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560209797702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560209797702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560209797702 ""}
