<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CAT2 Peripheral Driver Library: Registers Constants</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CAT2 Peripheral Driver Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__group__msclp__reg__const.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Registers Constants<div class="ingroups"><a class="el" href="group__group__msclp.html">MSCLP        (Multi-Sense Converter Low-Power)</a> &raquo; <a class="el" href="group__group__msclp__macros.html">Macros</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga88a600c25b41e3db29e571b4dc9c55c2"><td class="memItemLeft" align="right" valign="top"><a id="ga88a600c25b41e3db29e571b4dc9c55c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga88a600c25b41e3db29e571b4dc9c55c2">CY_MSCLP_REG_OFFSET_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CTL))</td></tr>
<tr class="memdesc:ga88a600c25b41e3db29e571b4dc9c55c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga88a600c25b41e3db29e571b4dc9c55c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae62a65fd2f62b81b1aab671da18335"><td class="memItemLeft" align="right" valign="top"><a id="gabae62a65fd2f62b81b1aab671da18335"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gabae62a65fd2f62b81b1aab671da18335">CY_MSCLP_REG_OFFSET_SPARE</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SPARE))</td></tr>
<tr class="memdesc:gabae62a65fd2f62b81b1aab671da18335"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gabae62a65fd2f62b81b1aab671da18335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba9ea0cd89977104d51d261faac877d"><td class="memItemLeft" align="right" valign="top"><a id="ga5ba9ea0cd89977104d51d261faac877d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga5ba9ea0cd89977104d51d261faac877d">CY_MSCLP_REG_OFFSET_SCAN_CTL1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SCAN_CTL1))</td></tr>
<tr class="memdesc:ga5ba9ea0cd89977104d51d261faac877d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga5ba9ea0cd89977104d51d261faac877d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4605ffc38a454180776cde367a114803"><td class="memItemLeft" align="right" valign="top"><a id="ga4605ffc38a454180776cde367a114803"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga4605ffc38a454180776cde367a114803">CY_MSCLP_REG_OFFSET_SCAN_CTL2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SCAN_CTL2))</td></tr>
<tr class="memdesc:ga4605ffc38a454180776cde367a114803"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga4605ffc38a454180776cde367a114803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81a9ea8f2b2d81865fdff759a76da5a"><td class="memItemLeft" align="right" valign="top"><a id="gad81a9ea8f2b2d81865fdff759a76da5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad81a9ea8f2b2d81865fdff759a76da5a">CY_MSCLP_REG_OFFSET_INIT_CTL1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INIT_CTL1))</td></tr>
<tr class="memdesc:gad81a9ea8f2b2d81865fdff759a76da5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad81a9ea8f2b2d81865fdff759a76da5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4d04c03cca5ad86f54b4e840363734"><td class="memItemLeft" align="right" valign="top"><a id="gacd4d04c03cca5ad86f54b4e840363734"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gacd4d04c03cca5ad86f54b4e840363734">CY_MSCLP_REG_OFFSET_INIT_CTL2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INIT_CTL2))</td></tr>
<tr class="memdesc:gacd4d04c03cca5ad86f54b4e840363734"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gacd4d04c03cca5ad86f54b4e840363734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae644cad891f125663858ff637b7fca70"><td class="memItemLeft" align="right" valign="top"><a id="gae644cad891f125663858ff637b7fca70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae644cad891f125663858ff637b7fca70">CY_MSCLP_REG_OFFSET_INIT_CTL3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INIT_CTL3))</td></tr>
<tr class="memdesc:gae644cad891f125663858ff637b7fca70"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gae644cad891f125663858ff637b7fca70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7526d3412cd514f79cd0867d8d4ed336"><td class="memItemLeft" align="right" valign="top"><a id="ga7526d3412cd514f79cd0867d8d4ed336"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga7526d3412cd514f79cd0867d8d4ed336">CY_MSCLP_REG_OFFSET_INIT_CTL4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INIT_CTL4))</td></tr>
<tr class="memdesc:ga7526d3412cd514f79cd0867d8d4ed336"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga7526d3412cd514f79cd0867d8d4ed336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac229f6fe2f49fe70fc125ecfb22da605"><td class="memItemLeft" align="right" valign="top"><a id="gac229f6fe2f49fe70fc125ecfb22da605"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gac229f6fe2f49fe70fc125ecfb22da605">CY_MSCLP_REG_OFFSET_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:gac229f6fe2f49fe70fc125ecfb22da605"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac229f6fe2f49fe70fc125ecfb22da605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e42040585d4277df5aee8ea4a52f73"><td class="memItemLeft" align="right" valign="top"><a id="ga64e42040585d4277df5aee8ea4a52f73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga64e42040585d4277df5aee8ea4a52f73">CY_MSCLP_REG_OFFSET_SENSE_PERIOD_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SENSE_PERIOD_CTL))</td></tr>
<tr class="memdesc:ga64e42040585d4277df5aee8ea4a52f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga64e42040585d4277df5aee8ea4a52f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b53478fde6656320c23238f7b348ff"><td class="memItemLeft" align="right" valign="top"><a id="ga02b53478fde6656320c23238f7b348ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga02b53478fde6656320c23238f7b348ff">CY_MSCLP_REG_OFFSET_FILTER_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, FILTER_CTL))</td></tr>
<tr class="memdesc:ga02b53478fde6656320c23238f7b348ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga02b53478fde6656320c23238f7b348ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c58ec1ccb1a37d6b1a6ee7ad27dcb3d"><td class="memItemLeft" align="right" valign="top"><a id="ga8c58ec1ccb1a37d6b1a6ee7ad27dcb3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8c58ec1ccb1a37d6b1a6ee7ad27dcb3d">CY_MSCLP_REG_OFFSET_CCOMP_CDAC_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CCOMP_CDAC_CTL))</td></tr>
<tr class="memdesc:ga8c58ec1ccb1a37d6b1a6ee7ad27dcb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8c58ec1ccb1a37d6b1a6ee7ad27dcb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1c6ffe498b372a1065fddfdeaab927"><td class="memItemLeft" align="right" valign="top"><a id="ga5c1c6ffe498b372a1065fddfdeaab927"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga5c1c6ffe498b372a1065fddfdeaab927">CY_MSCLP_REG_OFFSET_DITHER_CDAC_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, DITHER_CDAC_CTL))</td></tr>
<tr class="memdesc:ga5c1c6ffe498b372a1065fddfdeaab927"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga5c1c6ffe498b372a1065fddfdeaab927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17040f7caa144a39bf0a05fe4bf7e3eb"><td class="memItemLeft" align="right" valign="top"><a id="ga17040f7caa144a39bf0a05fe4bf7e3eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga17040f7caa144a39bf0a05fe4bf7e3eb">CY_MSCLP_REG_OFFSET_MSCCMP_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MSCCMP_CTL))</td></tr>
<tr class="memdesc:ga17040f7caa144a39bf0a05fe4bf7e3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MSCCMP_CTL register offset. <br /></td></tr>
<tr class="separator:ga17040f7caa144a39bf0a05fe4bf7e3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633d82fd85996efd2c38155fa0fdf573"><td class="memItemLeft" align="right" valign="top"><a id="ga633d82fd85996efd2c38155fa0fdf573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga633d82fd85996efd2c38155fa0fdf573">CY_MSCLP_REG_OFFSET_OBS_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, OBS_CTL))</td></tr>
<tr class="memdesc:ga633d82fd85996efd2c38155fa0fdf573"><td class="mdescLeft">&#160;</td><td class="mdescRight">The OBS_CTL register offset. <br /></td></tr>
<tr class="separator:ga633d82fd85996efd2c38155fa0fdf573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e43f8c4686403aacdcb2c6b0482e74c"><td class="memItemLeft" align="right" valign="top"><a id="ga6e43f8c4686403aacdcb2c6b0482e74c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga6e43f8c4686403aacdcb2c6b0482e74c">CY_MSCLP_REG_OFFSET_AOS_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, AOS_CTL))</td></tr>
<tr class="memdesc:ga6e43f8c4686403aacdcb2c6b0482e74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AOS_CTL register offset. <br /></td></tr>
<tr class="separator:ga6e43f8c4686403aacdcb2c6b0482e74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962e562b2cc686bfb3355b725489708a"><td class="memItemLeft" align="right" valign="top"><a id="ga962e562b2cc686bfb3355b725489708a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga962e562b2cc686bfb3355b725489708a">CY_MSCLP_REG_OFFSET_CE_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CE_CTL))</td></tr>
<tr class="memdesc:ga962e562b2cc686bfb3355b725489708a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CE_CTL register offset. <br /></td></tr>
<tr class="separator:ga962e562b2cc686bfb3355b725489708a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79466cb0d16dd22f342bb748701d79c"><td class="memItemLeft" align="right" valign="top"><a id="gad79466cb0d16dd22f342bb748701d79c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad79466cb0d16dd22f342bb748701d79c">CY_MSCLP_REG_OFFSET_PUMP_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, PUMP_CTL))</td></tr>
<tr class="memdesc:gad79466cb0d16dd22f342bb748701d79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PUMP_CTL register offset. <br /></td></tr>
<tr class="separator:gad79466cb0d16dd22f342bb748701d79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408eeae92d17db18e6f85212b74efcff"><td class="memItemLeft" align="right" valign="top"><a id="ga408eeae92d17db18e6f85212b74efcff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga408eeae92d17db18e6f85212b74efcff">CY_MSCLP_REG_OFFSET_IMO_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, IMO_CTL))</td></tr>
<tr class="memdesc:ga408eeae92d17db18e6f85212b74efcff"><td class="mdescLeft">&#160;</td><td class="mdescRight">The IMO_CTL register offset. <br /></td></tr>
<tr class="separator:ga408eeae92d17db18e6f85212b74efcff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44306b58f19961a02bdce02c5c818daa"><td class="memItemLeft" align="right" valign="top"><a id="ga44306b58f19961a02bdce02c5c818daa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga44306b58f19961a02bdce02c5c818daa">CY_MSCLP_REG_OFFSET_INTR</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR))</td></tr>
<tr class="memdesc:ga44306b58f19961a02bdce02c5c818daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga44306b58f19961a02bdce02c5c818daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d61a95047847bdf81160eb53fcef9a"><td class="memItemLeft" align="right" valign="top"><a id="ga60d61a95047847bdf81160eb53fcef9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga60d61a95047847bdf81160eb53fcef9a">CY_MSCLP_REG_OFFSET_INTR_SET</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_SET))</td></tr>
<tr class="memdesc:ga60d61a95047847bdf81160eb53fcef9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga60d61a95047847bdf81160eb53fcef9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeffce025e0d3b4138ff0a24ecb22e19"><td class="memItemLeft" align="right" valign="top"><a id="gabeffce025e0d3b4138ff0a24ecb22e19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gabeffce025e0d3b4138ff0a24ecb22e19">CY_MSCLP_REG_OFFSET_INTR_MASK</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_MASK))</td></tr>
<tr class="memdesc:gabeffce025e0d3b4138ff0a24ecb22e19"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gabeffce025e0d3b4138ff0a24ecb22e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168e70cbf239b8881775a1fbc35a4159"><td class="memItemLeft" align="right" valign="top"><a id="ga168e70cbf239b8881775a1fbc35a4159"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga168e70cbf239b8881775a1fbc35a4159">CY_MSCLP_REG_OFFSET_INTR_MASKED</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_MASKED))</td></tr>
<tr class="memdesc:ga168e70cbf239b8881775a1fbc35a4159"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga168e70cbf239b8881775a1fbc35a4159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c78dc68f40b5140d71d43d7b46dad27"><td class="memItemLeft" align="right" valign="top"><a id="ga9c78dc68f40b5140d71d43d7b46dad27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga9c78dc68f40b5140d71d43d7b46dad27">CY_MSCLP_REG_OFFSET_INTR_LP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_LP))</td></tr>
<tr class="memdesc:ga9c78dc68f40b5140d71d43d7b46dad27"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9c78dc68f40b5140d71d43d7b46dad27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddce501ff543784bd10d5792e98d0225"><td class="memItemLeft" align="right" valign="top"><a id="gaddce501ff543784bd10d5792e98d0225"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gaddce501ff543784bd10d5792e98d0225">CY_MSCLP_REG_OFFSET_INTR_LP_SET</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_LP_SET))</td></tr>
<tr class="memdesc:gaddce501ff543784bd10d5792e98d0225"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaddce501ff543784bd10d5792e98d0225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c7d7e0799946707f09d1b100e53cc6"><td class="memItemLeft" align="right" valign="top"><a id="gac7c7d7e0799946707f09d1b100e53cc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gac7c7d7e0799946707f09d1b100e53cc6">CY_MSCLP_REG_OFFSET_INTR_LP_MASK</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_LP_MASK))</td></tr>
<tr class="memdesc:gac7c7d7e0799946707f09d1b100e53cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gac7c7d7e0799946707f09d1b100e53cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7309105774f5717546f5063377c229ab"><td class="memItemLeft" align="right" valign="top"><a id="ga7309105774f5717546f5063377c229ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga7309105774f5717546f5063377c229ab">CY_MSCLP_REG_OFFSET_INTR_LP_MASKED</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, INTR_LP_MASKED))</td></tr>
<tr class="memdesc:ga7309105774f5717546f5063377c229ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga7309105774f5717546f5063377c229ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e625dac4060502b1072797ca8a3711"><td class="memItemLeft" align="right" valign="top"><a id="gae5e625dac4060502b1072797ca8a3711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae5e625dac4060502b1072797ca8a3711">CY_MSCLP_REG_OFFSET_WAKEUP_CMD</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, WAKEUP_CMD))</td></tr>
<tr class="memdesc:gae5e625dac4060502b1072797ca8a3711"><td class="mdescLeft">&#160;</td><td class="mdescRight">The WAKEUP_CMD register offset. <br /></td></tr>
<tr class="separator:gae5e625dac4060502b1072797ca8a3711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f4fc193b134a1b3c4019f7b80a5456"><td class="memItemLeft" align="right" valign="top"><a id="gab5f4fc193b134a1b3c4019f7b80a5456"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gab5f4fc193b134a1b3c4019f7b80a5456">CY_MSCLP_REG_OFFSET_MRSS_CMD</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MRSS_CMD))</td></tr>
<tr class="memdesc:gab5f4fc193b134a1b3c4019f7b80a5456"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MRSS_CMD register offset. <br /></td></tr>
<tr class="separator:gab5f4fc193b134a1b3c4019f7b80a5456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9cdfd3910a869a8654290d101ee9e1"><td class="memItemLeft" align="right" valign="top"><a id="gabd9cdfd3910a869a8654290d101ee9e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gabd9cdfd3910a869a8654290d101ee9e1">CY_MSCLP_REG_OFFSET_MRSS_STATUS</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MRSS_STATUS))</td></tr>
<tr class="memdesc:gabd9cdfd3910a869a8654290d101ee9e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MRSS_STATUS register offset. <br /></td></tr>
<tr class="separator:gabd9cdfd3910a869a8654290d101ee9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db3faa6d23d6637090d1d1915660081"><td class="memItemLeft" align="right" valign="top"><a id="ga8db3faa6d23d6637090d1d1915660081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8db3faa6d23d6637090d1d1915660081">CY_MSCLP_REG_OFFSET_AOS_STATUS</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, AOS_STATUS))</td></tr>
<tr class="memdesc:ga8db3faa6d23d6637090d1d1915660081"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AOS_STATUS register offset. <br /></td></tr>
<tr class="separator:ga8db3faa6d23d6637090d1d1915660081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5f6dd95809169f4f674877080b7ef3"><td class="memItemLeft" align="right" valign="top"><a id="ga9f5f6dd95809169f4f674877080b7ef3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga9f5f6dd95809169f4f674877080b7ef3">CY_MSCLP_REG_OFFSET_SW_SEL_GPIO</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_GPIO))</td></tr>
<tr class="memdesc:ga9f5f6dd95809169f4f674877080b7ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_GPIO register offset. <br /></td></tr>
<tr class="separator:ga9f5f6dd95809169f4f674877080b7ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c439d26068ea8b9403f97291a6286c"><td class="memItemLeft" align="right" valign="top"><a id="ga30c439d26068ea8b9403f97291a6286c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga30c439d26068ea8b9403f97291a6286c">CY_MSCLP_REG_OFFSET_SW_SEL_CDAC_RE</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CDAC_RE))</td></tr>
<tr class="memdesc:ga30c439d26068ea8b9403f97291a6286c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CDAC_RE register offset. <br /></td></tr>
<tr class="separator:ga30c439d26068ea8b9403f97291a6286c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeabe8a65db36cc47988e46ae7502d6eb"><td class="memItemLeft" align="right" valign="top"><a id="gaeabe8a65db36cc47988e46ae7502d6eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gaeabe8a65db36cc47988e46ae7502d6eb">CY_MSCLP_REG_OFFSET_SW_SEL_CDAC_CO</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CDAC_CO))</td></tr>
<tr class="memdesc:gaeabe8a65db36cc47988e46ae7502d6eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CDAC_CO register offset. <br /></td></tr>
<tr class="separator:gaeabe8a65db36cc47988e46ae7502d6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd83db32407dd32513de167b746f18b6"><td class="memItemLeft" align="right" valign="top"><a id="gabd83db32407dd32513de167b746f18b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gabd83db32407dd32513de167b746f18b6">CY_MSCLP_REG_OFFSET_SW_SEL_CDAC_CF</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CDAC_CF))</td></tr>
<tr class="memdesc:gabd83db32407dd32513de167b746f18b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CDAC_CF register offset. <br /></td></tr>
<tr class="separator:gabd83db32407dd32513de167b746f18b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4ef2d4bd97fae1074dbc371322ba1e2"><td class="memItemLeft" align="right" valign="top"><a id="gad4ef2d4bd97fae1074dbc371322ba1e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad4ef2d4bd97fae1074dbc371322ba1e2">CY_MSCLP_REG_OFFSET_SW_SEL_BGR</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_BGR))</td></tr>
<tr class="memdesc:gad4ef2d4bd97fae1074dbc371322ba1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_BGR register offset. <br /></td></tr>
<tr class="separator:gad4ef2d4bd97fae1074dbc371322ba1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226027c637da76047e7106b62cb9647d"><td class="memItemLeft" align="right" valign="top"><a id="ga226027c637da76047e7106b62cb9647d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga226027c637da76047e7106b62cb9647d">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC0</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[0]))</td></tr>
<tr class="memdesc:ga226027c637da76047e7106b62cb9647d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[0] register offset. <br /></td></tr>
<tr class="separator:ga226027c637da76047e7106b62cb9647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cfdad62b769e30bf1ced64a1892c0a"><td class="memItemLeft" align="right" valign="top"><a id="ga65cfdad62b769e30bf1ced64a1892c0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga65cfdad62b769e30bf1ced64a1892c0a">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[1]))</td></tr>
<tr class="memdesc:ga65cfdad62b769e30bf1ced64a1892c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[1] register offset. <br /></td></tr>
<tr class="separator:ga65cfdad62b769e30bf1ced64a1892c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e16874845e3ac9573b2e2040962ada"><td class="memItemLeft" align="right" valign="top"><a id="ga56e16874845e3ac9573b2e2040962ada"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga56e16874845e3ac9573b2e2040962ada">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[2]))</td></tr>
<tr class="memdesc:ga56e16874845e3ac9573b2e2040962ada"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[2] register offset. <br /></td></tr>
<tr class="separator:ga56e16874845e3ac9573b2e2040962ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcd92a04e3e544ee0ce39a9b1e60248"><td class="memItemLeft" align="right" valign="top"><a id="gafdcd92a04e3e544ee0ce39a9b1e60248"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gafdcd92a04e3e544ee0ce39a9b1e60248">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[3]))</td></tr>
<tr class="memdesc:gafdcd92a04e3e544ee0ce39a9b1e60248"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[3] register offset. <br /></td></tr>
<tr class="separator:gafdcd92a04e3e544ee0ce39a9b1e60248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57c2f8670510d18eb372470dfc0c810"><td class="memItemLeft" align="right" valign="top"><a id="gae57c2f8670510d18eb372470dfc0c810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae57c2f8670510d18eb372470dfc0c810">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[4]))</td></tr>
<tr class="memdesc:gae57c2f8670510d18eb372470dfc0c810"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[4] register offset. <br /></td></tr>
<tr class="separator:gae57c2f8670510d18eb372470dfc0c810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766ef2ce89a493a06ee7476901351314"><td class="memItemLeft" align="right" valign="top"><a id="ga766ef2ce89a493a06ee7476901351314"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga766ef2ce89a493a06ee7476901351314">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC5</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[5]))</td></tr>
<tr class="memdesc:ga766ef2ce89a493a06ee7476901351314"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[5] register offset. <br /></td></tr>
<tr class="separator:ga766ef2ce89a493a06ee7476901351314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7888b9444161df342c348dbf2d2b6a0"><td class="memItemLeft" align="right" valign="top"><a id="gaa7888b9444161df342c348dbf2d2b6a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gaa7888b9444161df342c348dbf2d2b6a0">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC6</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[6]))</td></tr>
<tr class="memdesc:gaa7888b9444161df342c348dbf2d2b6a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[6] register offset. <br /></td></tr>
<tr class="separator:gaa7888b9444161df342c348dbf2d2b6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff577012e2f1fc51e9a7fe287f17d97"><td class="memItemLeft" align="right" valign="top"><a id="ga8ff577012e2f1fc51e9a7fe287f17d97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8ff577012e2f1fc51e9a7fe287f17d97">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC7</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[7]))</td></tr>
<tr class="memdesc:ga8ff577012e2f1fc51e9a7fe287f17d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[7] register offset. <br /></td></tr>
<tr class="separator:ga8ff577012e2f1fc51e9a7fe287f17d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292f3d3c57f8e8a14d4e81ac32f36ed1"><td class="memItemLeft" align="right" valign="top"><a id="ga292f3d3c57f8e8a14d4e81ac32f36ed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga292f3d3c57f8e8a14d4e81ac32f36ed1">CY_MSCLP_REG_OFFSET_CSW_CTL_LO</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CSW_CTL_LO))</td></tr>
<tr class="memdesc:ga292f3d3c57f8e8a14d4e81ac32f36ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CSW_CTL_LO register offset. <br /></td></tr>
<tr class="separator:ga292f3d3c57f8e8a14d4e81ac32f36ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e7887d7b7ece30453aa744857830a1"><td class="memItemLeft" align="right" valign="top"><a id="ga25e7887d7b7ece30453aa744857830a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga25e7887d7b7ece30453aa744857830a1">CY_MSCLP_REG_OFFSET_MODE0_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga25e7887d7b7ece30453aa744857830a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga25e7887d7b7ece30453aa744857830a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad30dac21cd2ee4fdbde3c13eab681480"><td class="memItemLeft" align="right" valign="top"><a id="gad30dac21cd2ee4fdbde3c13eab681480"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad30dac21cd2ee4fdbde3c13eab681480">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:gad30dac21cd2ee4fdbde3c13eab681480"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gad30dac21cd2ee4fdbde3c13eab681480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f74ca880cf42ebc9612cc38761e15cd"><td class="memItemLeft" align="right" valign="top"><a id="ga4f74ca880cf42ebc9612cc38761e15cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga4f74ca880cf42ebc9612cc38761e15cd">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_TOP))</td></tr>
<tr class="memdesc:ga4f74ca880cf42ebc9612cc38761e15cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga4f74ca880cf42ebc9612cc38761e15cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c4c25d5900d6b8bde66e9f190d9042"><td class="memItemLeft" align="right" valign="top"><a id="ga19c4c25d5900d6b8bde66e9f190d9042"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga19c4c25d5900d6b8bde66e9f190d9042">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga19c4c25d5900d6b8bde66e9f190d9042"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga19c4c25d5900d6b8bde66e9f190d9042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb8cf9e5069fb0c27ed540e5553cf70"><td class="memItemLeft" align="right" valign="top"><a id="ga8cb8cf9e5069fb0c27ed540e5553cf70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8cb8cf9e5069fb0c27ed540e5553cf70">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga8cb8cf9e5069fb0c27ed540e5553cf70"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8cb8cf9e5069fb0c27ed540e5553cf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5991175c657dff4ee1a79bcc94395d3"><td class="memItemLeft" align="right" valign="top"><a id="gac5991175c657dff4ee1a79bcc94395d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gac5991175c657dff4ee1a79bcc94395d3">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_CMOD1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_CMOD1))</td></tr>
<tr class="memdesc:gac5991175c657dff4ee1a79bcc94395d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[0].SW_SEL_CMOD1 register offset. <br /></td></tr>
<tr class="separator:gac5991175c657dff4ee1a79bcc94395d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87182246338398321ec287a81f2094f7"><td class="memItemLeft" align="right" valign="top"><a id="ga87182246338398321ec287a81f2094f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga87182246338398321ec287a81f2094f7">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_CMOD2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_CMOD2))</td></tr>
<tr class="memdesc:ga87182246338398321ec287a81f2094f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[0].SW_SEL_CMOD2 register offset. <br /></td></tr>
<tr class="separator:ga87182246338398321ec287a81f2094f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375d17bdbace92b6d233870cbdf10148"><td class="memItemLeft" align="right" valign="top"><a id="ga375d17bdbace92b6d233870cbdf10148"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga375d17bdbace92b6d233870cbdf10148">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_CMOD3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_CMOD3))</td></tr>
<tr class="memdesc:ga375d17bdbace92b6d233870cbdf10148"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[0].SW_SEL_CMOD3 register offset. <br /></td></tr>
<tr class="separator:ga375d17bdbace92b6d233870cbdf10148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314c644a6a9a5cd520cf19979d2cb607"><td class="memItemLeft" align="right" valign="top"><a id="ga314c644a6a9a5cd520cf19979d2cb607"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga314c644a6a9a5cd520cf19979d2cb607">CY_MSCLP_REG_OFFSET_MODE0_SW_SEL_CMOD4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[0].SW_SEL_CMOD4))</td></tr>
<tr class="memdesc:ga314c644a6a9a5cd520cf19979d2cb607"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[0].SW_SEL_CMOD4 register offset. <br /></td></tr>
<tr class="separator:ga314c644a6a9a5cd520cf19979d2cb607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3ff4d7d89ec0675a3ed9a4fce76d04"><td class="memItemLeft" align="right" valign="top"><a id="ga9b3ff4d7d89ec0675a3ed9a4fce76d04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga9b3ff4d7d89ec0675a3ed9a4fce76d04">CY_MSCLP_REG_OFFSET_MODE1_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga9b3ff4d7d89ec0675a3ed9a4fce76d04"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9b3ff4d7d89ec0675a3ed9a4fce76d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7309cb7e54f42b378d4a2ded4fb2d894"><td class="memItemLeft" align="right" valign="top"><a id="ga7309cb7e54f42b378d4a2ded4fb2d894"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga7309cb7e54f42b378d4a2ded4fb2d894">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga7309cb7e54f42b378d4a2ded4fb2d894"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga7309cb7e54f42b378d4a2ded4fb2d894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cb644c986db44c61d7d1b960550b9d"><td class="memItemLeft" align="right" valign="top"><a id="gaa2cb644c986db44c61d7d1b960550b9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gaa2cb644c986db44c61d7d1b960550b9d">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_TOP))</td></tr>
<tr class="memdesc:gaa2cb644c986db44c61d7d1b960550b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gaa2cb644c986db44c61d7d1b960550b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7a7f54d9dd65fe8129b6a9c8c51725"><td class="memItemLeft" align="right" valign="top"><a id="ga8b7a7f54d9dd65fe8129b6a9c8c51725"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8b7a7f54d9dd65fe8129b6a9c8c51725">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga8b7a7f54d9dd65fe8129b6a9c8c51725"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga8b7a7f54d9dd65fe8129b6a9c8c51725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ea217c0047f2779b2eff47b65d5e1c"><td class="memItemLeft" align="right" valign="top"><a id="ga32ea217c0047f2779b2eff47b65d5e1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga32ea217c0047f2779b2eff47b65d5e1c">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga32ea217c0047f2779b2eff47b65d5e1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga32ea217c0047f2779b2eff47b65d5e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c34eeb7f1ad060369e618b65dc7c738"><td class="memItemLeft" align="right" valign="top"><a id="ga2c34eeb7f1ad060369e618b65dc7c738"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga2c34eeb7f1ad060369e618b65dc7c738">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_CMOD1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_CMOD1))</td></tr>
<tr class="memdesc:ga2c34eeb7f1ad060369e618b65dc7c738"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[1].SW_SEL_CMOD1 register offset. <br /></td></tr>
<tr class="separator:ga2c34eeb7f1ad060369e618b65dc7c738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73739bf2f8fae54be28967ce600f699"><td class="memItemLeft" align="right" valign="top"><a id="gab73739bf2f8fae54be28967ce600f699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gab73739bf2f8fae54be28967ce600f699">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_CMOD2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_CMOD2))</td></tr>
<tr class="memdesc:gab73739bf2f8fae54be28967ce600f699"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[1].SW_SEL_CMOD2 register offset. <br /></td></tr>
<tr class="separator:gab73739bf2f8fae54be28967ce600f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae13d9c00a41a70a68b8f99031bf1564c"><td class="memItemLeft" align="right" valign="top"><a id="gae13d9c00a41a70a68b8f99031bf1564c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae13d9c00a41a70a68b8f99031bf1564c">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_CMOD3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_CMOD3))</td></tr>
<tr class="memdesc:gae13d9c00a41a70a68b8f99031bf1564c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[1].SW_SEL_CMOD3 register offset. <br /></td></tr>
<tr class="separator:gae13d9c00a41a70a68b8f99031bf1564c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d309215e6dc61fdcbc327d86c3067a"><td class="memItemLeft" align="right" valign="top"><a id="ga53d309215e6dc61fdcbc327d86c3067a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga53d309215e6dc61fdcbc327d86c3067a">CY_MSCLP_REG_OFFSET_MODE1_SW_SEL_CMOD4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[1].SW_SEL_CMOD4))</td></tr>
<tr class="memdesc:ga53d309215e6dc61fdcbc327d86c3067a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[1].SW_SEL_CMOD4 register offset. <br /></td></tr>
<tr class="separator:ga53d309215e6dc61fdcbc327d86c3067a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f16dbc5944c5eaed9eb5ff2e70ddb84"><td class="memItemLeft" align="right" valign="top"><a id="ga0f16dbc5944c5eaed9eb5ff2e70ddb84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga0f16dbc5944c5eaed9eb5ff2e70ddb84">CY_MSCLP_REG_OFFSET_MODE2_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga0f16dbc5944c5eaed9eb5ff2e70ddb84"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga0f16dbc5944c5eaed9eb5ff2e70ddb84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9476b8206c559ea9f1605d0c363df58d"><td class="memItemLeft" align="right" valign="top"><a id="ga9476b8206c559ea9f1605d0c363df58d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga9476b8206c559ea9f1605d0c363df58d">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga9476b8206c559ea9f1605d0c363df58d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga9476b8206c559ea9f1605d0c363df58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716e8a61fb22ca4b08b05f3066869693"><td class="memItemLeft" align="right" valign="top"><a id="ga716e8a61fb22ca4b08b05f3066869693"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga716e8a61fb22ca4b08b05f3066869693">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_TOP))</td></tr>
<tr class="memdesc:ga716e8a61fb22ca4b08b05f3066869693"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga716e8a61fb22ca4b08b05f3066869693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635f460deabec2521adaaebdf2b18546"><td class="memItemLeft" align="right" valign="top"><a id="ga635f460deabec2521adaaebdf2b18546"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga635f460deabec2521adaaebdf2b18546">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga635f460deabec2521adaaebdf2b18546"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga635f460deabec2521adaaebdf2b18546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301547b19455d6c10071701a42e20374"><td class="memItemLeft" align="right" valign="top"><a id="ga301547b19455d6c10071701a42e20374"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga301547b19455d6c10071701a42e20374">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga301547b19455d6c10071701a42e20374"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga301547b19455d6c10071701a42e20374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973283de797fa198b4696cd5100ea19f"><td class="memItemLeft" align="right" valign="top"><a id="ga973283de797fa198b4696cd5100ea19f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga973283de797fa198b4696cd5100ea19f">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_CMOD1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_CMOD1))</td></tr>
<tr class="memdesc:ga973283de797fa198b4696cd5100ea19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[2].SW_SEL_CMOD1 register offset. <br /></td></tr>
<tr class="separator:ga973283de797fa198b4696cd5100ea19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483d57c68791ce9c5d0458f33356946c"><td class="memItemLeft" align="right" valign="top"><a id="ga483d57c68791ce9c5d0458f33356946c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga483d57c68791ce9c5d0458f33356946c">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_CMOD2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_CMOD2))</td></tr>
<tr class="memdesc:ga483d57c68791ce9c5d0458f33356946c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[2].SW_SEL_CMOD2 register offset. <br /></td></tr>
<tr class="separator:ga483d57c68791ce9c5d0458f33356946c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5ee8957799c70090a265ce6197385e"><td class="memItemLeft" align="right" valign="top"><a id="ga9d5ee8957799c70090a265ce6197385e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga9d5ee8957799c70090a265ce6197385e">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_CMOD3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_CMOD3))</td></tr>
<tr class="memdesc:ga9d5ee8957799c70090a265ce6197385e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[2].SW_SEL_CMOD3 register offset. <br /></td></tr>
<tr class="separator:ga9d5ee8957799c70090a265ce6197385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8907ad9ae797a57110cb5d8ddd31d455"><td class="memItemLeft" align="right" valign="top"><a id="ga8907ad9ae797a57110cb5d8ddd31d455"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8907ad9ae797a57110cb5d8ddd31d455">CY_MSCLP_REG_OFFSET_MODE2_SW_SEL_CMOD4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[2].SW_SEL_CMOD4))</td></tr>
<tr class="memdesc:ga8907ad9ae797a57110cb5d8ddd31d455"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[2].SW_SEL_CMOD4 register offset. <br /></td></tr>
<tr class="separator:ga8907ad9ae797a57110cb5d8ddd31d455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110d470439d22d1363464b49ed8c78e7"><td class="memItemLeft" align="right" valign="top"><a id="ga110d470439d22d1363464b49ed8c78e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga110d470439d22d1363464b49ed8c78e7">CY_MSCLP_REG_OFFSET_MODE3_SENSE_DUTY_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga110d470439d22d1363464b49ed8c78e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga110d470439d22d1363464b49ed8c78e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347b552d82046e57cb22b1d3721cfea8"><td class="memItemLeft" align="right" valign="top"><a id="ga347b552d82046e57cb22b1d3721cfea8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga347b552d82046e57cb22b1d3721cfea8">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_CDAC_FL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga347b552d82046e57cb22b1d3721cfea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga347b552d82046e57cb22b1d3721cfea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5f0163f5ea2f92a0ea31a755226470"><td class="memItemLeft" align="right" valign="top"><a id="gacf5f0163f5ea2f92a0ea31a755226470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gacf5f0163f5ea2f92a0ea31a755226470">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_TOP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_TOP))</td></tr>
<tr class="memdesc:gacf5f0163f5ea2f92a0ea31a755226470"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:gacf5f0163f5ea2f92a0ea31a755226470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1892e3c1d9518632dd1cc78f55754043"><td class="memItemLeft" align="right" valign="top"><a id="ga1892e3c1d9518632dd1cc78f55754043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga1892e3c1d9518632dd1cc78f55754043">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_COMP</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_COMP))</td></tr>
<tr class="memdesc:ga1892e3c1d9518632dd1cc78f55754043"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga1892e3c1d9518632dd1cc78f55754043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78fd0ee5030e09f2fe523ae2a25e5798"><td class="memItemLeft" align="right" valign="top"><a id="ga78fd0ee5030e09f2fe523ae2a25e5798"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga78fd0ee5030e09f2fe523ae2a25e5798">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_SH</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga78fd0ee5030e09f2fe523ae2a25e5798"><td class="mdescLeft">&#160;</td><td class="mdescRight">The register offset. <br /></td></tr>
<tr class="separator:ga78fd0ee5030e09f2fe523ae2a25e5798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68a1508fb501fef144e7f76e033682d"><td class="memItemLeft" align="right" valign="top"><a id="gad68a1508fb501fef144e7f76e033682d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad68a1508fb501fef144e7f76e033682d">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_CMOD1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_CMOD1))</td></tr>
<tr class="memdesc:gad68a1508fb501fef144e7f76e033682d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[3].SW_SEL_CMOD1 register offset. <br /></td></tr>
<tr class="separator:gad68a1508fb501fef144e7f76e033682d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3bf9ccae15d589e6d3f6509f35fbcc"><td class="memItemLeft" align="right" valign="top"><a id="ga3d3bf9ccae15d589e6d3f6509f35fbcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga3d3bf9ccae15d589e6d3f6509f35fbcc">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_CMOD2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_CMOD2))</td></tr>
<tr class="memdesc:ga3d3bf9ccae15d589e6d3f6509f35fbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[3].SW_SEL_CMOD2 register offset. <br /></td></tr>
<tr class="separator:ga3d3bf9ccae15d589e6d3f6509f35fbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga059592c07cbccae337dc2f23f3cc525f"><td class="memItemLeft" align="right" valign="top"><a id="ga059592c07cbccae337dc2f23f3cc525f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga059592c07cbccae337dc2f23f3cc525f">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_CMOD3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_CMOD3))</td></tr>
<tr class="memdesc:ga059592c07cbccae337dc2f23f3cc525f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[3].SW_SEL_CMOD3 register offset. <br /></td></tr>
<tr class="separator:ga059592c07cbccae337dc2f23f3cc525f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7d45680bc5c260f26257966c46e974"><td class="memItemLeft" align="right" valign="top"><a id="ga7b7d45680bc5c260f26257966c46e974"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga7b7d45680bc5c260f26257966c46e974">CY_MSCLP_REG_OFFSET_MODE3_SW_SEL_CMOD4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[3].SW_SEL_CMOD4))</td></tr>
<tr class="memdesc:ga7b7d45680bc5c260f26257966c46e974"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[3].SW_SEL_CMOD4 register offset. <br /></td></tr>
<tr class="separator:ga7b7d45680bc5c260f26257966c46e974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b01d5fe2a902a164c435b862e4ec54"><td class="memItemLeft" align="right" valign="top"><a id="ga05b01d5fe2a902a164c435b862e4ec54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga05b01d5fe2a902a164c435b862e4ec54">CY_MSCLP_REG_OFFSET_SENSOR_DATA</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SENSOR_DATA))</td></tr>
<tr class="memdesc:ga05b01d5fe2a902a164c435b862e4ec54"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SENSOR_DATA memory array offset. <br /></td></tr>
<tr class="separator:ga05b01d5fe2a902a164c435b862e4ec54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db4c0d2a1dd91f5b2b8f8dc1218d8df"><td class="memItemLeft" align="right" valign="top"><a id="ga9db4c0d2a1dd91f5b2b8f8dc1218d8df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga9db4c0d2a1dd91f5b2b8f8dc1218d8df">CY_MSCLP_REG_OFFSET_SNS_LP_AOS_SNS_CTL0</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_LP_AOS_SNS_CTL0))</td></tr>
<tr class="memdesc:ga9db4c0d2a1dd91f5b2b8f8dc1218d8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_LP_AOS_SNS_CTL0 register offset. <br /></td></tr>
<tr class="separator:ga9db4c0d2a1dd91f5b2b8f8dc1218d8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59184d1108f3b3107d86dacf23e5d2b"><td class="memItemLeft" align="right" valign="top"><a id="gae59184d1108f3b3107d86dacf23e5d2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae59184d1108f3b3107d86dacf23e5d2b">CY_MSCLP_REG_OFFSET_SNS_LP_AOS_SNS_CTL1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_LP_AOS_SNS_CTL1))</td></tr>
<tr class="memdesc:gae59184d1108f3b3107d86dacf23e5d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_LP_AOS_SNS_CTL1 register offset. <br /></td></tr>
<tr class="separator:gae59184d1108f3b3107d86dacf23e5d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8c933c96a393d809fa97960b9cebde"><td class="memItemLeft" align="right" valign="top"><a id="gabb8c933c96a393d809fa97960b9cebde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gabb8c933c96a393d809fa97960b9cebde">CY_MSCLP_REG_OFFSET_SNS_LP_AOS_SNS_CTL2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_LP_AOS_SNS_CTL2))</td></tr>
<tr class="memdesc:gabb8c933c96a393d809fa97960b9cebde"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_LP_AOS_SNS_CTL2 register offset. <br /></td></tr>
<tr class="separator:gabb8c933c96a393d809fa97960b9cebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35bb4edae560525e308903d4f760feb"><td class="memItemLeft" align="right" valign="top"><a id="gac35bb4edae560525e308903d4f760feb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gac35bb4edae560525e308903d4f760feb">CY_MSCLP_REG_OFFSET_SNS_LP_AOS_SNS_CTL3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_LP_AOS_SNS_CTL3))</td></tr>
<tr class="memdesc:gac35bb4edae560525e308903d4f760feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_LP_AOS_SNS_CTL3 register offset. <br /></td></tr>
<tr class="separator:gac35bb4edae560525e308903d4f760feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5751af803fe754419648c8b6bf412e6"><td class="memItemLeft" align="right" valign="top"><a id="gae5751af803fe754419648c8b6bf412e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae5751af803fe754419648c8b6bf412e6">CY_MSCLP_REG_OFFSET_SNS_LP_AOS_SNS_CTL4</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_LP_AOS_SNS_CTL4))</td></tr>
<tr class="memdesc:gae5751af803fe754419648c8b6bf412e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_LP_AOS_SNS_CTL4 register offset. <br /></td></tr>
<tr class="separator:gae5751af803fe754419648c8b6bf412e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6466ffe8ef329b4f5f7bc8ec2f3a0d36"><td class="memItemLeft" align="right" valign="top"><a id="ga6466ffe8ef329b4f5f7bc8ec2f3a0d36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga6466ffe8ef329b4f5f7bc8ec2f3a0d36">CY_MSCLP_REG_OFFSET_SNS_SW_SEL_CSW_HI_MASK2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SW_SEL_CSW_HI_MASK2))</td></tr>
<tr class="memdesc:ga6466ffe8ef329b4f5f7bc8ec2f3a0d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SW_SEL_CSW_HI_MASK2 register offset. <br /></td></tr>
<tr class="separator:ga6466ffe8ef329b4f5f7bc8ec2f3a0d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d197422277b7fef146f8f154479d9b7"><td class="memItemLeft" align="right" valign="top"><a id="ga8d197422277b7fef146f8f154479d9b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8d197422277b7fef146f8f154479d9b7">CY_MSCLP_REG_OFFSET_SNS_SW_SEL_CSW_HI_MASK1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SW_SEL_CSW_HI_MASK1))</td></tr>
<tr class="memdesc:ga8d197422277b7fef146f8f154479d9b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SW_SEL_CSW_HI_MASK1 register offset. <br /></td></tr>
<tr class="separator:ga8d197422277b7fef146f8f154479d9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd9dedb68764cbb3774f1ba27c01243"><td class="memItemLeft" align="right" valign="top"><a id="gafcd9dedb68764cbb3774f1ba27c01243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gafcd9dedb68764cbb3774f1ba27c01243">CY_MSCLP_REG_OFFSET_SNS_SW_SEL_CSW_HI_MASK0</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SW_SEL_CSW_HI_MASK0))</td></tr>
<tr class="memdesc:gafcd9dedb68764cbb3774f1ba27c01243"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SW_SEL_CSW_HI_MASK0 register offset. <br /></td></tr>
<tr class="separator:gafcd9dedb68764cbb3774f1ba27c01243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6e58f1d9335cc6580bf5f151fe2364"><td class="memItemLeft" align="right" valign="top"><a id="ga8e6e58f1d9335cc6580bf5f151fe2364"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8e6e58f1d9335cc6580bf5f151fe2364">CY_MSCLP_REG_OFFSET_SNS_SW_SEL_CSW_LO_MASK2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SW_SEL_CSW_LO_MASK2))</td></tr>
<tr class="memdesc:ga8e6e58f1d9335cc6580bf5f151fe2364"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SW_SEL_CSW_LO_MASK2 register offset. <br /></td></tr>
<tr class="separator:ga8e6e58f1d9335cc6580bf5f151fe2364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dbd8be5599aee91a6330446a9f325e"><td class="memItemLeft" align="right" valign="top"><a id="gab3dbd8be5599aee91a6330446a9f325e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gab3dbd8be5599aee91a6330446a9f325e">CY_MSCLP_REG_OFFSET_SNS_SW_SEL_CSW_LO_MASK1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SW_SEL_CSW_LO_MASK1))</td></tr>
<tr class="memdesc:gab3dbd8be5599aee91a6330446a9f325e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SW_SEL_CSW_LO_MASK1 register offset. <br /></td></tr>
<tr class="separator:gab3dbd8be5599aee91a6330446a9f325e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ba057ca92eb1e5e7e21e4776bf74a8"><td class="memItemLeft" align="right" valign="top"><a id="ga21ba057ca92eb1e5e7e21e4776bf74a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga21ba057ca92eb1e5e7e21e4776bf74a8">CY_MSCLP_REG_OFFSET_SNS_SW_SEL_CSW_LO_MASK0</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SW_SEL_CSW_LO_MASK0))</td></tr>
<tr class="memdesc:ga21ba057ca92eb1e5e7e21e4776bf74a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SW_SEL_CSW_LO_MASK0 register offset. <br /></td></tr>
<tr class="separator:ga21ba057ca92eb1e5e7e21e4776bf74a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67296710db7cac1b50d357a924257784"><td class="memItemLeft" align="right" valign="top"><a id="ga67296710db7cac1b50d357a924257784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga67296710db7cac1b50d357a924257784">CY_MSCLP_REG_OFFSET_SNS_SCAN_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_SCAN_CTL))</td></tr>
<tr class="memdesc:ga67296710db7cac1b50d357a924257784"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_SCAN_CTL register offset. <br /></td></tr>
<tr class="separator:ga67296710db7cac1b50d357a924257784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0afdb49721f22d5570c0d0449699a90"><td class="memItemLeft" align="right" valign="top"><a id="gaf0afdb49721f22d5570c0d0449699a90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gaf0afdb49721f22d5570c0d0449699a90">CY_MSCLP_REG_OFFSET_SNS_CDAC_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_CDAC_CTL))</td></tr>
<tr class="memdesc:gaf0afdb49721f22d5570c0d0449699a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_CDAC_CTL register offset. <br /></td></tr>
<tr class="separator:gaf0afdb49721f22d5570c0d0449699a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a1c7e13495d5e0d72e5e682f8f4c09"><td class="memItemLeft" align="right" valign="top"><a id="ga14a1c7e13495d5e0d72e5e682f8f4c09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga14a1c7e13495d5e0d72e5e682f8f4c09">CY_MSCLP_REG_OFFSET_SNS_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.SNS_CTL))</td></tr>
<tr class="memdesc:ga14a1c7e13495d5e0d72e5e682f8f4c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SNS_CTL register offset. <br /></td></tr>
<tr class="separator:ga14a1c7e13495d5e0d72e5e682f8f4c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58667bd986c1690cf423e1fbd12c062f"><td class="memItemLeft" align="right" valign="top"><a id="ga58667bd986c1690cf423e1fbd12c062f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga58667bd986c1690cf423e1fbd12c062f">CY_MSCLP_REG_OFFSET_RESULT_FIFO_RD</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.RESULT_FIFO_RD))</td></tr>
<tr class="memdesc:ga58667bd986c1690cf423e1fbd12c062f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RESULT_FIFO_RD register offset. <br /></td></tr>
<tr class="separator:ga58667bd986c1690cf423e1fbd12c062f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ec00dfa8f0db23d80638f44e62a031"><td class="memItemLeft" align="right" valign="top"><a id="ga64ec00dfa8f0db23d80638f44e62a031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga64ec00dfa8f0db23d80638f44e62a031">CY_MSCLP_REG_OFFSET_STATUS1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.STATUS1))</td></tr>
<tr class="memdesc:ga64ec00dfa8f0db23d80638f44e62a031"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS1 register offset. <br /></td></tr>
<tr class="separator:ga64ec00dfa8f0db23d80638f44e62a031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d6546873b1b6bd230b18f66ae6d5ea"><td class="memItemLeft" align="right" valign="top"><a id="ga28d6546873b1b6bd230b18f66ae6d5ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga28d6546873b1b6bd230b18f66ae6d5ea">CY_MSCLP_REG_OFFSET_STATUS2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.STATUS2))</td></tr>
<tr class="memdesc:ga28d6546873b1b6bd230b18f66ae6d5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS2 register offset. <br /></td></tr>
<tr class="separator:ga28d6546873b1b6bd230b18f66ae6d5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a6d786c29e593b10b0c91d33a446fc"><td class="memItemLeft" align="right" valign="top"><a id="ga74a6d786c29e593b10b0c91d33a446fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga74a6d786c29e593b10b0c91d33a446fc">CY_MSCLP_REG_OFFSET_STATUS3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.STATUS3))</td></tr>
<tr class="memdesc:ga74a6d786c29e593b10b0c91d33a446fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS3 register offset. <br /></td></tr>
<tr class="separator:ga74a6d786c29e593b10b0c91d33a446fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cf737af6bc4b71fdb0cc3cff39e869"><td class="memItemLeft" align="right" valign="top"><a id="ga60cf737af6bc4b71fdb0cc3cff39e869"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga60cf737af6bc4b71fdb0cc3cff39e869">CY_MSCLP_REG_OFFSET_RESULT_FIFO_STATUS</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.RESULT_FIFO_STATUS))</td></tr>
<tr class="memdesc:ga60cf737af6bc4b71fdb0cc3cff39e869"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RESULT_FIFO_STATUS register offset. <br /></td></tr>
<tr class="separator:ga60cf737af6bc4b71fdb0cc3cff39e869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a103821479d39194a21185a940b2f3"><td class="memItemLeft" align="right" valign="top"><a id="gad4a103821479d39194a21185a940b2f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad4a103821479d39194a21185a940b2f3">CY_MSCLP_REG_OFFSET_RESULT_FIFO_STATUS2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.RESULT_FIFO_STATUS2))</td></tr>
<tr class="memdesc:gad4a103821479d39194a21185a940b2f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The RESULT_FIFO_STATUS2 register offset. <br /></td></tr>
<tr class="separator:gad4a103821479d39194a21185a940b2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c47d1fb63e3b3955cc9a3e50c324015"><td class="memItemLeft" align="right" valign="top"><a id="ga8c47d1fb63e3b3955cc9a3e50c324015"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga8c47d1fb63e3b3955cc9a3e50c324015">CY_MSCLP_REG_OFFSET_CE_STATUS</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.CE_STATUS))</td></tr>
<tr class="memdesc:ga8c47d1fb63e3b3955cc9a3e50c324015"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CE_STATUS register offset. <br /></td></tr>
<tr class="separator:ga8c47d1fb63e3b3955cc9a3e50c324015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776cc8b9941fb4cf95258f21c749798c"><td class="memItemLeft" align="right" valign="top"><a id="ga776cc8b9941fb4cf95258f21c749798c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga776cc8b9941fb4cf95258f21c749798c">CY_MSCLP_REG_OFFSET_BRIDGE_STATUS</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.BRIDGE_STATUS))</td></tr>
<tr class="memdesc:ga776cc8b9941fb4cf95258f21c749798c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BRIDGE_STATUS register offset. <br /></td></tr>
<tr class="separator:ga776cc8b9941fb4cf95258f21c749798c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d048dedc0fd066037a70cc7991449c"><td class="memItemLeft" align="right" valign="top"><a id="gac0d048dedc0fd066037a70cc7991449c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gac0d048dedc0fd066037a70cc7991449c">CY_MSCLP_REG_OFFSET_FRAME_CMD</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.FRAME_CMD))</td></tr>
<tr class="memdesc:gac0d048dedc0fd066037a70cc7991449c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The FRAME_CMD register offset. <br /></td></tr>
<tr class="separator:gac0d048dedc0fd066037a70cc7991449c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39ce07ce5a4918e3c7f6e13e665a86c"><td class="memItemLeft" align="right" valign="top"><a id="gaa39ce07ce5a4918e3c7f6e13e665a86c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gaa39ce07ce5a4918e3c7f6e13e665a86c">CY_MSCLP_REG_OFFSET_CE_CMD</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.CE_CMD))</td></tr>
<tr class="memdesc:gaa39ce07ce5a4918e3c7f6e13e665a86c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CE_CMD register offset. <br /></td></tr>
<tr class="separator:gaa39ce07ce5a4918e3c7f6e13e665a86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5bdd5d8ad4d3100e8b211b36690a0e"><td class="memItemLeft" align="right" valign="top"><a id="ga2c5bdd5d8ad4d3100e8b211b36690a0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga2c5bdd5d8ad4d3100e8b211b36690a0e">CY_MSCLP_REG_OFFSET_FIFO_CMD</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.FIFO_CMD))</td></tr>
<tr class="memdesc:ga2c5bdd5d8ad4d3100e8b211b36690a0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The FIFO_CMD register offset. <br /></td></tr>
<tr class="separator:ga2c5bdd5d8ad4d3100e8b211b36690a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac070f7b40c24ac9bf073b3fcde214a7f"><td class="memItemLeft" align="right" valign="top"><a id="gac070f7b40c24ac9bf073b3fcde214a7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gac070f7b40c24ac9bf073b3fcde214a7f">CY_MSCLP_REG_OFFSET_CE_INIT_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, SNS.CE_INIT_CTL))</td></tr>
<tr class="memdesc:gac070f7b40c24ac9bf073b3fcde214a7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CE_INIT_CTL register offset. <br /></td></tr>
<tr class="separator:gac070f7b40c24ac9bf073b3fcde214a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f30d41169a79c5d6ca20b4693e0a51f"><td class="memItemLeft" align="right" valign="top"><a id="ga7f30d41169a79c5d6ca20b4693e0a51f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga7f30d41169a79c5d6ca20b4693e0a51f">CY_MSCLP_REG_OFFSET_TRIM_CTL</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, TRIM_CTL))</td></tr>
<tr class="memdesc:ga7f30d41169a79c5d6ca20b4693e0a51f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The TRIM_CTL register offset. <br /></td></tr>
<tr class="separator:ga7f30d41169a79c5d6ca20b4693e0a51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ab7ad967ba4aaed8edf601fe135f80"><td class="memItemLeft" align="right" valign="top"><a id="ga31ab7ad967ba4aaed8edf601fe135f80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga31ab7ad967ba4aaed8edf601fe135f80">CY_MSCLP_REG_OFFSET_CLK_IMO_TRIM1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CLK_IMO_TRIM1))</td></tr>
<tr class="memdesc:ga31ab7ad967ba4aaed8edf601fe135f80"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CLK_IMO_TRIM1 register offset. <br /></td></tr>
<tr class="separator:ga31ab7ad967ba4aaed8edf601fe135f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0228ef0a0347314aad701f48c4989f6a"><td class="memItemLeft" align="right" valign="top"><a id="ga0228ef0a0347314aad701f48c4989f6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga0228ef0a0347314aad701f48c4989f6a">CY_MSCLP_REG_OFFSET_CLK_IMO_TRIM2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CLK_IMO_TRIM2))</td></tr>
<tr class="memdesc:ga0228ef0a0347314aad701f48c4989f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CLK_IMO_TRIM2 register offset. <br /></td></tr>
<tr class="separator:ga0228ef0a0347314aad701f48c4989f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb2f527235e3dc3c4245439a41f276b"><td class="memItemLeft" align="right" valign="top"><a id="ga2fb2f527235e3dc3c4245439a41f276b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga2fb2f527235e3dc3c4245439a41f276b">CY_MSCLP_REG_OFFSET_CLK_IMO_TRIM3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, CLK_IMO_TRIM3))</td></tr>
<tr class="memdesc:ga2fb2f527235e3dc3c4245439a41f276b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The CLK_IMO_TRIM3 register offset. <br /></td></tr>
<tr class="separator:ga2fb2f527235e3dc3c4245439a41f276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a685a8fe68a7499ed20770b03225bd"><td class="memItemLeft" align="right" valign="top"><a id="ga99a685a8fe68a7499ed20770b03225bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga99a685a8fe68a7499ed20770b03225bd">CY_MSCLP_REG_OFFSET_PWR_BG_TRIM1</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, PWR_BG_TRIM1))</td></tr>
<tr class="memdesc:ga99a685a8fe68a7499ed20770b03225bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PWR_BG_TRIM1 register offset. <br /></td></tr>
<tr class="separator:ga99a685a8fe68a7499ed20770b03225bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d41badcff39851a4a7ad43ca440833"><td class="memItemLeft" align="right" valign="top"><a id="ga99d41badcff39851a4a7ad43ca440833"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga99d41badcff39851a4a7ad43ca440833">CY_MSCLP_REG_OFFSET_PWR_BG_TRIM2</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, PWR_BG_TRIM2))</td></tr>
<tr class="memdesc:ga99d41badcff39851a4a7ad43ca440833"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PWR_BG_TRIM2 register offset. <br /></td></tr>
<tr class="separator:ga99d41badcff39851a4a7ad43ca440833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ef3d92ccbe46606eca95e064cc1556"><td class="memItemLeft" align="right" valign="top"><a id="ga14ef3d92ccbe46606eca95e064cc1556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga14ef3d92ccbe46606eca95e064cc1556">CY_MSCLP_REG_OFFSET_PWR_BG_TRIM3</a>&#160;&#160;&#160;(offsetof(MSCLP_Type, PWR_BG_TRIM3))</td></tr>
<tr class="memdesc:ga14ef3d92ccbe46606eca95e064cc1556"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PWR_BG_TRIM3 register offset. <br /></td></tr>
<tr class="separator:ga14ef3d92ccbe46606eca95e064cc1556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c99f29987efb7823d228934e726bc6"><td class="memItemLeft" align="right" valign="top"><a id="ga12c99f29987efb7823d228934e726bc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga12c99f29987efb7823d228934e726bc6">CY_MSCLP_REG_OFFSET_SW_SEL_CSW</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW[(index)]))</td></tr>
<tr class="memdesc:ga12c99f29987efb7823d228934e726bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW[x] register offset. <br /></td></tr>
<tr class="separator:ga12c99f29987efb7823d228934e726bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6960cb2a4e3a35d68ef14de5ab782f3"><td class="memItemLeft" align="right" valign="top"><a id="gad6960cb2a4e3a35d68ef14de5ab782f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gad6960cb2a4e3a35d68ef14de5ab782f3">CY_MSCLP_REG_OFFSET_SW_SEL_CSW_FUNC</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, SW_SEL_CSW_FUNC[(index)]))</td></tr>
<tr class="memdesc:gad6960cb2a4e3a35d68ef14de5ab782f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The SW_SEL_CSW_FUNC[x] register offset. <br /></td></tr>
<tr class="separator:gad6960cb2a4e3a35d68ef14de5ab782f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfe22d954149f36ae16f298776c7511"><td class="memItemLeft" align="right" valign="top"><a id="ga6cfe22d954149f36ae16f298776c7511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga6cfe22d954149f36ae16f298776c7511">CY_MSCLP_REG_OFFSET_MODE_SENSE_DUTY_CTL</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SENSE_DUTY_CTL))</td></tr>
<tr class="memdesc:ga6cfe22d954149f36ae16f298776c7511"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SENSE_DUTY_CTL register offset. <br /></td></tr>
<tr class="separator:ga6cfe22d954149f36ae16f298776c7511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c73b3af0dd87bc225432117955588b9"><td class="memItemLeft" align="right" valign="top"><a id="ga4c73b3af0dd87bc225432117955588b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga4c73b3af0dd87bc225432117955588b9">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_CDAC_FL</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_CDAC_FL))</td></tr>
<tr class="memdesc:ga4c73b3af0dd87bc225432117955588b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_CDAC_FL register offset. <br /></td></tr>
<tr class="separator:ga4c73b3af0dd87bc225432117955588b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae435f9576558e0f3e1a7123f18bd3283"><td class="memItemLeft" align="right" valign="top"><a id="gae435f9576558e0f3e1a7123f18bd3283"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gae435f9576558e0f3e1a7123f18bd3283">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_TOP</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_TOP))</td></tr>
<tr class="memdesc:gae435f9576558e0f3e1a7123f18bd3283"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_TOP register offset. <br /></td></tr>
<tr class="separator:gae435f9576558e0f3e1a7123f18bd3283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a6ee81d50e5327ef2b4495db837918"><td class="memItemLeft" align="right" valign="top"><a id="gab4a6ee81d50e5327ef2b4495db837918"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#gab4a6ee81d50e5327ef2b4495db837918">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_COMP</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_COMP))</td></tr>
<tr class="memdesc:gab4a6ee81d50e5327ef2b4495db837918"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_COMP register offset. <br /></td></tr>
<tr class="separator:gab4a6ee81d50e5327ef2b4495db837918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab3999abb1a1ef2bb609a5e5108014f"><td class="memItemLeft" align="right" valign="top"><a id="ga3ab3999abb1a1ef2bb609a5e5108014f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga3ab3999abb1a1ef2bb609a5e5108014f">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_SH</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_SH))</td></tr>
<tr class="memdesc:ga3ab3999abb1a1ef2bb609a5e5108014f"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_SH register offset. <br /></td></tr>
<tr class="separator:ga3ab3999abb1a1ef2bb609a5e5108014f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42be639dbd03e022032e7ade2ae1485b"><td class="memItemLeft" align="right" valign="top"><a id="ga42be639dbd03e022032e7ade2ae1485b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga42be639dbd03e022032e7ade2ae1485b">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_CMOD1</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_CMOD1))</td></tr>
<tr class="memdesc:ga42be639dbd03e022032e7ade2ae1485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_CMOD1 register offset. <br /></td></tr>
<tr class="separator:ga42be639dbd03e022032e7ade2ae1485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0810404d20fa5d1959222d9362fc7d5a"><td class="memItemLeft" align="right" valign="top"><a id="ga0810404d20fa5d1959222d9362fc7d5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga0810404d20fa5d1959222d9362fc7d5a">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_CMOD2</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_CMOD2))</td></tr>
<tr class="memdesc:ga0810404d20fa5d1959222d9362fc7d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_CMOD2 register offset. <br /></td></tr>
<tr class="separator:ga0810404d20fa5d1959222d9362fc7d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6069b22547eae111b3b053fd46235c5c"><td class="memItemLeft" align="right" valign="top"><a id="ga6069b22547eae111b3b053fd46235c5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga6069b22547eae111b3b053fd46235c5c">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_CMOD3</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_CMOD3))</td></tr>
<tr class="memdesc:ga6069b22547eae111b3b053fd46235c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_CMOD3 register offset. <br /></td></tr>
<tr class="separator:ga6069b22547eae111b3b053fd46235c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba8ccae73ff903f3947e33130aa25cf"><td class="memItemLeft" align="right" valign="top"><a id="ga4ba8ccae73ff903f3947e33130aa25cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__msclp__reg__const.html#ga4ba8ccae73ff903f3947e33130aa25cf">CY_MSCLP_REG_OFFSET_MODE_SW_SEL_CMOD4</a>(index)&#160;&#160;&#160;(offsetof(MSCLP_Type, MODE[(index)].SW_SEL_CMOD4))</td></tr>
<tr class="memdesc:ga4ba8ccae73ff903f3947e33130aa25cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">The MODE[x].SW_SEL_CMOD4 register offset. <br /></td></tr>
<tr class="separator:ga4ba8ccae73ff903f3947e33130aa25cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>CAT2 Peripheral Driver Library</b> by <b>Infineon Technologies</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
