{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1595367055333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1595367055334 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dma_csr 10AX115R4F40I3SG " "Selected device 10AX115R4F40I3SG for design \"dma_csr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1595367055400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595367055452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595367055452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595367055656 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1595367056575 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:23 " "Periphery placement data loaded: elapsed time is 00:00:23" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367080186 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AW21 " "Pin ~ALTERA_DATA0~ is reserved at location AW21" {  } { { "" "" { Generic "C:/Users/mvngu/OneDrive/Desktop/DMA-1/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1595367080188 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1595367080191 ""}
{ "Critical Warning" "WCIO_PINS_MISSING_LOCATION_ASSIGNMENT" "77 77 " "No exact pin location assignment(s) for 77 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" {  } {  } 1 12677 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report" 0 0 "Fitter" 0 -1 1595367080195 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1595367080384 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_RX_CLOCK_WORKAROUND_NOT_ENABLED" "66 " "There are 66 unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 17951 "There are %1!d! unused RX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1595367080662 ""}
{ "Critical Warning" "WHSSI_HSSI_UNUSED_TX_CLOCK_WORKAROUND_NOT_ENABLED" "66 " "There are 66 unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." {  } {  } 1 18655 "There are %1!d! unused TX channels in the design. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time. Note that unused channel preservation only works if the design uses or instantiates atleast 1 transceiver channel." 0 0 "Fitter" 0 -1 1595367080662 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:00 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:00" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367081564 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 98 Global Clock Region CLKCTRL_2L_G_I6 " "clk~inputCLKENA0 (98 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I6" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1595367086083 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1595367086083 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595367086464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595367086464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595367086465 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595367086466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595367086466 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595367086466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dma_csr.sdc " "Synopsys Design Constraints File file not found: 'dma_csr.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1595367094645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1595367094646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1595367094648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1595367094664 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1595367094665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595367094672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1595367094672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595367094672 ""}
{ "Info" "IPCC_PERIPHERY_PLACEMENT_END_INFO" "00:00:44 " "Fitter periphery placement operations ending: elapsed time is 00:00:44" {  } {  } 0 12263 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367099603 ""}
{ "Info" "IFDRGN_FITTER_PREPARATION_END" "00:00:43 " "Fitter preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 11165 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367099955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595367119769 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1595367123212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367133178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595367139782 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595367203572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:04 " "Fitter placement operations ending: elapsed time is 00:01:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367203572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Placement 3.33 " "Total time spent on timing analysis during Placement is 3.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1595367213429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595367213443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X82_Y47 X93_Y58 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X82_Y47 to location X93_Y58" {  } { { "loc" "" { Generic "C:/Users/mvngu/OneDrive/Desktop/DMA-1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X82_Y47 to location X93_Y58"} { { 12 { 0 ""} 82 47 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1595367231640 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595367231640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1595367233219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595367233219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Routing 0.07 " "Total time spent on timing analysis during Routing is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1595367235623 ""}
{ "Info" "IFDRGN_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 16607 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367235628 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "Post-Routing 0.01 " "Total time spent on timing analysis during Post-Routing is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1595367251083 ""}
{ "Info" "IFDRGN_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 16557 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595367255141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mvngu/OneDrive/Desktop/DMA-1/output_files/dma_csr.fit.smsg " "Generated suppressed messages file C:/Users/mvngu/OneDrive/Desktop/DMA-1/output_files/dma_csr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595367255623 ""}
{ "Info" "IFIT2_SUCCESSFULLY_SPLIT_FITTER_NETLIST" "" "Fitter databases successfully split." {  } {  } 0 11793 "Fitter databases successfully split." 0 0 "Fitter" 0 -1 1595367255704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "12884 " "Peak virtual memory: 12884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595367256190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 21 14:34:16 2020 " "Processing ended: Tue Jul 21 14:34:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595367256190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595367256190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:15 " "Total CPU time (on all processors): 00:09:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595367256190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595367256190 ""}
