$date
	Sat May  9 21:51:31 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_tb $end
$var wire 32 ! waste [31:0] $end
$var wire 32 " result [31:0] $end
$var reg 1 # clk $end
$var reg 6 $ index [5:0] $end
$scope module regtest $end
$var wire 1 # clk $end
$var wire 5 % read_addr1 [4:0] $end
$var wire 5 & read_addr2 [4:0] $end
$var wire 32 ' read_data1 [31:0] $end
$var wire 32 ( read_data2 [31:0] $end
$var wire 1 ) write $end
$var wire 5 * write_addr [4:0] $end
$var wire 32 + write_data [31:0] $end
$var reg 6 , k [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 ,
b0 +
b0 *
0)
b0 (
bx '
b0 &
bx %
bx $
0#
bx "
b0 !
$end
#1
1#
b0 "
b0 '
b0 %
b0 $
#2
0#
#3
1#
b1 "
b1 '
b1 %
b1 $
#4
0#
#5
1#
b10 "
b10 '
b10 %
b10 $
#6
0#
#7
1#
b11 "
b11 '
b11 %
b11 $
#8
0#
#9
1#
b100 "
b100 '
b100 %
b100 $
#10
0#
#11
1#
b101 "
b101 '
b101 %
b101 $
#12
0#
#13
1#
b110 "
b110 '
b110 %
b110 $
#14
0#
#15
1#
b111 "
b111 '
b111 %
b111 $
#16
0#
#17
1#
b1000 "
b1000 '
b1000 %
b1000 $
#18
0#
#19
1#
b1001 "
b1001 '
b1001 %
b1001 $
#20
0#
#21
1#
b1010 "
b1010 '
b1010 %
b1010 $
#22
0#
#23
1#
b1011 "
b1011 '
b1011 %
b1011 $
#24
0#
#25
1#
b1100 "
b1100 '
b1100 %
b1100 $
#26
0#
#27
1#
b1101 "
b1101 '
b1101 %
b1101 $
#28
0#
#29
1#
b1110 "
b1110 '
b1110 %
b1110 $
#30
0#
#31
1#
b1111 "
b1111 '
b1111 %
b1111 $
#32
0#
#33
1#
b10000 "
b10000 '
b10000 %
b10000 $
#34
0#
#35
1#
b10001 "
b10001 '
b10001 %
b10001 $
#36
0#
#37
1#
b10010 "
b10010 '
b10010 %
b10010 $
#38
0#
#39
1#
b10011 "
b10011 '
b10011 %
b10011 $
#40
0#
#41
1#
b10100 "
b10100 '
b10100 %
b10100 $
#42
0#
#43
1#
b10101 "
b10101 '
b10101 %
b10101 $
#44
0#
#45
1#
b10110 "
b10110 '
b10110 %
b10110 $
#46
0#
#47
1#
b10111 "
b10111 '
b10111 %
b10111 $
#48
0#
#49
1#
b11000 "
b11000 '
b11000 %
b11000 $
#50
0#
#51
1#
b11001 "
b11001 '
b11001 %
b11001 $
#52
0#
#53
1#
b11010 "
b11010 '
b11010 %
b11010 $
#54
0#
#55
1#
b11011 "
b11011 '
b11011 %
b11011 $
#56
0#
#57
1#
b11100 "
b11100 '
b11100 %
b11100 $
#58
0#
#59
1#
b11101 "
b11101 '
b11101 %
b11101 $
#60
0#
#61
1#
b11110 "
b11110 '
b11110 %
b11110 $
#62
0#
#63
1#
b11111 "
b11111 '
b11111 %
b11111 $
#64
0#
#65
1#
b0 "
b0 '
b0 %
b100000 $
#66
0#
#67
1#
