{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:33:26 2021 " "Info: Processing started: Tue Apr 13 21:33:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off THREE-STATE-GATE -c THREE-STATE-GATE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off THREE-STATE-GATE -c THREE-STATE-GATE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4 D2 CP 3.740 ns register " "Info: tsu for register \"inst4\" (data pin = \"D2\", clock pin = \"CP\") is 3.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.427 ns + Longest pin register " "Info: + Longest pin to register delay is 6.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns D2 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'D2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 544 224 392 560 "D2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.240 ns) + CELL(0.178 ns) 6.331 ns inst4~feeder 2 COMB LCCOMB_X28_Y4_N0 1 " "Info: 2: + IC(5.240 ns) + CELL(0.178 ns) = 6.331 ns; Loc. = LCCOMB_X28_Y4_N0; Fanout = 1; COMB Node = 'inst4~feeder'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { D2 inst4~feeder } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.427 ns inst4 3 REG LCFF_X28_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.427 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst4~feeder inst4 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 18.47 % ) " "Info: Total cell delay = 1.187 ns ( 18.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.240 ns ( 81.53 % ) " "Info: Total interconnect delay = 5.240 ns ( 81.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { D2 inst4~feeder inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.427 ns" { D2 {} D2~combout {} inst4~feeder {} inst4 {} } { 0.000ns 0.000ns 5.240ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.602 ns) 2.649 ns inst4 3 REG LCFF_X28_Y4_N1 1 " "Info: 3: + IC(0.853 ns) + CELL(0.602 ns) = 2.649 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CP~clkctrl inst4 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 62.97 % ) " "Info: Total cell delay = 1.668 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 37.03 % ) " "Info: Total interconnect delay = 0.981 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CP CP~clkctrl inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CP {} CP~combout {} CP~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.128ns 0.853ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { D2 inst4~feeder inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.427 ns" { D2 {} D2~combout {} inst4~feeder {} inst4 {} } { 0.000ns 0.000ns 5.240ns 0.000ns } { 0.000ns 0.913ns 0.178ns 0.096ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CP CP~clkctrl inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CP {} CP~combout {} CP~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.128ns 0.853ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q2 inst4 7.657 ns register " "Info: tco from clock \"CP\" to destination pin \"Q2\" through register \"inst4\" is 7.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.649 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.602 ns) 2.649 ns inst4 3 REG LCFF_X28_Y4_N1 1 " "Info: 3: + IC(0.853 ns) + CELL(0.602 ns) = 2.649 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CP~clkctrl inst4 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 62.97 % ) " "Info: Total cell delay = 1.668 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 37.03 % ) " "Info: Total interconnect delay = 0.981 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CP CP~clkctrl inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CP {} CP~combout {} CP~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.128ns 0.853ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.731 ns + Longest register pin " "Info: + Longest register to pin delay is 4.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X28_Y4_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 528 512 576 608 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(2.890 ns) 4.731 ns Q2 2 PIN PIN_134 0 " "Info: 2: + IC(1.841 ns) + CELL(2.890 ns) = 4.731 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { inst4 Q2 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 544 792 968 560 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.890 ns ( 61.09 % ) " "Info: Total cell delay = 2.890 ns ( 61.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.841 ns ( 38.91 % ) " "Info: Total interconnect delay = 1.841 ns ( 38.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { inst4 Q2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { inst4 {} Q2 {} } { 0.000ns 1.841ns } { 0.000ns 2.890ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { CP CP~clkctrl inst4 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.649 ns" { CP {} CP~combout {} CP~clkctrl {} inst4 {} } { 0.000ns 0.000ns 0.128ns 0.853ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.731 ns" { inst4 Q2 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.731 ns" { inst4 {} Q2 {} } { 0.000ns 1.841ns } { 0.000ns 2.890ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN Q0 10.374 ns Longest " "Info: Longest tpd from source pin \"EN\" to destination pin \"Q0\" is 10.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns EN 1 PIN PIN_191 8 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_191; Fanout = 8; PIN Node = 'EN'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 96 224 392 112 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.538 ns) + CELL(2.923 ns) 10.374 ns Q0 2 PIN PIN_30 0 " "Info: 2: + IC(6.538 ns) + CELL(2.923 ns) = 10.374 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Q0'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.461 ns" { EN Q0 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 208 792 968 224 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.836 ns ( 36.98 % ) " "Info: Total cell delay = 3.836 ns ( 36.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.538 ns ( 63.02 % ) " "Info: Total interconnect delay = 6.538 ns ( 63.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.374 ns" { EN Q0 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.374 ns" { EN {} EN~combout {} Q0 {} } { 0.000ns 0.000ns 6.538ns } { 0.000ns 0.913ns 2.923ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst7 D5 CP 1.105 ns register " "Info: th for register \"inst7\" (data pin = \"D5\", clock pin = \"CP\") is 1.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.592 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 144 224 392 160 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.602 ns) 2.592 ns inst7 3 REG LCFF_X1_Y9_N1 1 " "Info: 3: + IC(0.796 ns) + CELL(0.602 ns) = 2.592 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 1; REG Node = 'inst7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { CP~clkctrl inst7 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1008 512 576 1088 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.35 % ) " "Info: Total cell delay = 1.668 ns ( 64.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.924 ns ( 35.65 % ) " "Info: Total interconnect delay = 0.924 ns ( 35.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { CP CP~clkctrl inst7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { CP {} CP~combout {} CP~clkctrl {} inst7 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1008 512 576 1088 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.773 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns D5 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D5'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1024 224 392 1040 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.178 ns) 1.677 ns inst7~feeder 2 COMB LCCOMB_X1_Y9_N0 1 " "Info: 2: + IC(0.433 ns) + CELL(0.178 ns) = 1.677 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 1; COMB Node = 'inst7~feeder'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { D5 inst7~feeder } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1008 512 576 1088 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.773 ns inst7 3 REG LCFF_X1_Y9_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.773 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 1; REG Node = 'inst7'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst7~feeder inst7 } "NODE_NAME" } } { "THREE-STATE-GATE.bdf" "" { Schematic "E:/Project/计组课设/sdu-computer-organization-project/HeRui/THREE-STATE-GATE/THREE-STATE-GATE.bdf" { { 1008 512 576 1088 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 75.58 % ) " "Info: Total cell delay = 1.340 ns ( 75.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 24.42 % ) " "Info: Total interconnect delay = 0.433 ns ( 24.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { D5 inst7~feeder inst7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.773 ns" { D5 {} D5~combout {} inst7~feeder {} inst7 {} } { 0.000ns 0.000ns 0.433ns 0.000ns } { 0.000ns 1.066ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { CP CP~clkctrl inst7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.592 ns" { CP {} CP~combout {} CP~clkctrl {} inst7 {} } { 0.000ns 0.000ns 0.128ns 0.796ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { D5 inst7~feeder inst7 } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.773 ns" { D5 {} D5~combout {} inst7~feeder {} inst7 {} } { 0.000ns 0.000ns 0.433ns 0.000ns } { 0.000ns 1.066ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:33:26 2021 " "Info: Processing ended: Tue Apr 13 21:33:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
