// Seed: 1317275428
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = (id_1 * -1);
  module_3 modCall_1 ();
  wor id_2 = id_1;
  assign id_1 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 (id_2);
  assign id_3 = 1;
endmodule
module module_3;
  assign id_1 = id_1;
  assign module_4.type_10 = 0;
endmodule
module module_4 (
    input tri1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input supply0 id_4,
    output wor id_5,
    output wire id_6,
    inout supply0 id_7,
    output logic id_8,
    input logic id_9,
    output uwire id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    output wire id_15,
    input wand id_16,
    output tri0 id_17,
    input tri1 id_18,
    output wand id_19
);
  module_3 modCall_1 ();
  initial @(id_1) id_8 <= id_9;
endmodule
