<div id="pfe9" class="pf w0 h0" data-page-no="e9"><div class="pc pce9 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bge9.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">A module capable of providing an asynchronous interrupt to the device takes the device</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">out of STOP mode and returns the device to normal RUN mode. Refer to the device&apos;s</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">Power Management chapter for peripheral, I/O, and memory operation in STOP mode.</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">When an interrupt request occurs, the CPU exits STOP mode and resumes processing,</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">beginning with the stacking operations leading to the interrupt service routine.</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">A system reset will cause an exit from STOP mode, returning the device to normal RUN</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">mode via an MCU reset.</div><div class="t m0 x9 h1b y14cc ff1 fsc fc0 sc0 ls0 ws0">13.4.5.2<span class="_ _b"> </span>Very-Low-Power Stop (VLPS) mode</div><div class="t m0 x9 hf y14cd ff3 fs5 fc0 sc0 ls0 ws0">VLPS mode can be entered in one of two ways:</div><div class="t m0 x33 hf y14ce ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Entry into stop via the sleep-now or sleep-on-exit with the SLEEPDEEP bit set in the</div><div class="t m0 x117 hf y14cf ff3 fs5 fc0 sc0 ls0 ws0">System Control Register in the ARM core while the MCU is in VLPR mode and</div><div class="t m0 x117 hf y14d0 ff3 fs5 fc0 sc0 ls0 ws0">STOPM=010 or 000 in the PMCTRL register.</div><div class="t m0 x33 hf y14d1 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Entry into stop via the sleep-now or sleep-on-exit with the SLEEPDEEP bit set in the</div><div class="t m0 x117 hf y14d2 ff3 fs5 fc0 sc0 ls0 ws0">System Control Register in the ARM core while the MCU is in normal RUN mode</div><div class="t m0 x117 hf y14d3 ff3 fs5 fc0 sc0 ls0 ws0">and STOPM=010 in the PMCTRL register. When VLPS is entered directly from</div><div class="t m0 x117 hf y14d4 ff3 fs5 fc0 sc0 ls0 ws0">RUN mode, exit to VLPR is disabled by hardware and the system will always exit</div><div class="t m0 x117 hf y14d5 ff3 fs5 fc0 sc0 ls0 ws0">back to RUN.</div><div class="t m0 x9 hf y14d6 ff3 fs5 fc0 sc0 ls0 ws0">In VLPS, the on-chip voltage regulator remains in its stop regulation state as in VLPR.</div><div class="t m0 x9 hf y14d7 ff3 fs5 fc0 sc0 ls0 ws0">A module capable of providing an asynchronous interrupt to the device takes the device</div><div class="t m0 x9 hf y14d8 ff3 fs5 fc0 sc0 ls0 ws0">out of VLPS and returns the device to VLPR mode.</div><div class="t m0 x9 hf y14d9 ff3 fs5 fc0 sc0 ls0 ws0">A system reset will also cause a VLPS exit, returning the device to normal RUN mode.</div><div class="t m0 x9 h1b y14da ff1 fsc fc0 sc0 ls0 ws0">13.4.5.3<span class="_ _b"> </span>Low-Leakage Stop (LLS) mode</div><div class="t m0 x9 hf y14db ff3 fs5 fc0 sc0 ls0 ws0">Low-Leakage Stop (LLS) mode can be entered from normal RUN or VLPR modes.</div><div class="t m0 x9 hf y14dc ff3 fs5 fc0 sc0 ls0 ws0">The MCU enters LLS mode if:</div><div class="t m0 x33 hf y14dd ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>In Sleep-Now or Sleep-On-Exit mode, SLEEPDEEP is set in the System Control</div><div class="t m0 x117 hf y14de ff3 fs5 fc0 sc0 ls0 ws0">Register in the ARM core, and</div><div class="t m0 x33 hf y14df ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>The device is configured as shown in <span class="fc1">Table 13-7</span>.</div><div class="t m0 x9 hf y14e0 ff3 fs5 fc0 sc0 ls0 ws0">In LLS, the on-chip voltage regulator is in stop regulation. Most of the peripherals are put</div><div class="t m0 x9 hf y14e1 ff3 fs5 fc0 sc0 ls0 ws0">in a state-retention mode that does not allow them to operate while in LLS.</div><div class="t m0 xa4 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 13 System Mode Controller (SMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>233</div><a class="l" href="#pfe1" data-dest-detail='[225,"XYZ",null,216.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:289.904000px;bottom:151.000000px;width:61.040000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
