EESchema-LIBRARY Version 2.3
DEF Baikal_BE-T1000 DD 0 40 Y Y 24 L N
F0 "DD" 200 250 60 H V L CNN
F1 "Baikal_BE-T1000" 200 150 60 H V L CNN
F2 "Housing_BGA_Baikal:BGA-576_24x24_25.0x25.0mm" 200 50 60 H I L CNN
F3 "https://raw.githubusercontent.com/chipiki/baikal_be-t1000-kicad-lib/master/Datasheet/Kratkaya-spetsifikatsiya-protsessora-BE_T1000.pdf" 200 -150 60 H I L CNN
F4 "BE-T1000" 200 -50 60 H I L CNN "manf#"
F5 "Russian Baikal BE-T1000 MIPS Warrior P-class P5600 processor" 200 -250 60 H I L CNN
DRAW
X DDR_ZQ J17 1900 -4900 200 L 50 50 1 1 U 
X DDR_WE# G19 1900 -4800 200 L 50 50 1 1 O I
X DDR_VREF[5] W19 1900 -4700 200 L 50 50 1 1 U 
X DDR_VREF[4] U18 1900 -4600 200 L 50 50 1 1 U 
X DDR_VREF[3] R18 1900 -4500 200 L 50 50 1 1 U 
X DDR_VREF[2] E18 1900 -4400 200 L 50 50 1 1 U 
X DDR_VREF[1] M17 1900 -4300 200 L 50 50 1 1 U 
X DDR_VREF[0] H17 1900 -4200 200 L 50 50 1 1 U 
X DDR_VREFI_ZQ J18 1900 -4100 200 L 50 50 1 1 U 
X DDR_RAS# H21 1900 -4000 200 L 50 50 1 1 O I
X DDR_RAM_RST_N T19 1900 -3900 200 L 50 50 1 1 O I
X DDR_ODT[1] P22 1900 -3800 200 L 50 50 1 1 O 
X DDR_ODT[0] H24 1900 -3700 200 L 50 50 1 1 O 
X DDR_DTO[1] P17 1900 -3600 200 L 50 50 1 1 O 
X DDR_DTO[0] P18 1900 -3500 200 L 50 50 1 1 O 
X DDR_CS_N[1] J20 1900 -3400 200 L 50 50 1 1 O I
X DDR_CS_N[0] H23 1900 -3300 200 L 50 50 1 1 O I
X DDR_CK_N[1] L22 1900 -3200 200 L 50 50 1 1 O I
X DDR_CK_N[0] M24 1900 -3100 200 L 50 50 1 1 O I
X DDR_CK[1] L21 1900 -3000 200 L 50 50 1 1 O 
X DDR_CK[0] M23 1900 -2900 200 L 50 50 1 1 O 
X DDR_CKE[1] H20 1900 -2800 200 L 50 50 1 1 O 
X DDR_CKE[0] K23 1900 -2700 200 L 50 50 1 1 O 
X DDR_CAS# J22 1900 -2600 200 L 50 50 1 1 O I
X DDR_BA[2] G20 1900 -2500 200 L 50 50 1 1 O 
X DDR_BA[1] J19 1900 -2400 200 L 50 50 1 1 O 
X DDR_BA[0] N22 1900 -2300 200 L 50 50 1 1 O 
X DDR_A[15] J21 1900 -2200 200 L 50 50 1 1 O 
X DDR_A[14] L20 1900 -2100 200 L 50 50 1 1 O 
X DDR_A[13] M19 1900 -2000 200 L 50 50 1 1 O 
X DDR_A[12] K18 1900 -1900 200 L 50 50 1 1 O 
X DDR_A[11] M20 1900 -1800 200 L 50 50 1 1 O 
X DDR_A[10] H22 1900 -1700 200 L 50 50 1 1 O 
X DDR_A[9] M21 1900 -1600 200 L 50 50 1 1 O 
X DDR_A[8] P20 1900 -1500 200 L 50 50 1 1 O 
X DDR_A[7] P19 1900 -1400 200 L 50 50 1 1 O 
X DDR_A[6] N19 1900 -1300 200 L 50 50 1 1 O 
X DDR_A[5] P21 1900 -1200 200 L 50 50 1 1 O 
X DDR_A[4] M18 1900 -1100 200 L 50 50 1 1 O 
X DDR_A[3] M22 1900 -1000 200 L 50 50 1 1 O 
X DDR_A[2] K22 1900 -900 200 L 50 50 1 1 O 
X DDR_A[1] K24 1900 -800 200 L 50 50 1 1 O 
X DDR_A[0] K19 1900 -700 200 L 50 50 1 1 O 
X DDR_ATO V19 1900 -600 200 L 50 50 1 1 U 
X DDR_DM[0] AC22 0 0 200 R 50 50 1 1 O 
X DDR_DM[1] W21 0 -100 200 R 50 50 1 1 O 
X DDR_DM[2] T22 0 -200 200 R 50 50 1 1 O 
X DDR_DM[3] F22 0 -300 200 R 50 50 1 1 O 
X DDR_DM[4] B22 0 -400 200 R 50 50 1 1 O 
X DDR_DQS[0] AC23 0 -500 200 R 50 50 1 1 T 
X DDR_DQS[1] Y23 0 -600 200 R 50 50 1 1 T 
X DDR_DQS[2] T23 0 -700 200 R 50 50 1 1 T 
X DDR_DQS[3] F23 0 -800 200 R 50 50 1 1 T 
X DDR_DQS[4] C23 0 -900 200 R 50 50 1 1 T 
X DDR_DQS_N[0] AC24 0 -1000 200 R 50 50 1 1 T I
X DDR_DQS_N[1] Y24 0 -1100 200 R 50 50 1 1 T I
X DDR_DQS_N[2] T24 0 -1200 200 R 50 50 1 1 T I
X DDR_DQS_N[3] F24 0 -1300 200 R 50 50 1 1 T I
X DDR_DQS_N[4] C24 0 -1400 200 R 50 50 1 1 T I
X DDR_DQ[0] AA19 0 -1500 200 R 50 50 1 1 T 
X DDR_DQ[1] AA22 0 -1600 200 R 50 50 1 1 T 
X DDR_DQ[2] AB23 0 -1700 200 R 50 50 1 1 T 
X DDR_DQ[3] AB24 0 -1800 200 R 50 50 1 1 T 
X DDR_DQ[4] AD22 0 -1900 200 R 50 50 1 1 T 
X DDR_DQ[5] AA20 0 -2000 200 R 50 50 1 1 T 
X DDR_DQ[6] AD21 0 -2100 200 R 50 50 1 1 T 
X DDR_DQ[7] AA21 0 -2200 200 R 50 50 1 1 T 
X DDR_DQ[8] V22 0 -2300 200 R 50 50 1 1 T 
X DDR_DQ[9] V23 0 -2400 200 R 50 50 1 1 T 
X DDR_DQ[10] V24 0 -2500 200 R 50 50 1 1 T 
X DDR_DQ[11] Y22 0 -2600 200 R 50 50 1 1 T 
X DDR_DQ[12] Y21 0 -2700 200 R 50 50 1 1 T 
X DDR_DQ[13] AA24 0 -2800 200 R 50 50 1 1 T 
X DDR_DQ[14] AA23 0 -2900 200 R 50 50 1 1 T 
X DDR_DQ[15] V21 0 -3000 200 R 50 50 1 1 T 
X DDR_DQ[16] V20 0 -3100 200 R 50 50 1 1 T 
X DDR_DQ[17] P23 0 -3200 200 R 50 50 1 1 T 
X DDR_DQ[18] P24 0 -3300 200 R 50 50 1 1 T 
X DDR_DQ[19] R21 0 -3400 200 R 50 50 1 1 T 
X DDR_DQ[20] T21 0 -3500 200 R 50 50 1 1 T 
X DDR_DQ[21] U24 0 -3600 200 R 50 50 1 1 T 
X DDR_DQ[22] U21 0 -3700 200 R 50 50 1 1 T 
X DDR_DQ[23] T20 0 -3800 200 R 50 50 1 1 T 
X DDR_DQ[24] G21 0 -3900 200 R 50 50 1 1 T 
X DDR_DQ[25] E21 0 -4000 200 R 50 50 1 1 T 
X DDR_DQ[26] E22 0 -4100 200 R 50 50 1 1 T 
X DDR_DQ[27] E20 0 -4200 200 R 50 50 1 1 T 
X DDR_DQ[28] F21 0 -4300 200 R 50 50 1 1 T 
X DDR_DQ[29] E24 0 -4400 200 R 50 50 1 1 T 
X DDR_DQ[30] E23 0 -4500 200 R 50 50 1 1 T 
X DDR_DQ[31] F20 0 -4600 200 R 50 50 1 1 T 
X DDR_DQ[32] A21 0 -4700 200 R 50 50 1 1 T 
X DDR_DQ[33] B24 0 -4800 200 R 50 50 1 1 T 
X DDR_DQ[34] B21 0 -4900 200 R 50 50 1 1 T 
X DDR_DQ[35] B23 0 -5000 200 R 50 50 1 1 T 
X DDR_DQ[36] D21 0 -5100 200 R 50 50 1 1 T 
X DDR_DQ[37] D24 0 -5200 200 R 50 50 1 1 T 
X DDR_DQ[38] D23 0 -5300 200 R 50 50 1 1 T 
X DDR_DQ[39] D22 0 -5400 200 R 50 50 1 1 T 
S 200 100 1700 -5500 1 1 12 N
X GPIO[31] D8 1400 -1700 200 L 50 50 2 1 T 
X GPIO[30] E9 1400 -1600 200 L 50 50 2 1 T 
X GPIO[29] A7 1400 -1500 200 L 50 50 2 1 T 
X GPIO[28] B7 1400 -1400 200 L 50 50 2 1 T 
X GPIO[27] E7 1400 -1300 200 L 50 50 2 1 T 
X GPIO[26] E8 1400 -1200 200 L 50 50 2 1 T 
X GPIO[25] F10 1400 -1100 200 L 50 50 2 1 T 
X GPIO[24] A6 1400 -1000 200 L 50 50 2 1 T 
X GPIO[23] B6 1400 -900 200 L 50 50 2 1 T 
X GPIO[22] A3 1400 -800 200 L 50 50 2 1 T 
X GPIO[21] B4 1400 -700 200 L 50 50 2 1 T 
X GPIO[20] A4 1400 -600 200 L 50 50 2 1 T 
X GPIO[19] A2 1400 -500 200 L 50 50 2 1 T 
X GPIO[18] C1 1400 -400 200 L 50 50 2 1 T 
X GPIO3[2] W5 1400 -300 200 L 50 50 2 1 T 
X GPIO3[1] W6 1400 -200 200 L 50 50 2 1 T 
X GPIO3[0] W7 1400 -100 200 L 50 50 2 1 T 
X GPIO[0] F9 0 0 200 R 50 50 2 1 T 
X GPIO[1] F8 0 -100 200 R 50 50 2 1 T 
X GPIO[2] F7 0 -200 200 R 50 50 2 1 T 
X GPIO[3] E6 0 -300 200 R 50 50 2 1 T 
X GPIO[4] E5 0 -400 200 R 50 50 2 1 T 
X GPIO[5] E4 0 -500 200 R 50 50 2 1 T 
X GPIO[6] D5 0 -600 200 R 50 50 2 1 T 
X GPIO[7] D3 0 -700 200 R 50 50 2 1 T 
X GPIO[8] A5 0 -800 200 R 50 50 2 1 T 
X GPIO[9] D2 0 -900 200 R 50 50 2 1 T 
X GPIO[10] D1 0 -1000 200 R 50 50 2 1 T 
X GPIO[11] C5 0 -1100 200 R 50 50 2 1 T 
X GPIO[12] C3 0 -1200 200 R 50 50 2 1 T 
X GPIO[13] C2 0 -1300 200 R 50 50 2 1 T 
X GPIO[14] B5 0 -1400 200 R 50 50 2 1 T 
X GPIO[15] B3 0 -1500 200 R 50 50 2 1 T 
X GPIO[16] E3 0 -1600 200 R 50 50 2 1 T 
X GPIO[17] B2 0 -1700 200 R 50 50 2 1 T 
S 200 100 1200 -1800 2 1 12 N
X I2C0_SCL AD5 0 0 200 R 50 50 3 1 T 
X I2C0_SDA AD4 0 -100 200 R 50 50 3 1 T 
X I2C1_SCL K7 0 -200 200 R 50 50 3 1 T 
X I2C1_SDA K6 0 -300 200 R 50 50 3 1 T 
X I2C2_SCL J1 0 -400 200 R 50 50 3 1 T 
X I2C2_SDA K1 0 -500 200 R 50 50 3 1 T 
S 200 100 700 -600 3 1 12 N
X EJ_DINT_IN A14 0 0 200 R 50 50 4 1 I 
X EJ_TCK A13 0 -100 200 R 50 50 4 1 I 
X EJ_TDI C14 0 -200 200 R 50 50 4 1 I 
X EJ_TDO C13 0 -300 200 R 50 50 4 1 O 
X EJ_TMS B14 0 -400 200 R 50 50 4 1 I 
X EJ_TRST_N B13 0 -500 200 R 50 50 4 1 I I
S 200 100 800 -600 4 1 12 N
X NC R17 0 0 200 R 50 50 5 1 N 
X NC T18 0 -100 200 R 50 50 5 1 N 
X NC K17 0 -200 200 R 50 50 5 1 N 
X NC L17 0 -300 200 R 50 50 5 1 N 
X NC F16 0 -400 200 R 50 50 5 1 N 
X NC G18 0 -500 200 R 50 50 5 1 N 
X NC AA11 0 -600 200 R 50 50 5 1 N 
X NC AB11 0 -700 200 R 50 50 5 1 N 
X NC AC11 0 -800 200 R 50 50 5 1 N 
X NC AC21 0 -900 200 R 50 50 5 1 N 
X NC AD1 0 -1000 200 R 50 50 5 1 N 
X NC AD11 0 -1100 200 R 50 50 5 1 N 
X NC D18 0 -1200 200 R 50 50 5 1 N 
X NC D19 0 -1300 200 R 50 50 5 1 N 
X RES_3 U6 0 -1400 200 R 50 50 5 1 N 
S 200 100 600 -1500 5 1 12 N
X PCIE_AMON AC5 0 0 200 R 50 50 6 1 O 
X PCIE_ATT_BUT AD20 0 -100 200 R 50 50 6 1 I 
X PCIE_ATT_IND[0] V17 0 -200 200 R 50 50 6 1 O 
X PCIE_ATT_IND[1] T17 0 -300 200 R 50 50 6 1 O 
X PCIE_CMD_INT AA18 0 -400 200 R 50 50 6 1 I 
X PCIE_DMON W13 0 -500 200 R 50 50 6 1 O 
X PCIE_DMONB W15 0 -600 200 R 50 50 6 1 O 
X PCIE_INTRL_CTRL V18 0 -700 200 R 50 50 6 1 O 
X PCIE_INTRL_ENG W18 0 -800 200 R 50 50 6 1 I 
X PCIE_MRL_SENS W16 0 -900 200 R 50 50 6 1 I 
X PCIE_PRES_ST AD19 0 -1000 200 R 50 50 6 1 I 
X PCIE_PWR_CTRL AA17 0 -1100 200 R 50 50 6 1 O 
X PCIE_PWR_FAULT AB18 0 -1200 200 R 50 50 6 1 I 
X PCIE_PWR_IND[0] Y18 0 -1300 200 R 50 50 6 1 O 
X PCIE_PWR_IND[1] U17 0 -1400 200 R 50 50 6 1 O 
X PCIE_RBIAS W12 0 -1500 200 R 50 50 6 1 T 
X PCIE_REF_CLKN AD14 0 -1600 200 R 50 50 6 1 I 
X PCIE_REF_CLKP AC14 0 -1700 200 R 50 50 6 1 I 
X PCIE_RXM[0] AD12 0 -1800 200 R 50 50 6 1 I 
X PCIE_RXM[1] AD13 0 -1900 200 R 50 50 6 1 I 
X PCIE_RXM[2] AD15 0 -2000 200 R 50 50 6 1 I 
X PCIE_RXM[3] AD16 0 -2100 200 R 50 50 6 1 I 
X PCIE_RXP[0] AC12 0 -2200 200 R 50 50 6 1 I 
X PCIE_RXP[1] AC13 0 -2300 200 R 50 50 6 1 I 
X PCIE_RXP[2] AC15 0 -2400 200 R 50 50 6 1 I 
X PCIE_RXP[3] AC16 0 -2500 200 R 50 50 6 1 I 
X PCIE_TXM[0] AA12 0 -2600 200 R 50 50 6 1 O 
X PCIE_TXM[1] AA13 0 -2700 200 R 50 50 6 1 O 
X PCIE_TXM[2] AA15 0 -2800 200 R 50 50 6 1 O 
X PCIE_TXM[3] AA16 0 -2900 200 R 50 50 6 1 O 
X PCIE_TXP[0] Y12 0 -3000 200 R 50 50 6 1 O 
X PCIE_TXP[1] Y13 0 -3100 200 R 50 50 6 1 O 
X PCIE_TXP[2] Y15 0 -3200 200 R 50 50 6 1 O 
X PCIE_TXP[3] Y16 0 -3300 200 R 50 50 6 1 O 
S 200 100 1100 -3400 6 1 12 N
X GPVT G17 0 0 200 R 50 50 7 1 U 
X VPVT_18 F17 0 -100 200 R 50 50 7 1 W 
X VQPS V7 0 -200 200 R 50 50 7 1 W 
S 200 100 700 -300 7 1 12 N
X G1_TXD_O[3] V1 1800 -1500 200 L 50 50 8 1 O 
X G1_TXD_O[2] U5 1800 -1400 200 L 50 50 8 1 O 
X G1_TXD_O[1] T6 1800 -1300 200 L 50 50 8 1 O 
X G1_TXD_O[0] T5 1800 -1200 200 L 50 50 8 1 O 
X G1_TCTL_O V2 1800 -1100 200 L 50 50 8 1 O 
X G1_RXD_I[3] V5 1800 -1000 200 L 50 50 8 1 I 
X G1_RXD_I[2] V4 1800 -900 200 L 50 50 8 1 I 
X G1_RXD_I[1] V6 1800 -800 200 L 50 50 8 1 I 
X G1_RXD_I[0] U4 1800 -700 200 L 50 50 8 1 I 
X G1_RCTL_I Y5 1800 -600 200 L 50 50 8 1 I 
X G1_MDIO Y3 1800 -500 200 L 50 50 8 1 T 
X G1_MDC Y4 1800 -400 200 L 50 50 8 1 O 
X G1_GP_OUT Y2 1800 -300 200 L 50 50 8 1 O 
X G1_GP_IN Y1 1800 -200 200 L 50 50 8 1 I 
X G1_CLK_TX_I W2 1800 -100 200 L 50 50 8 1 O 
X G1_CLK_RX_I W1 1800 0 200 L 50 50 8 1 I 
X G0_CLK_RX_I P7 0 0 200 R 50 50 8 1 I 
X G0_CLK_TX_I P6 0 -100 200 R 50 50 8 1 O 
X G0_GP_IN N6 0 -200 200 R 50 50 8 1 I 
X G0_GP_OUT N7 0 -300 200 R 50 50 8 1 O 
X G0_MDC R5 0 -400 200 R 50 50 8 1 O 
X G0_MDIO R6 0 -500 200 R 50 50 8 1 T 
X G0_RCTL_I R4 0 -600 200 R 50 50 8 1 I 
X G0_RXD_I[0] P2 0 -700 200 R 50 50 8 1 I 
X G0_RXD_I[1] P5 0 -800 200 R 50 50 8 1 I 
X G0_RXD_I[2] P1 0 -900 200 R 50 50 8 1 I 
X G0_RXD_I[3] R3 0 -1000 200 R 50 50 8 1 I 
X G0_TCTL_O N1 0 -1100 200 R 50 50 8 1 O 
X G0_TXD_O[0] N2 0 -1200 200 R 50 50 8 1 O 
X G0_TXD_O[1] N3 0 -1300 200 R 50 50 8 1 O 
X G0_TXD_O[2] N4 0 -1400 200 R 50 50 8 1 O 
X G0_TXD_O[3] N5 0 -1500 200 R 50 50 8 1 O 
S 200 100 1600 -1600 8 1 12 N
X SATA_P0CPDET C15 0 0 200 R 50 50 9 1 I 
X SATA_P0CPPOD E15 0 -100 200 R 50 50 9 1 O 
X SATA_P0MPSWITCH F15 0 -200 200 R 50 50 9 1 I 
X SATA_P1CPDET E14 0 -300 200 R 50 50 9 1 I 
X SATA_P1CPPOD D15 0 -400 200 R 50 50 9 1 O 
X SATA_P1MPSWITCH D14 0 -500 200 R 50 50 9 1 I 
X SATA_REFCLKM A20 0 -600 200 R 50 50 9 1 I 
X SATA_REFCLKP B20 0 -700 200 R 50 50 9 1 I 
X SATA_RESREF C19 0 -800 200 R 50 50 9 1 U 
X SATA_RXM[0] B19 0 -900 200 R 50 50 9 1 I 
X SATA_RXM[1] B17 0 -1000 200 R 50 50 9 1 I 
X SATA_RXP[0] A19 0 -1100 200 R 50 50 9 1 I 
X SATA_RXP[1] A17 0 -1200 200 R 50 50 9 1 I 
X SATA_TXM[0] B18 0 -1300 200 R 50 50 9 1 O 
X SATA_TXM[1] B16 0 -1400 200 R 50 50 9 1 O 
X SATA_TXP[0] A18 0 -1500 200 R 50 50 9 1 O 
X SATA_TXP[1] A16 0 -1600 200 R 50 50 9 1 O 
S 200 100 1100 -1700 9 1 12 N
X SPI0_RXD J7 0 0 200 R 50 50 10 1 I 
X SPI0_SCLK_OUT H6 0 -100 200 R 50 50 10 1 O 
X SPI0_SS_N H7 0 -200 200 R 50 50 10 1 O I
X SPI0_TXD J6 0 -300 200 R 50 50 10 1 O 
X SPI1_RXD F6 0 -400 200 R 50 50 10 1 I 
X SPI1_SCLK_OUT F2 0 -500 200 R 50 50 10 1 O 
X SPI1_SS_N[0] F1 0 -600 200 R 50 50 10 1 O I
X SPI1_SS_N[1] G5 0 -700 200 R 50 50 10 1 O I
X SPI1_SS_N[2] G6 0 -800 200 R 50 50 10 1 O I
X SPI1_SS_N[3] G7 0 -900 200 R 50 50 10 1 O I
X SPI1_TXD F5 0 -1000 200 R 50 50 10 1 O 
X SPI2_RXD H5 0 -1100 200 R 50 50 10 1 I 
X SPI2_SCLK_OUT H1 0 -1200 200 R 50 50 10 1 O 
X SPI2_SS_N[0] G4 0 -1300 200 R 50 50 10 1 O I
X SPI2_SS_N[1] G1 0 -1400 200 R 50 50 10 1 O I
X SPI2_SS_N[2] G2 0 -1500 200 R 50 50 10 1 O I
X SPI2_SS_N[3] G3 0 -1600 200 R 50 50 10 1 O I
X SPI2_TXD H2 0 -1700 200 R 50 50 10 1 O 
S 200 100 1000 -1800 10 1 12 N
X BOOTCFG_0 AC3 0 0 200 R 50 50 11 1 I 
X BOOTCFG_1 AC4 0 -100 200 R 50 50 11 1 I 
X CLK25M_IN R2 0 -200 200 R 50 50 11 1 I 
X CLK25M_OUT R1 0 -300 200 R 50 50 11 1 O 
X RESET T1 0 -400 200 R 50 50 11 1 I 
S 200 100 800 -500 11 1 12 N
X MBIST_CLK R7 0 0 200 R 50 50 12 1 I 
X TCK AA1 0 -100 200 R 50 50 12 1 I 
X TDI AB2 0 -200 200 R 50 50 12 1 I 
X TDO AB1 0 -300 200 R 50 50 12 1 O 
X TEST F14 0 -400 200 R 50 50 12 1 I 
X TMS AA2 0 -500 200 R 50 50 12 1 I 
X TRSTN AA5 0 -600 200 R 50 50 12 1 I 
X TR_CLK F13 0 -700 200 R 50 50 12 1 O 
X TR_DATA[0] A9 0 -800 200 R 50 50 12 1 O 
X TR_DATA[1] B9 0 -900 200 R 50 50 12 1 O 
X TR_DATA[2] C8 0 -1000 200 R 50 50 12 1 O 
X TR_DATA[3] E10 0 -1100 200 R 50 50 12 1 O 
X TR_DATA[4] E11 0 -1200 200 R 50 50 12 1 O 
X TR_DATA[5] D9 0 -1300 200 R 50 50 12 1 O 
X TR_DATA[6] B10 0 -1400 200 R 50 50 12 1 O 
X TR_DATA[7] F11 0 -1500 200 R 50 50 12 1 O 
X TR_DATA[8] F12 0 -1600 200 R 50 50 12 1 O 
X TR_DATA[9] D11 0 -1700 200 R 50 50 12 1 O 
X TR_DATA[10] C9 0 -1800 200 R 50 50 12 1 O 
X TR_DATA[11] A10 0 -1900 200 R 50 50 12 1 O 
X TR_DATA[12] C11 0 -2000 200 R 50 50 12 1 O 
X TR_DATA[13] B12 0 -2100 200 R 50 50 12 1 O 
X TR_DATA[14] E12 0 -2200 200 R 50 50 12 1 O 
X TR_DATA[15] A12 0 -2300 200 R 50 50 12 1 O 
X TR_DM B11 0 -2400 200 R 50 50 12 1 O 
X TR_PROBE_N E13 0 -2500 200 R 50 50 12 1 I I
X TR_TRIGIN D13 0 -2600 200 R 50 50 12 1 I 
X TR_TRIGOUT A11 0 -2700 200 R 50 50 12 1 O 
X TSTSEL_1 U7 0 -2800 200 R 50 50 12 1 I 
X TSTSEL_2 T7 0 -2900 200 R 50 50 12 1 I 
X TSTSEL_3 U3 0 -3000 200 R 50 50 12 1 I 
S 200 100 900 -3100 12 1 12 N
X UART0_RXD J4 0 0 200 R 50 50 13 1 I 
X UART0_TXD J5 0 -100 200 R 50 50 13 1 O 
X UART1_RXD J2 0 -200 200 R 50 50 13 1 I 
X UART1_TXD J3 0 -300 200 R 50 50 13 1 O 
S 200 100 800 -400 13 1 12 N
X ULPI_CLK K2 0 0 200 R 50 50 14 1 I 
X ULPI_DATA[0] L1 0 -100 200 R 50 50 14 1 T 
X ULPI_DATA[1] L2 0 -200 200 R 50 50 14 1 T 
X ULPI_DATA[2] L5 0 -300 200 R 50 50 14 1 T 
X ULPI_DATA[3] M5 0 -400 200 R 50 50 14 1 T 
X ULPI_DATA[4] M6 0 -500 200 R 50 50 14 1 T 
X ULPI_DATA[5] M7 0 -600 200 R 50 50 14 1 T 
X ULPI_DATA[6] M3 0 -700 200 R 50 50 14 1 T 
X ULPI_DATA[7] M4 0 -800 200 R 50 50 14 1 T 
X ULPI_DIR K3 0 -900 200 R 50 50 14 1 I 
X ULPI_NXT K4 0 -1000 200 R 50 50 14 1 I 
X ULPI_STP L6 0 -1100 200 R 50 50 14 1 O 
S 200 100 900 -1200 14 1 12 N
X USB2_OVER K5 0 0 200 R 50 50 15 1 I 
X USB2_VBUS L7 0 -100 200 R 50 50 15 1 O 
S 200 100 800 -200 15 1 12 N
X VDD U16 1000 -3400 200 L 50 50 16 1 W 
X VDD U15 1000 -3300 200 L 50 50 16 1 W 
X VDD R8 1000 -3200 200 L 50 50 16 1 W 
X VDD R22 1000 -3100 200 L 50 50 16 1 W 
X VDD U10 1000 -3000 200 L 50 50 16 1 W 
X VDD R9 1000 -2900 200 L 50 50 16 1 W 
X VDD U12 1000 -2800 200 L 50 50 16 1 W 
X VDD U11 1000 -2700 200 L 50 50 16 1 W 
X VDD U14 1000 -2600 200 L 50 50 16 1 W 
X VDD U13 1000 -2500 200 L 50 50 16 1 W 
X VDD L9 1000 -2400 200 L 50 50 16 1 W 
X VDD M1 1000 -2300 200 L 50 50 16 1 W 
X VDD L16 1000 -2200 200 L 50 50 16 1 W 
X VDD L8 1000 -2100 200 L 50 50 16 1 W 
X VDD N12 1000 -2000 200 L 50 50 16 1 W 
X VDD N13 1000 -1900 200 L 50 50 16 1 W 
X VDD N10 1000 -1800 200 L 50 50 16 1 W 
X VDD N11 1000 -1700 200 L 50 50 16 1 W 
X VDD N14 1000 -1600 200 L 50 50 16 1 W 
X VDD N15 1000 -1500 200 L 50 50 16 1 W 
X VDD R11 1000 -1400 200 L 50 50 16 1 W 
X VDD R12 1000 -1300 200 L 50 50 16 1 W 
X VDD R13 1000 -1200 200 L 50 50 16 1 W 
X VDD R14 1000 -1100 200 L 50 50 16 1 W 
X VDD N16 1000 -1000 200 L 50 50 16 1 W 
X VDD N8 1000 -900 200 L 50 50 16 1 W 
X VDD N9 1000 -800 200 L 50 50 16 1 W 
X VDD R10 1000 -700 200 L 50 50 16 1 W 
X VDD R15 1000 -600 200 L 50 50 16 1 W 
X VDD R16 1000 -500 200 L 50 50 16 1 W 
X VDD V3 1000 -400 200 L 50 50 16 1 W 
X VDD W22 1000 -300 200 L 50 50 16 1 W 
X VDD U8 1000 -200 200 L 50 50 16 1 W 
X VDD U9 1000 -100 200 L 50 50 16 1 W 
X VDD L10 0 0 200 R 50 50 16 1 W 
X VDD J9 0 -100 200 R 50 50 16 1 W 
X VDD J11 0 -200 200 R 50 50 16 1 W 
X VDD J10 0 -300 200 R 50 50 16 1 W 
X VDD J13 0 -400 200 R 50 50 16 1 W 
X VDD J12 0 -500 200 R 50 50 16 1 W 
X VDD J15 0 -600 200 R 50 50 16 1 W 
X VDD J14 0 -700 200 R 50 50 16 1 W 
X VDD J8 0 -800 200 R 50 50 16 1 W 
X VDD J16 0 -900 200 R 50 50 16 1 W 
X VDD A22 0 -1000 200 R 50 50 16 1 W 
X VDD A8 0 -1100 200 R 50 50 16 1 W 
X VDD A1 0 -1200 200 R 50 50 16 1 W 
X VDD A15 0 -1300 200 R 50 50 16 1 W 
X VDD AC19 0 -1400 200 R 50 50 16 1 W 
X VDD AC20 0 -1500 200 R 50 50 16 1 W 
X VDD AB4 0 -1600 200 R 50 50 16 1 W 
X VDD AC1 0 -1700 200 R 50 50 16 1 W 
X VDD E1 0 -1800 200 R 50 50 16 1 W 
X VDD E16 0 -1900 200 R 50 50 16 1 W 
X VDD G14 0 -2000 200 R 50 50 16 1 W 
X VDD G15 0 -2100 200 R 50 50 16 1 W 
X VDD G16 0 -2200 200 R 50 50 16 1 W 
X VDD G22 0 -2300 200 R 50 50 16 1 W 
X VDD G10 0 -2400 200 R 50 50 16 1 W 
X VDD G11 0 -2500 200 R 50 50 16 1 W 
X VDD G12 0 -2600 200 R 50 50 16 1 W 
X VDD G13 0 -2700 200 R 50 50 16 1 W 
X VDD G8 0 -2800 200 R 50 50 16 1 W 
X VDD G9 0 -2900 200 R 50 50 16 1 W 
X VDD L13 0 -3000 200 R 50 50 16 1 W 
X VDD L14 0 -3100 200 R 50 50 16 1 W 
X VDD L11 0 -3200 200 R 50 50 16 1 W 
X VDD L12 0 -3300 200 R 50 50 16 1 W 
X VDD L15 0 -3400 200 R 50 50 16 1 W 
S 200 100 800 -3500 16 1 12 N
X VDDIO_18 C10 0 0 200 R 50 50 17 1 W 
X VDDIO_18 AB3 0 -100 200 R 50 50 17 1 W 
X VDDIO_18 C4 0 -200 200 R 50 50 17 1 W 
X VDDIO_18 C12 0 -300 200 R 50 50 17 1 W 
X VDDIO_18 C7 0 -400 200 R 50 50 17 1 W 
X VDDIO_18 C6 0 -500 200 R 50 50 17 1 W 
X VDDIO_18 H3 0 -600 200 R 50 50 17 1 W 
X VDDIO_18 F3 0 -700 200 R 50 50 17 1 W 
X VDDIO_18 P3 0 -800 200 R 50 50 17 1 W 
X VDDIO_18 L3 0 -900 200 R 50 50 17 1 W 
X VDDIO_18 Y17 0 -1000 200 R 50 50 17 1 W 
X VDDIO_18 W3 0 -1100 200 R 50 50 17 1 W 
X VDDIO_18 T3 0 -1200 200 R 50 50 17 1 W 
S 200 100 700 -1300 17 1 12 N
X VDDR_15 Y20 0 0 200 R 50 50 18 1 W 
X VDDR_15 U23 0 -100 200 R 50 50 18 1 W 
X VDDR_15 N24 0 -200 200 R 50 50 18 1 W 
X VDDR_15 N21 0 -300 200 R 50 50 18 1 W 
X VDDR_15 U20 0 -400 200 R 50 50 18 1 W 
X VDDR_15 R20 0 -500 200 R 50 50 18 1 W 
X VDDR_15 N18 0 -600 200 R 50 50 18 1 W 
X VDDR_15 L24 0 -700 200 R 50 50 18 1 W 
X VDDR_15 J24 0 -800 200 R 50 50 18 1 W 
X VDDR_15 H19 0 -900 200 R 50 50 18 1 W 
X VDDR_15 L19 0 -1000 200 R 50 50 18 1 W 
X VDDR_15 K21 0 -1100 200 R 50 50 18 1 W 
X VDDR_15 C22 0 -1200 200 R 50 50 18 1 W 
X VDDR_15 AB22 0 -1300 200 R 50 50 18 1 W 
X VDDR_15 F19 0 -1400 200 R 50 50 18 1 W 
X VDDR_15 D20 0 -1500 200 R 50 50 18 1 W 
X VDDR_18 A24 0 -1600 200 R 50 50 18 1 W 
X VDDR_18 AD24 0 -1700 200 R 50 50 18 1 W 
X VDDR_18 G24 0 -1800 200 R 50 50 18 1 W 
X VDDR_18 R24 0 -1900 200 R 50 50 18 1 W 
X VDDR_18 W24 0 -2000 200 R 50 50 18 1 W 
S 200 100 700 -2100 18 1 12 N
X VPCI_09 AA14 0 0 200 R 50 50 19 1 W 
X VPCI_09 AB16 0 -100 200 R 50 50 19 1 W 
X VPCI_09 AB13 0 -200 200 R 50 50 19 1 W 
X VPCI_15 Y14 0 -300 200 R 50 50 19 1 W 
S 200 100 700 -400 19 1 12 N
X VPLLCORE_09 U1 0 0 200 R 50 50 20 1 W 
X VPLLDDR_09 AD18 0 -100 200 R 50 50 20 1 W 
X VPLLETH_09 AD3 0 -200 200 R 50 50 20 1 W 
X VPLLPCIE_09 AD17 0 -300 200 R 50 50 20 1 W 
X VPLLSATA_09 D17 0 -400 200 R 50 50 20 1 W 
S 200 100 900 -500 20 1 12 N
X VSATAP_09 C17 0 0 200 R 50 50 21 1 W 
X VSATATX_09 C18 0 -100 200 R 50 50 21 1 W 
X VSATA_18 C20 0 -200 200 R 50 50 21 1 W 
S 200 100 800 -300 21 1 12 N
X VSSSATA_PLL D16 1400 -5700 200 L 50 50 22 1 W 
X VSSPCIE_PLL AC17 1400 -5600 200 L 50 50 22 1 W 
X VSSIO L4 1400 -5500 200 L 50 50 22 1 W 
X VSSIO P4 1400 -5400 200 L 50 50 22 1 W 
X VSSIO F4 1400 -5300 200 L 50 50 22 1 W 
X VSSIO D6 1400 -5200 200 L 50 50 22 1 W 
X VSSIO D7 1400 -5100 200 L 50 50 22 1 W 
X VSSIO D12 1400 -5000 200 L 50 50 22 1 W 
X VSSIO D4 1400 -4900 200 L 50 50 22 1 W 
X VSSIO D10 1400 -4800 200 L 50 50 22 1 W 
X VSSIO H4 1400 -4700 200 L 50 50 22 1 W 
X VSSIO T4 1400 -4600 200 L 50 50 22 1 W 
X VSSIO W17 1400 -4500 200 L 50 50 22 1 W 
X VSSIO W4 1400 -4400 200 L 50 50 22 1 W 
X VSSIO AA4 1400 -4300 200 L 50 50 22 1 W 
X VSSETH_PLL AC2 1400 -4200 200 L 50 50 22 1 W 
X VSSDDR_PLL AC18 1400 -4100 200 L 50 50 22 1 W 
X VSSCORE_PLL T2 1400 -4000 200 L 50 50 22 1 W 
X VSS P16 1400 -3900 200 L 50 50 22 1 W 
X VSS P8 1400 -3800 200 L 50 50 22 1 W 
X VSS N20 1400 -3700 200 L 50 50 22 1 W 
X VSS N23 1400 -3600 200 L 50 50 22 1 W 
X VSS P10 1400 -3500 200 L 50 50 22 1 W 
X VSS P11 1400 -3400 200 L 50 50 22 1 W 
X VSS P12 1400 -3300 200 L 50 50 22 1 W 
X VSS P13 1400 -3200 200 L 50 50 22 1 W 
X VSS P14 1400 -3100 200 L 50 50 22 1 W 
X VSS P15 1400 -3000 200 L 50 50 22 1 W 
X VSS R23 1400 -2900 200 L 50 50 22 1 W 
X VSS T10 1400 -2800 200 L 50 50 22 1 W 
X VSS P9 1400 -2700 200 L 50 50 22 1 W 
X VSS T13 1400 -2600 200 L 50 50 22 1 W 
X VSS T14 1400 -2500 200 L 50 50 22 1 W 
X VSS T11 1400 -2400 200 L 50 50 22 1 W 
X VSS T12 1400 -2300 200 L 50 50 22 1 W 
X VSS W14 1400 -2200 200 L 50 50 22 1 W 
X VSS W20 1400 -2100 200 L 50 50 22 1 W 
X VSS T15 1400 -2000 200 L 50 50 22 1 W 
X VSS T16 1400 -1900 200 L 50 50 22 1 W 
X VSS V15 1400 -1800 200 L 50 50 22 1 W 
X VSS V16 1400 -1700 200 L 50 50 22 1 W 
X VSS V8 1400 -1600 200 L 50 50 22 1 W 
X VSS V9 1400 -1500 200 L 50 50 22 1 W 
X VSS V12 1400 -1400 200 L 50 50 22 1 W 
X VSS V14 1400 -1300 200 L 50 50 22 1 W 
X VSS V13 1400 -1200 200 L 50 50 22 1 W 
X VSS W23 1400 -1100 200 L 50 50 22 1 W 
X VSS U2 1400 -1000 200 L 50 50 22 1 W 
X VSS U19 1400 -900 200 L 50 50 22 1 W 
X VSS T9 1400 -800 200 L 50 50 22 1 W 
X VSS T8 1400 -700 200 L 50 50 22 1 W 
X VSS R19 1400 -600 200 L 50 50 22 1 W 
X VSS V11 1400 -500 200 L 50 50 22 1 W 
X VSS V10 1400 -400 200 L 50 50 22 1 W 
X VSS U22 1400 -300 200 L 50 50 22 1 W 
X VSS W9 1400 -200 200 L 50 50 22 1 W 
X VSS Y11 1400 -100 200 L 50 50 22 1 W 
X VSS Y19 1400 0 200 L 50 50 22 1 W 
X VSS AB21 0 0 200 R 50 50 22 1 W 
X VSS AB5 0 -100 200 R 50 50 22 1 W 
X VSS A23 0 -200 200 R 50 50 22 1 W 
X VSS AA3 0 -300 200 R 50 50 22 1 W 
X VSS AB12 0 -400 200 R 50 50 22 1 W 
X VSS AB14 0 -500 200 R 50 50 22 1 W 
X VSS AB15 0 -600 200 R 50 50 22 1 W 
X VSS AB17 0 -700 200 R 50 50 22 1 W 
X VSS AB19 0 -800 200 R 50 50 22 1 W 
X VSS AB20 0 -900 200 R 50 50 22 1 W 
X VSS AD2 0 -1000 200 R 50 50 22 1 W 
X VSS AD23 0 -1100 200 R 50 50 22 1 W 
X VSS AB7 0 -1200 200 R 50 50 22 1 W 
X VSS AB9 0 -1300 200 R 50 50 22 1 W 
X VSS B8 0 -1400 200 R 50 50 22 1 W 
X VSS C16 0 -1500 200 R 50 50 22 1 W 
X VSS B1 0 -1600 200 R 50 50 22 1 W 
X VSS B15 0 -1700 200 R 50 50 22 1 W 
X VSS J23 0 -1800 200 R 50 50 22 1 W 
X VSS K10 0 -1900 200 R 50 50 22 1 W 
X VSS C21 0 -2000 200 R 50 50 22 1 W 
X VSS E17 0 -2100 200 R 50 50 22 1 W 
X VSS H16 0 -2200 200 R 50 50 22 1 W 
X VSS H18 0 -2300 200 R 50 50 22 1 W 
X VSS H8 0 -2400 200 R 50 50 22 1 W 
X VSS H9 0 -2500 200 R 50 50 22 1 W 
X VSS K12 0 -2600 200 R 50 50 22 1 W 
X VSS M9 0 -2700 200 R 50 50 22 1 W 
X VSS N17 0 -2800 200 R 50 50 22 1 W 
X VSS M2 0 -2900 200 R 50 50 22 1 W 
X VSS M8 0 -3000 200 R 50 50 22 1 W 
X VSS M15 0 -3100 200 R 50 50 22 1 W 
X VSS M16 0 -3200 200 R 50 50 22 1 W 
X VSS M13 0 -3300 200 R 50 50 22 1 W 
X VSS M14 0 -3400 200 R 50 50 22 1 W 
X VSS H15 0 -3500 200 R 50 50 22 1 W 
X VSS H14 0 -3600 200 R 50 50 22 1 W 
X VSS K11 0 -3700 200 R 50 50 22 1 W 
X VSS G23 0 -3800 200 R 50 50 22 1 W 
X VSS F18 0 -3900 200 R 50 50 22 1 W 
X VSS E2 0 -4000 200 R 50 50 22 1 W 
X VSS E19 0 -4100 200 R 50 50 22 1 W 
X VSS H13 0 -4200 200 R 50 50 22 1 W 
X VSS H12 0 -4300 200 R 50 50 22 1 W 
X VSS H11 0 -4400 200 R 50 50 22 1 W 
X VSS H10 0 -4500 200 R 50 50 22 1 W 
X VSS M12 0 -4600 200 R 50 50 22 1 W 
X VSS M11 0 -4700 200 R 50 50 22 1 W 
X VSS L18 0 -4800 200 R 50 50 22 1 W 
X VSS K9 0 -4900 200 R 50 50 22 1 W 
X VSS M10 0 -5000 200 R 50 50 22 1 W 
X VSS L23 0 -5100 200 R 50 50 22 1 W 
X VSS K16 0 -5200 200 R 50 50 22 1 W 
X VSS K15 0 -5300 200 R 50 50 22 1 W 
X VSS K8 0 -5400 200 R 50 50 22 1 W 
X VSS K20 0 -5500 200 R 50 50 22 1 W 
X VSS K13 0 -5600 200 R 50 50 22 1 W 
X VSS K14 0 -5700 200 R 50 50 22 1 W 
S 200 100 1200 -5800 22 1 12 N
X VXGB_09 AB6 0 0 200 R 50 50 23 1 W 
X VXGB_09 AB10 0 -100 200 R 50 50 23 1 W 
X VXGB_09 AB8 0 -200 200 R 50 50 23 1 W 
X VXGB_15 AA8 0 -300 200 R 50 50 23 1 W 
S 200 100 700 -400 23 1 12 N
X XG_AMON Y8 0 0 200 R 50 50 24 1 O 
X XG_DMON W10 0 -100 200 R 50 50 24 1 O 
X XG_DMONB W11 0 -200 200 R 50 50 24 1 O 
X XG_RBIAS W8 0 -300 200 R 50 50 24 1 T 
X XG_REF_CLKN AD8 0 -400 200 R 50 50 24 1 I 
X XG_REF_CLKP AC8 0 -500 200 R 50 50 24 1 I 
X XG_RXM[0] AD6 0 -600 200 R 50 50 24 1 I 
X XG_RXM[1] AD7 0 -700 200 R 50 50 24 1 I 
X XG_RXM[2] AD10 0 -800 200 R 50 50 24 1 I 
X XG_RXM[3] AD9 0 -900 200 R 50 50 24 1 I 
X XG_RXP[0] AC6 0 -1000 200 R 50 50 24 1 I 
X XG_RXP[1] AC7 0 -1100 200 R 50 50 24 1 I 
X XG_RXP[2] AC10 0 -1200 200 R 50 50 24 1 I 
X XG_RXP[3] AC9 0 -1300 200 R 50 50 24 1 I 
X XG_TXM[0] AA6 0 -1400 200 R 50 50 24 1 O 
X XG_TXM[1] AA7 0 -1500 200 R 50 50 24 1 O 
X XG_TXM[2] AA10 0 -1600 200 R 50 50 24 1 O 
X XG_TXM[3] AA9 0 -1700 200 R 50 50 24 1 O 
X XG_TXP[0] Y6 0 -1800 200 R 50 50 24 1 O 
X XG_TXP[1] Y7 0 -1900 200 R 50 50 24 1 O 
X XG_TXP[2] Y10 0 -2000 200 R 50 50 24 1 O 
X XG_TXP[3] Y9 0 -2100 200 R 50 50 24 1 O 
S 200 100 900 -2200 24 1 12 N
ENDDRAW
ENDDEF
