system_port=system.membus.cpu_side_ports[0]
cacheLoadPorts=200
cacheStorePorts=200
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.cpu_side_ports[1]
cpu_side=system.cpu.mmu.dtb.walker.port
mem_side=system.tol2bus.cpu_side_ports[3]
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.cpu_side_ports[0]
int_requestor=system.membus.cpu_side_ports[2]
int_responder=system.membus.mem_side_ports[1]
pio=system.membus.mem_side_ports[0]
cpu_side=system.cpu.mmu.itb.walker.port
mem_side=system.tol2bus.cpu_side_ports[2]
port=system.cpu.dtb_walker_cache.cpu_side
port=system.cpu.itb_walker_cache.cpu_side
cpu_side=system.tol2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[1]
port=system.membus.mem_side_ports[2]
conf_table_reported=true
cpu_side_ports=system.system_port system.l2.mem_side system.cpu.interrupts.int_requestor
mem_side_ports=system.cpu.interrupts.pio system.cpu.interrupts.int_responder system.mem_ctrls.port
cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
mem_side_ports=system.l2.cpu_side
remote_gdb_port=#7000
