mod frontend;
mod passes;
mod ir;
mod utils;

use std::path::PathBuf;
use clap::Parser;

#[derive(Parser, Debug)]
#[command(author, version, about)]
struct Args {
    /// Input source file
    input: PathBuf,
    
    /// Output file
    #[arg(short, long, default_value = "a.out")]
    output: PathBuf,
    
    /// Optimization level (0-3)
    #[arg(short, long, default_value = "0")]
    optimize: u8,
    
    /// Enable debug output
    #[arg(short, long)]
    verbose: bool,
    
    /// Target architecture
    #[arg(short, long, default_value = "x86_64")]
    target: String,
}

fn main() {
    let args = Args::parse();
    let source = std::fs::read_to_string(&args.input).expect("Cannot read file");
    
    // ç®€æ´çš„çº¿æ€§ç¼–è¯‘æµç¨‹ - ä¸€è¡Œä¸€ä¸ªPass
    let semantic_ast = passes::gen_sema_ast_pass(&source);
    
    // é«˜å±‚IR Pass
    let high_level_ir = passes::ast_to_hir_pass(&semantic_ast);
    let high_level_ir = passes::type_inference_pass(&high_level_ir);
    let high_level_ir = passes::ssa_conversion_pass(&high_level_ir);
    let high_level_ir = passes::cfg_construction_pass(&high_level_ir);
    let high_level_ir = passes::dead_code_elimination_pass(&high_level_ir);
    let high_level_ir = passes::constant_folding_pass(&high_level_ir);
    
    // ä¸­å±‚IR Pass (å¾…å®ç°)
    // let mid_level_ir = passes::hir_to_mir_pass(&high_level_ir);
    // let mid_level_ir = passes::loop_optimization_pass(&mid_level_ir);
    // let mid_level_ir = passes::vectorization_pass(&mid_level_ir);
    // let mid_level_ir = passes::function_inlining_pass(&mid_level_ir);
    
    // åº•å±‚IR Pass (å¾…å®ç°)
    // let low_level_ir = passes::register_allocation_pass(&mid_level_ir);
    // let low_level_ir = passes::instruction_selection_pass(&low_level_ir);
    // let low_level_ir = passes::instruction_scheduling_pass(&low_level_ir);
    
    // ä»£ç ç”Ÿæˆ (å¾…å®ç°)
    // let object_code = passes::codegen_pass(&low_level_ir, args.optimize);
    
    // ä¸´æ—¶å®ç°ï¼šç”Ÿæˆç®€å•çš„æ±‡ç¼–ä»£ç 
    let object_code = generate_simple_assembly(&high_level_ir, &args.target);
    
    std::fs::write(&args.output, object_code).expect("Cannot write file");
    
    if args.verbose {
        println!("âœ… Compilation successful");
        println!("ğŸ“ Input: {}", args.input.display());
        println!("ğŸ“ Output: {}", args.output.display());
        println!("ğŸ¯ Target: {}", args.target);
        println!("âš¡ Optimization level: {}", args.optimize);
    }
}

fn generate_simple_assembly(high_level_ir: &ir::high_level::HighLevelIR, target: &str) -> Vec<u8> {
    // ä¸´æ—¶å®ç°ï¼šç”Ÿæˆç®€å•çš„æ±‡ç¼–ä»£ç 
    let mut assembly = String::new();
    
    match target {
        "x86_64" => {
            assembly.push_str("section .text\n");
            assembly.push_str("global _start\n\n");
            assembly.push_str("_start:\n");
            assembly.push_str("    mov rax, 60\n");
            assembly.push_str("    mov rdi, 0\n");
            assembly.push_str("    syscall\n");
        }
        "aarch64" => {
            assembly.push_str(".text\n");
            assembly.push_str(".global _start\n\n");
            assembly.push_str("_start:\n");
            assembly.push_str("    mov x0, #0\n");
            assembly.push_str("    mov x8, #93\n");
            assembly.push_str("    svc #0\n");
        }
        _ => {
            assembly.push_str("section .text\n");
            assembly.push_str("global _start\n\n");
            assembly.push_str("_start:\n");
            assembly.push_str("    mov rax, 60\n");
            assembly.push_str("    mov rdi, 0\n");
            assembly.push_str("    syscall\n");
        }
    }
    
    assembly.into_bytes()
}