

================================================================
== Vivado HLS Report for 'Pool_16_63_3_0_s'
================================================================
* Date:           Tue Jun 11 19:35:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.337|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |  433|  32260803|  433|  32260803|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min  |    max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+--------+----------+----------+-----------+-----------+-------------+----------+
        |- Loop 1         |  254022|  32260794|    254022|          -|          -|   1 ~ 127   |    no    |
        | + Loop 1.1      |   63506|     63506|         4|          1|          1|        63504|    yes   |
        | + Loop 1.2      |  190512|    190512|        27|          -|          -|         7056|    no    |
        |  ++ Loop 1.2.1  |      19|        19|        13|          1|          1|            8|    yes   |
        |- Loop 2         |     416|     18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-----------------+--------+----------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 17 18 }
  Pipeline-1 : II = 1, D = 4, States = { 21 22 23 24 }
  Pipeline-2 : II = 1, D = 13, States = { 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_s)
	20  / (tmp_s)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	19  / (!tmp_7)
	18  / (tmp_7)
18 --> 
	17  / true
19 --> 
20 --> 
	21  / (tmp_6)
	19  / (!tmp_6)
21 --> 
	25  / (exitcond_flatten1)
	22  / (!exitcond_flatten1)
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	21  / true
25 --> 
	26  / true
26 --> 
	27  / (!exitcond_flatten3)
	20  / (exitcond_flatten3)
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	45  / (exitcond)
	33  / (!exitcond)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	32  / true
45 --> 
	26  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:19]   --->   Operation 46 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [ULTRA_HLS/pool.h:21]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 48 [1/1] (2.18ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:23]   --->   Operation 48 'read' 'tmp_V_2' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 49 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_2)" [ULTRA_HLS/pool.h:25]   --->   Operation 49 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 50 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 0" [ULTRA_HLS/pool.h:51]   --->   Operation 50 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_4 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:27]   --->   Operation 51 'read' 'tmp_V_4' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 52 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_4)" [ULTRA_HLS/pool.h:29]   --->   Operation 52 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 53 [1/1] (2.18ns)   --->   "%tmp_V_6 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:31]   --->   Operation 53 'read' 'tmp_V_6' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 54 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_6)" [ULTRA_HLS/pool.h:33]   --->   Operation 54 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 55 [1/1] (2.18ns)   --->   "%tmp_V_8 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:35]   --->   Operation 55 'read' 'tmp_V_8' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 56 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_8)" [ULTRA_HLS/pool.h:37]   --->   Operation 56 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 57 [1/1] (2.18ns)   --->   "%tmp_V_10 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:39]   --->   Operation 57 'read' 'tmp_V_10' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 58 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_10)" [ULTRA_HLS/pool.h:41]   --->   Operation 58 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 59 [1/1] (2.18ns)   --->   "%tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:43]   --->   Operation 59 'read' 'tmp_V_12' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 60 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_12)" [ULTRA_HLS/pool.h:45]   --->   Operation 60 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3969 x i8]* @A_V_7_0, [3969 x i8]* @A_V_7_1, [3969 x i8]* @A_V_7_2, [3969 x i8]* @A_V_7_3, [3969 x i8]* @A_V_7_4, [3969 x i8]* @A_V_7_5, [3969 x i8]* @A_V_7_6, [3969 x i8]* @A_V_7_7, [3969 x i8]* @A_V_7_8, [3969 x i8]* @A_V_7_9, [3969 x i8]* @A_V_7_10, [3969 x i8]* @A_V_7_11, [3969 x i8]* @A_V_7_12, [3969 x i8]* @A_V_7_13, [3969 x i8]* @A_V_7_14, [3969 x i8]* @A_V_7_15, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [ULTRA_HLS/pool.h:13]   --->   Operation 63 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.18ns)   --->   "%tmp_V_14 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:47]   --->   Operation 64 'read' 'tmp_V_14' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 65 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_14)" [ULTRA_HLS/pool.h:49]   --->   Operation 65 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader322.preheader, label %6" [ULTRA_HLS/pool.h:51]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_10 to i32" [ULTRA_HLS/pool.h:98]   --->   Operation 67 'sext' 'lhs_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_6 to i32" [ULTRA_HLS/pool.h:98]   --->   Operation 68 'sext' 'rhs_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_4 = sext i16 %tmp_V_4 to i32" [ULTRA_HLS/pool.h:98]   --->   Operation 69 'sext' 'tmp_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 70 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_4, %tmp_4" [ULTRA_HLS/pool.h:98]   --->   Operation 70 'mul' 'tmp1' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 71 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/pool.h:98]   --->   Operation 71 'mul' 'tmp2' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader322" [ULTRA_HLS/pool.h:53]   --->   Operation 72 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 73 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_4, %tmp_4" [ULTRA_HLS/pool.h:98]   --->   Operation 73 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 74 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/pool.h:98]   --->   Operation 74 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 75 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %tmp_4, %tmp_4" [ULTRA_HLS/pool.h:98]   --->   Operation 75 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 76 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [ULTRA_HLS/pool.h:98]   --->   Operation 76 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 77 [5/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/pool.h:98]   --->   Operation 77 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 78 [4/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/pool.h:98]   --->   Operation 78 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 79 [3/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/pool.h:98]   --->   Operation 79 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 80 [2/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/pool.h:98]   --->   Operation 80 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 81 [1/5] (3.95ns)   --->   "%p_s = mul i32 %tmp2, %tmp1" [ULTRA_HLS/pool.h:98]   --->   Operation 81 'mul' 'p_s' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 82 [1/1] (2.55ns)   --->   "%KER_bound = add i32 %p_s, %lhs_V" [ULTRA_HLS/pool.h:98]   --->   Operation 82 'add' 'KER_bound' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (1.76ns)   --->   "br label %7" [ULTRA_HLS/pool.h:99]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.52>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ 0, %6 ], [ %i, %8 ]" [ULTRA_HLS/pool.h:99]   --->   Operation 84 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%i3_cast = zext i31 %i3 to i32" [ULTRA_HLS/pool.h:99]   --->   Operation 85 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %i3_cast, %KER_bound" [ULTRA_HLS/pool.h:99]   --->   Operation 86 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (2.52ns)   --->   "%i = add i31 %i3, 1" [ULTRA_HLS/pool.h:99]   --->   Operation 87 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %8, label %.loopexit.loopexit" [ULTRA_HLS/pool.h:99]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50)" [ULTRA_HLS/pool.h:100]   --->   Operation 89 'specregionbegin' 'tmp_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/pool.h:101]   --->   Operation 90 'speclooptripcount' <Predicate = (tmp_7)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/pool.h:102]   --->   Operation 91 'specpipeline' <Predicate = (tmp_7)> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (2.18ns)   --->   "%tmp_V_16 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:103]   --->   Operation 92 'read' 'tmp_V_16' <Predicate = (tmp_7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 93 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_16)" [ULTRA_HLS/pool.h:104]   --->   Operation 93 'write' <Predicate = (tmp_7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50, i32 %tmp_1)" [ULTRA_HLS/pool.h:105]   --->   Operation 94 'specregionend' 'empty_111' <Predicate = (tmp_7)> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "br label %7" [ULTRA_HLS/pool.h:99]   --->   Operation 95 'br' <Predicate = (tmp_7)> <Delay = 0.00>

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 96 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [ULTRA_HLS/pool.h:107]   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 3.40>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_1, %5 ], [ 0, %.preheader322.preheader ]" [ULTRA_HLS/pool.h:53]   --->   Operation 98 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [ULTRA_HLS/pool.h:53]   --->   Operation 99 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (2.42ns)   --->   "%tmp_6 = icmp slt i16 %num_img_cast, %tmp_V_2" [ULTRA_HLS/pool.h:53]   --->   Operation 100 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 101 [1/1] (1.94ns)   --->   "%num_img_1 = add i15 %num_img, 1" [ULTRA_HLS/pool.h:53]   --->   Operation 101 'add' 'num_img_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %0, label %.loopexit.loopexit378" [ULTRA_HLS/pool.h:53]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str47)" [ULTRA_HLS/pool.h:54]   --->   Operation 103 'specregionbegin' 'tmp' <Predicate = (tmp_6)> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/pool.h:55]   --->   Operation 104 'speclooptripcount' <Predicate = (tmp_6)> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (1.76ns)   --->   "br label %.preheader320" [ULTRA_HLS/pool.h:56]   --->   Operation 105 'br' <Predicate = (tmp_6)> <Delay = 1.76>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 106 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.40>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i16 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]"   --->   Operation 107 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %0 ], [ %tmp_8_mid2_v, %1 ]" [ULTRA_HLS/pool.h:62]   --->   Operation 108 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 109 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 110 [1/1] (0.00ns)   --->   "%k = phi i6 [ 0, %0 ], [ %tmp_3_mid2, %1 ]" [ULTRA_HLS/pool.h:62]   --->   Operation 110 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%i1 = phi i5 [ 0, %0 ], [ %i_1, %1 ]"   --->   Operation 111 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (2.42ns)   --->   "%exitcond_flatten1 = icmp eq i16 %indvar_flatten1, -2032"   --->   Operation 112 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [1/1] (2.07ns)   --->   "%indvar_flatten_next1 = add i16 %indvar_flatten1, 1"   --->   Operation 113 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.preheader, label %.preheader321.preheader"   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, 1008"   --->   Operation 115 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [1/1] (1.63ns)   --->   "%indvar_flatten_op = add i11 %indvar_flatten, 1"   --->   Operation 116 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.69ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i11 1, i11 %indvar_flatten_op"   --->   Operation 117 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 10> <Delay = 5.33>
ST_22 : Operation 118 [1/1] (1.82ns)   --->   "%j_1 = add i6 1, %j" [ULTRA_HLS/pool.h:56]   --->   Operation 118 'add' 'j_1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 119 [1/1] (1.18ns)   --->   "%k_mid = select i1 %exitcond_flatten, i6 0, i6 %k" [ULTRA_HLS/pool.h:62]   --->   Operation 119 'select' 'k_mid' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 120 [1/1] (1.18ns)   --->   "%tmp_8_mid2_v = select i1 %exitcond_flatten, i6 %j_1, i6 %j" [ULTRA_HLS/pool.h:62]   --->   Operation 120 'select' 'tmp_8_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node exitcond3_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [ULTRA_HLS/pool.h:58]   --->   Operation 121 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %i1, -16" [ULTRA_HLS/pool.h:58]   --->   Operation 122 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond3_mid = and i1 %exitcond1, %not_exitcond_flatten" [ULTRA_HLS/pool.h:58]   --->   Operation 123 'and' 'exitcond3_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (1.82ns)   --->   "%k_1 = add i6 1, %k_mid" [ULTRA_HLS/pool.h:57]   --->   Operation 124 'add' 'k_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node i1_mid2)   --->   "%tmp_8 = or i1 %exitcond3_mid, %exitcond_flatten" [ULTRA_HLS/pool.h:58]   --->   Operation 125 'or' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (1.21ns) (out node of the LUT)   --->   "%i1_mid2 = select i1 %tmp_8, i5 0, i5 %i1" [ULTRA_HLS/pool.h:58]   --->   Operation 126 'select' 'i1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (1.18ns)   --->   "%tmp_3_mid2 = select i1 %exitcond3_mid, i6 %k_1, i6 %k_mid" [ULTRA_HLS/pool.h:62]   --->   Operation 127 'select' 'tmp_3_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str48)" [ULTRA_HLS/pool.h:59]   --->   Operation 128 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i5 %i1_mid2 to i4" [ULTRA_HLS/pool.h:58]   --->   Operation 129 'trunc' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str48, i32 %tmp_3)" [ULTRA_HLS/pool.h:63]   --->   Operation 130 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i1_mid2, 1" [ULTRA_HLS/pool.h:58]   --->   Operation 131 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader320" [ULTRA_HLS/pool.h:58]   --->   Operation 132 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.81>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8_mid2_cast = zext i6 %tmp_8_mid2_v to i13" [ULTRA_HLS/pool.h:62]   --->   Operation 133 'zext' 'tmp_8_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_8_mid2_v, i6 0)" [ULTRA_HLS/pool.h:62]   --->   Operation 134 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %tmp_2 to i13" [ULTRA_HLS/pool.h:62]   --->   Operation 135 'zext' 'p_shl_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_5 = sub i13 %p_shl_cast, %tmp_8_mid2_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 136 'sub' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_3_mid2_cast = zext i6 %tmp_3_mid2 to i13" [ULTRA_HLS/pool.h:62]   --->   Operation 137 'zext' 'tmp_3_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_9 = add i13 %tmp_3_mid2_cast, %tmp_5" [ULTRA_HLS/pool.h:62]   --->   Operation 138 'add' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 139 [1/1] (2.18ns)   --->   "%tmp_V_19 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [ULTRA_HLS/pool.h:61]   --->   Operation 139 'read' 'tmp_V_19' <Predicate = (!exitcond_flatten1)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i16 %tmp_V_19 to i8" [ULTRA_HLS/pool.h:62]   --->   Operation 140 'trunc' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (1.42ns)   --->   "switch i4 %tmp_11, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [ULTRA_HLS/pool.h:62]   --->   Operation 141 'switch' <Predicate = (!exitcond_flatten1)> <Delay = 1.42>

State 24 <SV = 12> <Delay = 3.25>
ST_24 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i13 %tmp_9 to i64" [ULTRA_HLS/pool.h:62]   --->   Operation 142 'sext' 'tmp_9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 143 [1/1] (0.00ns)   --->   "%A_V_7_0_addr = getelementptr [3969 x i8]* @A_V_7_0, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 143 'getelementptr' 'A_V_7_0_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%A_V_7_1_addr = getelementptr [3969 x i8]* @A_V_7_1, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 144 'getelementptr' 'A_V_7_1_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%A_V_7_10_addr = getelementptr [3969 x i8]* @A_V_7_10, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 145 'getelementptr' 'A_V_7_10_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "%A_V_7_11_addr = getelementptr [3969 x i8]* @A_V_7_11, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 146 'getelementptr' 'A_V_7_11_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%A_V_7_12_addr = getelementptr [3969 x i8]* @A_V_7_12, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 147 'getelementptr' 'A_V_7_12_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%A_V_7_13_addr = getelementptr [3969 x i8]* @A_V_7_13, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 148 'getelementptr' 'A_V_7_13_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%A_V_7_14_addr = getelementptr [3969 x i8]* @A_V_7_14, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 149 'getelementptr' 'A_V_7_14_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%A_V_7_15_addr = getelementptr [3969 x i8]* @A_V_7_15, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 150 'getelementptr' 'A_V_7_15_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.00ns)   --->   "%A_V_7_2_addr = getelementptr [3969 x i8]* @A_V_7_2, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 151 'getelementptr' 'A_V_7_2_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%A_V_7_3_addr = getelementptr [3969 x i8]* @A_V_7_3, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 152 'getelementptr' 'A_V_7_3_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%A_V_7_4_addr = getelementptr [3969 x i8]* @A_V_7_4, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 153 'getelementptr' 'A_V_7_4_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%A_V_7_5_addr = getelementptr [3969 x i8]* @A_V_7_5, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 154 'getelementptr' 'A_V_7_5_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%A_V_7_6_addr = getelementptr [3969 x i8]* @A_V_7_6, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 155 'getelementptr' 'A_V_7_6_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%A_V_7_7_addr = getelementptr [3969 x i8]* @A_V_7_7, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 156 'getelementptr' 'A_V_7_7_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%A_V_7_8_addr = getelementptr [3969 x i8]* @A_V_7_8, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 157 'getelementptr' 'A_V_7_8_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%A_V_7_9_addr = getelementptr [3969 x i8]* @A_V_7_9, i64 0, i64 %tmp_9_cast" [ULTRA_HLS/pool.h:62]   --->   Operation 158 'getelementptr' 'A_V_7_9_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/pool.h:60]   --->   Operation 159 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_14_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 160 'store' <Predicate = (tmp_11 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 161 'br' <Predicate = (tmp_11 == 14)> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_13_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 162 'store' <Predicate = (tmp_11 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 163 'br' <Predicate = (tmp_11 == 13)> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_12_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 164 'store' <Predicate = (tmp_11 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 165 'br' <Predicate = (tmp_11 == 12)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_11_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 166 'store' <Predicate = (tmp_11 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 167 'br' <Predicate = (tmp_11 == 11)> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_10_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 168 'store' <Predicate = (tmp_11 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 169 'br' <Predicate = (tmp_11 == 10)> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_9_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 170 'store' <Predicate = (tmp_11 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 171 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 171 'br' <Predicate = (tmp_11 == 9)> <Delay = 0.00>
ST_24 : Operation 172 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_8_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 172 'store' <Predicate = (tmp_11 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 173 'br' <Predicate = (tmp_11 == 8)> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_7_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 174 'store' <Predicate = (tmp_11 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 175 'br' <Predicate = (tmp_11 == 7)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_6_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 176 'store' <Predicate = (tmp_11 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 177 'br' <Predicate = (tmp_11 == 6)> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_5_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 178 'store' <Predicate = (tmp_11 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 179 'br' <Predicate = (tmp_11 == 5)> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_4_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 180 'store' <Predicate = (tmp_11 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 181 'br' <Predicate = (tmp_11 == 4)> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_3_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 182 'store' <Predicate = (tmp_11 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 183 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 183 'br' <Predicate = (tmp_11 == 3)> <Delay = 0.00>
ST_24 : Operation 184 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_2_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 184 'store' <Predicate = (tmp_11 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 185 'br' <Predicate = (tmp_11 == 2)> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_1_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 186 'store' <Predicate = (tmp_11 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 187 'br' <Predicate = (tmp_11 == 1)> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_0_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 188 'store' <Predicate = (tmp_11 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 189 'br' <Predicate = (tmp_11 == 0)> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (3.25ns)   --->   "store i8 %tmp_10, i8* %A_V_7_15_addr, align 1" [ULTRA_HLS/pool.h:62]   --->   Operation 190 'store' <Predicate = (tmp_11 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "br label %1" [ULTRA_HLS/pool.h:62]   --->   Operation 191 'br' <Predicate = (tmp_11 == 15)> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.76>
ST_25 : Operation 192 [1/1] (1.76ns)   --->   "br label %.preheader"   --->   Operation 192 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 11> <Delay = 3.07>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i13 [ %indvar_flatten_next3, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 193 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%ia = phi i6 [ %ia_cast_mid2_v, %4 ], [ 0, %.preheader.preheader ]" [ULTRA_HLS/pool.h:64]   --->   Operation 194 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i10 [ %indvar_flatten_next2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 195 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%ib = phi i6 [ %ib_cast_mid2, %4 ], [ 0, %.preheader.preheader ]" [ULTRA_HLS/pool.h:66]   --->   Operation 196 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%i2 = phi i5 [ %i_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 197 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (2.09ns)   --->   "%exitcond_flatten3 = icmp eq i13 %indvar_flatten2, -1136"   --->   Operation 198 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/1] (1.67ns)   --->   "%indvar_flatten_next3 = add i13 %indvar_flatten2, 1"   --->   Operation 199 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %5, label %.preheader319"   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (1.77ns)   --->   "%exitcond_flatten2 = icmp eq i10 %indvar_flatten3, 336"   --->   Operation 201 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str47, i32 %tmp)" [ULTRA_HLS/pool.h:94]   --->   Operation 202 'specregionend' 'empty_110' <Predicate = (exitcond_flatten3)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "br label %.preheader322" [ULTRA_HLS/pool.h:53]   --->   Operation 203 'br' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 27 <SV = 12> <Delay = 4.20>
ST_27 : Operation 204 [1/1] (1.82ns)   --->   "%ia_1 = add i6 3, %ia" [ULTRA_HLS/pool.h:64]   --->   Operation 204 'add' 'ia_1' <Predicate = (exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 205 [1/1] (1.18ns)   --->   "%ib_mid = select i1 %exitcond_flatten2, i6 0, i6 %ib" [ULTRA_HLS/pool.h:66]   --->   Operation 205 'select' 'ib_mid' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 206 [1/1] (1.18ns)   --->   "%ia_cast_mid2_v = select i1 %exitcond_flatten2, i6 %ia_1, i6 %ia" [ULTRA_HLS/pool.h:64]   --->   Operation 206 'select' 'ia_cast_mid2_v' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true" [ULTRA_HLS/pool.h:68]   --->   Operation 207 'xor' 'not_exitcond_flatten_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %i2, -16" [ULTRA_HLS/pool.h:68]   --->   Operation 208 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond4_mid = and i1 %exitcond2, %not_exitcond_flatten_2" [ULTRA_HLS/pool.h:68]   --->   Operation 209 'and' 'exitcond4_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (1.82ns)   --->   "%ib_1 = add i6 3, %ib_mid" [ULTRA_HLS/pool.h:66]   --->   Operation 210 'add' 'ib_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (1.18ns)   --->   "%ib_cast_mid2 = select i1 %exitcond4_mid, i6 %ib_1, i6 %ib_mid" [ULTRA_HLS/pool.h:66]   --->   Operation 211 'select' 'ib_cast_mid2' <Predicate = true> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 13> <Delay = 3.81>
ST_28 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_2_mid2_cast = zext i6 %ia_cast_mid2_v to i13" [ULTRA_HLS/pool.h:64]   --->   Operation 212 'zext' 'tmp_2_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %ia_cast_mid2_v, i6 0)" [ULTRA_HLS/pool.h:64]   --->   Operation 213 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i12 %tmp_15 to i13" [ULTRA_HLS/pool.h:64]   --->   Operation 214 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_18 = sub i13 %p_shl1_cast, %tmp_2_mid2_cast" [ULTRA_HLS/pool.h:64]   --->   Operation 215 'sub' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_10_mid2_cast = zext i6 %ib_cast_mid2 to i13" [ULTRA_HLS/pool.h:82]   --->   Operation 216 'zext' 'tmp_10_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 217 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_21 = add i13 %tmp_10_mid2_cast, %tmp_18" [ULTRA_HLS/pool.h:82]   --->   Operation 217 'add' 'tmp_21' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 14> <Delay = 3.25>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i13 %tmp_21 to i64" [ULTRA_HLS/pool.h:82]   --->   Operation 218 'sext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%A_V_7_0_addr_1 = getelementptr [3969 x i8]* @A_V_7_0, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 219 'getelementptr' 'A_V_7_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%A_V_7_1_addr_1 = getelementptr [3969 x i8]* @A_V_7_1, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 220 'getelementptr' 'A_V_7_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%A_V_7_10_addr_1 = getelementptr [3969 x i8]* @A_V_7_10, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 221 'getelementptr' 'A_V_7_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%A_V_7_11_addr_1 = getelementptr [3969 x i8]* @A_V_7_11, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 222 'getelementptr' 'A_V_7_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%A_V_7_12_addr_1 = getelementptr [3969 x i8]* @A_V_7_12, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 223 'getelementptr' 'A_V_7_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%A_V_7_13_addr_1 = getelementptr [3969 x i8]* @A_V_7_13, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 224 'getelementptr' 'A_V_7_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%A_V_7_14_addr_1 = getelementptr [3969 x i8]* @A_V_7_14, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 225 'getelementptr' 'A_V_7_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%A_V_7_15_addr_1 = getelementptr [3969 x i8]* @A_V_7_15, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 226 'getelementptr' 'A_V_7_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (0.00ns)   --->   "%A_V_7_2_addr_1 = getelementptr [3969 x i8]* @A_V_7_2, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 227 'getelementptr' 'A_V_7_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 228 [1/1] (0.00ns)   --->   "%A_V_7_3_addr_1 = getelementptr [3969 x i8]* @A_V_7_3, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 228 'getelementptr' 'A_V_7_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%A_V_7_4_addr_1 = getelementptr [3969 x i8]* @A_V_7_4, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 229 'getelementptr' 'A_V_7_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%A_V_7_5_addr_1 = getelementptr [3969 x i8]* @A_V_7_5, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 230 'getelementptr' 'A_V_7_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%A_V_7_6_addr_1 = getelementptr [3969 x i8]* @A_V_7_6, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 231 'getelementptr' 'A_V_7_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns)   --->   "%A_V_7_7_addr_1 = getelementptr [3969 x i8]* @A_V_7_7, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 232 'getelementptr' 'A_V_7_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns)   --->   "%A_V_7_8_addr_1 = getelementptr [3969 x i8]* @A_V_7_8, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 233 'getelementptr' 'A_V_7_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "%A_V_7_9_addr_1 = getelementptr [3969 x i8]* @A_V_7_9, i64 0, i64 %tmp_23_cast" [ULTRA_HLS/pool.h:82]   --->   Operation 234 'getelementptr' 'A_V_7_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [2/2] (3.25ns)   --->   "%A_V_7_0_load = load i8* %A_V_7_0_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 235 'load' 'A_V_7_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 236 [2/2] (3.25ns)   --->   "%A_V_7_1_load = load i8* %A_V_7_1_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 236 'load' 'A_V_7_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 237 [2/2] (3.25ns)   --->   "%A_V_7_2_load = load i8* %A_V_7_2_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 237 'load' 'A_V_7_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 238 [2/2] (3.25ns)   --->   "%A_V_7_3_load = load i8* %A_V_7_3_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 238 'load' 'A_V_7_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 239 [2/2] (3.25ns)   --->   "%A_V_7_4_load = load i8* %A_V_7_4_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 239 'load' 'A_V_7_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 240 [2/2] (3.25ns)   --->   "%A_V_7_5_load = load i8* %A_V_7_5_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 240 'load' 'A_V_7_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 241 [2/2] (3.25ns)   --->   "%A_V_7_6_load = load i8* %A_V_7_6_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 241 'load' 'A_V_7_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 242 [2/2] (3.25ns)   --->   "%A_V_7_7_load = load i8* %A_V_7_7_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 242 'load' 'A_V_7_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 243 [2/2] (3.25ns)   --->   "%A_V_7_8_load = load i8* %A_V_7_8_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 243 'load' 'A_V_7_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 244 [2/2] (3.25ns)   --->   "%A_V_7_9_load = load i8* %A_V_7_9_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 244 'load' 'A_V_7_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 245 [2/2] (3.25ns)   --->   "%A_V_7_10_load = load i8* %A_V_7_10_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 245 'load' 'A_V_7_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 246 [2/2] (3.25ns)   --->   "%A_V_7_11_load = load i8* %A_V_7_11_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 246 'load' 'A_V_7_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 247 [2/2] (3.25ns)   --->   "%A_V_7_12_load = load i8* %A_V_7_12_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 247 'load' 'A_V_7_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 248 [2/2] (3.25ns)   --->   "%A_V_7_13_load = load i8* %A_V_7_13_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 248 'load' 'A_V_7_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 249 [2/2] (3.25ns)   --->   "%A_V_7_14_load = load i8* %A_V_7_14_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 249 'load' 'A_V_7_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_29 : Operation 250 [2/2] (3.25ns)   --->   "%A_V_7_15_load = load i8* %A_V_7_15_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 250 'load' 'A_V_7_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>

State 30 <SV = 15> <Delay = 3.25>
ST_30 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node i2_mid2)   --->   "%tmp_20 = or i1 %exitcond4_mid, %exitcond_flatten2" [ULTRA_HLS/pool.h:68]   --->   Operation 251 'or' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 252 [1/1] (1.21ns) (out node of the LUT)   --->   "%i2_mid2 = select i1 %tmp_20, i5 0, i5 %i2" [ULTRA_HLS/pool.h:68]   --->   Operation 252 'select' 'i2_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i5 %i2_mid2 to i4" [ULTRA_HLS/pool.h:68]   --->   Operation 253 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 254 [1/2] (3.25ns)   --->   "%A_V_7_0_load = load i8* %A_V_7_0_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 254 'load' 'A_V_7_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 255 [1/2] (3.25ns)   --->   "%A_V_7_1_load = load i8* %A_V_7_1_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 255 'load' 'A_V_7_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 256 [1/2] (3.25ns)   --->   "%A_V_7_2_load = load i8* %A_V_7_2_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 256 'load' 'A_V_7_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 257 [1/2] (3.25ns)   --->   "%A_V_7_3_load = load i8* %A_V_7_3_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 257 'load' 'A_V_7_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 258 [1/2] (3.25ns)   --->   "%A_V_7_4_load = load i8* %A_V_7_4_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 258 'load' 'A_V_7_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 259 [1/2] (3.25ns)   --->   "%A_V_7_5_load = load i8* %A_V_7_5_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 259 'load' 'A_V_7_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 260 [1/2] (3.25ns)   --->   "%A_V_7_6_load = load i8* %A_V_7_6_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 260 'load' 'A_V_7_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 261 [1/2] (3.25ns)   --->   "%A_V_7_7_load = load i8* %A_V_7_7_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 261 'load' 'A_V_7_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 262 [1/2] (3.25ns)   --->   "%A_V_7_8_load = load i8* %A_V_7_8_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 262 'load' 'A_V_7_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 263 [1/2] (3.25ns)   --->   "%A_V_7_9_load = load i8* %A_V_7_9_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 263 'load' 'A_V_7_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 264 [1/2] (3.25ns)   --->   "%A_V_7_10_load = load i8* %A_V_7_10_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 264 'load' 'A_V_7_10_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 265 [1/2] (3.25ns)   --->   "%A_V_7_11_load = load i8* %A_V_7_11_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 265 'load' 'A_V_7_11_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 266 [1/2] (3.25ns)   --->   "%A_V_7_12_load = load i8* %A_V_7_12_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 266 'load' 'A_V_7_12_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 267 [1/2] (3.25ns)   --->   "%A_V_7_13_load = load i8* %A_V_7_13_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 267 'load' 'A_V_7_13_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 268 [1/2] (3.25ns)   --->   "%A_V_7_14_load = load i8* %A_V_7_14_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 268 'load' 'A_V_7_14_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_30 : Operation 269 [1/2] (3.25ns)   --->   "%A_V_7_15_load = load i8* %A_V_7_15_addr_1, align 1" [ULTRA_HLS/pool.h:82]   --->   Operation 269 'load' 'A_V_7_15_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>

State 31 <SV = 16> <Delay = 2.06>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%ia_cast_mid2 = zext i6 %ia_cast_mid2_v to i7" [ULTRA_HLS/pool.h:64]   --->   Operation 270 'zext' 'ia_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 271 [1/1] (0.00ns)   --->   "%ib_cast_mid2_cast = zext i6 %ib_cast_mid2 to i7" [ULTRA_HLS/pool.h:66]   --->   Operation 271 'zext' 'ib_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 272 [1/1] (2.06ns)   --->   "%buf_V = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %A_V_7_0_load, i8 %A_V_7_1_load, i8 %A_V_7_2_load, i8 %A_V_7_3_load, i8 %A_V_7_4_load, i8 %A_V_7_5_load, i8 %A_V_7_6_load, i8 %A_V_7_7_load, i8 %A_V_7_8_load, i8 %A_V_7_9_load, i8 %A_V_7_10_load, i8 %A_V_7_11_load, i8 %A_V_7_12_load, i8 %A_V_7_13_load, i8 %A_V_7_14_load, i8 %A_V_7_15_load, i4 %tmp_22)" [ULTRA_HLS/pool.h:82]   --->   Operation 272 'mux' 'buf_V' <Predicate = true> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 273 [1/1] (1.76ns)   --->   "br label %2" [ULTRA_HLS/pool.h:83]   --->   Operation 273 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 17> <Delay = 3.78>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%p_2 = phi i8 [ %buf_V, %.preheader319 ], [ %buf_V_1, %3 ]"   --->   Operation 274 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%k2 = phi i4 [ 1, %.preheader319 ], [ %k_2, %3 ]"   --->   Operation 275 'phi' 'k2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 276 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %k2, -7" [ULTRA_HLS/pool.h:83]   --->   Operation 276 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [ULTRA_HLS/pool.h:83]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 278 [8/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 278 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%zext_cast = zext i4 %k2 to i10" [ULTRA_HLS/pool.h:86]   --->   Operation 279 'zext' 'zext_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (3.78ns)   --->   "%mul = mul i10 %zext_cast, 22" [ULTRA_HLS/pool.h:86]   --->   Operation 280 'mul' 'mul' <Predicate = (!exitcond)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %mul, i32 6, i32 9)" [ULTRA_HLS/pool.h:86]   --->   Operation 281 'partselect' 'tmp_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_32 : Operation 282 [1/1] (1.73ns)   --->   "%k_2 = add i4 %k2, 1" [ULTRA_HLS/pool.h:83]   --->   Operation 282 'add' 'k_2' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 2.36>
ST_33 : Operation 283 [7/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 283 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 2.36>
ST_34 : Operation 284 [6/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 284 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 2.36>
ST_35 : Operation 285 [5/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 285 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 21> <Delay = 2.36>
ST_36 : Operation 286 [4/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 286 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 22> <Delay = 2.36>
ST_37 : Operation 287 [3/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 287 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 2.36>
ST_38 : Operation 288 [2/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 288 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 24> <Delay = 4.18>
ST_39 : Operation 289 [1/8] (2.36ns)   --->   "%tmp_13 = urem i4 %k2, 3" [ULTRA_HLS/pool.h:86]   --->   Operation 289 'urem' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.36> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 7> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i4 %tmp_13 to i7" [ULTRA_HLS/pool.h:86]   --->   Operation 290 'zext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_39 : Operation 291 [1/1] (1.82ns)   --->   "%tmp_14 = add i7 %tmp_14_cast, %ib_cast_mid2_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 291 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i4 %tmp_16 to i7" [ULTRA_HLS/pool.h:86]   --->   Operation 292 'zext' 'tmp_19_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_39 : Operation 293 [1/1] (1.82ns)   --->   "%tmp_17 = add i7 %tmp_19_cast, %ia_cast_mid2" [ULTRA_HLS/pool.h:86]   --->   Operation 293 'add' 'tmp_17' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 25> <Delay = 3.81>
ST_40 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i7 %tmp_14 to i13" [ULTRA_HLS/pool.h:86]   --->   Operation 294 'zext' 'tmp_15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i7 %tmp_17 to i13" [ULTRA_HLS/pool.h:86]   --->   Operation 295 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_40 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_23 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_17, i6 0)" [ULTRA_HLS/pool.h:86]   --->   Operation 296 'bitconcatenate' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_40 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_24 = sub i13 %tmp_23, %tmp_18_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 297 'sub' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 298 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%tmp_25 = add i13 %tmp_24, %tmp_15_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 298 'add' 'tmp_25' <Predicate = (!exitcond)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 26> <Delay = 3.25>
ST_41 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i13 %tmp_25 to i64" [ULTRA_HLS/pool.h:86]   --->   Operation 299 'sext' 'tmp_26_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 300 [1/1] (0.00ns)   --->   "%A_V_7_0_addr_2 = getelementptr [3969 x i8]* @A_V_7_0, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 300 'getelementptr' 'A_V_7_0_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 301 [1/1] (0.00ns)   --->   "%A_V_7_1_addr_2 = getelementptr [3969 x i8]* @A_V_7_1, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 301 'getelementptr' 'A_V_7_1_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 302 [1/1] (0.00ns)   --->   "%A_V_7_10_addr_2 = getelementptr [3969 x i8]* @A_V_7_10, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 302 'getelementptr' 'A_V_7_10_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%A_V_7_11_addr_2 = getelementptr [3969 x i8]* @A_V_7_11, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 303 'getelementptr' 'A_V_7_11_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 304 [1/1] (0.00ns)   --->   "%A_V_7_12_addr_2 = getelementptr [3969 x i8]* @A_V_7_12, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 304 'getelementptr' 'A_V_7_12_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 305 [1/1] (0.00ns)   --->   "%A_V_7_13_addr_2 = getelementptr [3969 x i8]* @A_V_7_13, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 305 'getelementptr' 'A_V_7_13_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 306 [1/1] (0.00ns)   --->   "%A_V_7_14_addr_2 = getelementptr [3969 x i8]* @A_V_7_14, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 306 'getelementptr' 'A_V_7_14_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 307 [1/1] (0.00ns)   --->   "%A_V_7_15_addr_2 = getelementptr [3969 x i8]* @A_V_7_15, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 307 'getelementptr' 'A_V_7_15_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 308 [1/1] (0.00ns)   --->   "%A_V_7_2_addr_2 = getelementptr [3969 x i8]* @A_V_7_2, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 308 'getelementptr' 'A_V_7_2_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 309 [1/1] (0.00ns)   --->   "%A_V_7_3_addr_2 = getelementptr [3969 x i8]* @A_V_7_3, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 309 'getelementptr' 'A_V_7_3_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 310 [1/1] (0.00ns)   --->   "%A_V_7_4_addr_2 = getelementptr [3969 x i8]* @A_V_7_4, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 310 'getelementptr' 'A_V_7_4_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 311 [1/1] (0.00ns)   --->   "%A_V_7_5_addr_2 = getelementptr [3969 x i8]* @A_V_7_5, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 311 'getelementptr' 'A_V_7_5_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 312 [1/1] (0.00ns)   --->   "%A_V_7_6_addr_2 = getelementptr [3969 x i8]* @A_V_7_6, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 312 'getelementptr' 'A_V_7_6_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 313 [1/1] (0.00ns)   --->   "%A_V_7_7_addr_2 = getelementptr [3969 x i8]* @A_V_7_7, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 313 'getelementptr' 'A_V_7_7_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 314 [1/1] (0.00ns)   --->   "%A_V_7_8_addr_2 = getelementptr [3969 x i8]* @A_V_7_8, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 314 'getelementptr' 'A_V_7_8_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 315 [1/1] (0.00ns)   --->   "%A_V_7_9_addr_2 = getelementptr [3969 x i8]* @A_V_7_9, i64 0, i64 %tmp_26_cast" [ULTRA_HLS/pool.h:86]   --->   Operation 315 'getelementptr' 'A_V_7_9_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_41 : Operation 316 [2/2] (3.25ns)   --->   "%A_V_7_0_load_1 = load i8* %A_V_7_0_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 316 'load' 'A_V_7_0_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 317 [2/2] (3.25ns)   --->   "%A_V_7_1_load_1 = load i8* %A_V_7_1_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 317 'load' 'A_V_7_1_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 318 [2/2] (3.25ns)   --->   "%A_V_7_2_load_1 = load i8* %A_V_7_2_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 318 'load' 'A_V_7_2_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 319 [2/2] (3.25ns)   --->   "%A_V_7_3_load_1 = load i8* %A_V_7_3_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 319 'load' 'A_V_7_3_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 320 [2/2] (3.25ns)   --->   "%A_V_7_4_load_1 = load i8* %A_V_7_4_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 320 'load' 'A_V_7_4_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 321 [2/2] (3.25ns)   --->   "%A_V_7_5_load_1 = load i8* %A_V_7_5_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 321 'load' 'A_V_7_5_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 322 [2/2] (3.25ns)   --->   "%A_V_7_6_load_1 = load i8* %A_V_7_6_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 322 'load' 'A_V_7_6_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 323 [2/2] (3.25ns)   --->   "%A_V_7_7_load_1 = load i8* %A_V_7_7_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 323 'load' 'A_V_7_7_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 324 [2/2] (3.25ns)   --->   "%A_V_7_8_load_1 = load i8* %A_V_7_8_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 324 'load' 'A_V_7_8_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 325 [2/2] (3.25ns)   --->   "%A_V_7_9_load_1 = load i8* %A_V_7_9_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 325 'load' 'A_V_7_9_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 326 [2/2] (3.25ns)   --->   "%A_V_7_10_load_1 = load i8* %A_V_7_10_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 326 'load' 'A_V_7_10_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 327 [2/2] (3.25ns)   --->   "%A_V_7_11_load_1 = load i8* %A_V_7_11_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 327 'load' 'A_V_7_11_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 328 [2/2] (3.25ns)   --->   "%A_V_7_12_load_1 = load i8* %A_V_7_12_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 328 'load' 'A_V_7_12_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 329 [2/2] (3.25ns)   --->   "%A_V_7_13_load_1 = load i8* %A_V_7_13_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 329 'load' 'A_V_7_13_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 330 [2/2] (3.25ns)   --->   "%A_V_7_14_load_1 = load i8* %A_V_7_14_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 330 'load' 'A_V_7_14_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_41 : Operation 331 [2/2] (3.25ns)   --->   "%A_V_7_15_load_1 = load i8* %A_V_7_15_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 331 'load' 'A_V_7_15_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>

State 42 <SV = 27> <Delay = 3.25>
ST_42 : Operation 332 [1/2] (3.25ns)   --->   "%A_V_7_0_load_1 = load i8* %A_V_7_0_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 332 'load' 'A_V_7_0_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 333 [1/2] (3.25ns)   --->   "%A_V_7_1_load_1 = load i8* %A_V_7_1_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 333 'load' 'A_V_7_1_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 334 [1/2] (3.25ns)   --->   "%A_V_7_2_load_1 = load i8* %A_V_7_2_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 334 'load' 'A_V_7_2_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 335 [1/2] (3.25ns)   --->   "%A_V_7_3_load_1 = load i8* %A_V_7_3_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 335 'load' 'A_V_7_3_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 336 [1/2] (3.25ns)   --->   "%A_V_7_4_load_1 = load i8* %A_V_7_4_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 336 'load' 'A_V_7_4_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 337 [1/2] (3.25ns)   --->   "%A_V_7_5_load_1 = load i8* %A_V_7_5_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 337 'load' 'A_V_7_5_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 338 [1/2] (3.25ns)   --->   "%A_V_7_6_load_1 = load i8* %A_V_7_6_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 338 'load' 'A_V_7_6_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 339 [1/2] (3.25ns)   --->   "%A_V_7_7_load_1 = load i8* %A_V_7_7_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 339 'load' 'A_V_7_7_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 340 [1/2] (3.25ns)   --->   "%A_V_7_8_load_1 = load i8* %A_V_7_8_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 340 'load' 'A_V_7_8_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 341 [1/2] (3.25ns)   --->   "%A_V_7_9_load_1 = load i8* %A_V_7_9_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 341 'load' 'A_V_7_9_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 342 [1/2] (3.25ns)   --->   "%A_V_7_10_load_1 = load i8* %A_V_7_10_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 342 'load' 'A_V_7_10_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 343 [1/2] (3.25ns)   --->   "%A_V_7_11_load_1 = load i8* %A_V_7_11_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 343 'load' 'A_V_7_11_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 344 [1/2] (3.25ns)   --->   "%A_V_7_12_load_1 = load i8* %A_V_7_12_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 344 'load' 'A_V_7_12_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 345 [1/2] (3.25ns)   --->   "%A_V_7_13_load_1 = load i8* %A_V_7_13_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 345 'load' 'A_V_7_13_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 346 [1/2] (3.25ns)   --->   "%A_V_7_14_load_1 = load i8* %A_V_7_14_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 346 'load' 'A_V_7_14_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>
ST_42 : Operation 347 [1/2] (3.25ns)   --->   "%A_V_7_15_load_1 = load i8* %A_V_7_15_addr_2, align 1" [ULTRA_HLS/pool.h:86]   --->   Operation 347 'load' 'A_V_7_15_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3969> <RAM>

State 43 <SV = 28> <Delay = 2.06>
ST_43 : Operation 348 [1/1] (2.06ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i4(i8 %A_V_7_0_load_1, i8 %A_V_7_1_load_1, i8 %A_V_7_2_load_1, i8 %A_V_7_3_load_1, i8 %A_V_7_4_load_1, i8 %A_V_7_5_load_1, i8 %A_V_7_6_load_1, i8 %A_V_7_7_load_1, i8 %A_V_7_8_load_1, i8 %A_V_7_9_load_1, i8 %A_V_7_10_load_1, i8 %A_V_7_11_load_1, i8 %A_V_7_12_load_1, i8 %A_V_7_13_load_1, i8 %A_V_7_14_load_1, i8 %A_V_7_15_load_1, i4 %tmp_22)" [ULTRA_HLS/pool.h:86]   --->   Operation 348 'mux' 'tmp_19' <Predicate = (!exitcond)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 2.79>
ST_44 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)" [ULTRA_HLS/pool.h:84]   --->   Operation 349 'specregionbegin' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_44 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [ULTRA_HLS/pool.h:85]   --->   Operation 350 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_44 : Operation 351 [1/1] (1.55ns)   --->   "%tmp_i = icmp sgt i8 %p_2, %tmp_19" [ULTRA_HLS/config.h:20->ULTRA_HLS/pool.h:86]   --->   Operation 351 'icmp' 'tmp_i' <Predicate = (!exitcond)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 352 [1/1] (1.24ns)   --->   "%buf_V_1 = select i1 %tmp_i, i8 %p_2, i8 %tmp_19" [ULTRA_HLS/pool.h:86]   --->   Operation 352 'select' 'buf_V_1' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 353 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp_12)" [ULTRA_HLS/pool.h:87]   --->   Operation 353 'specregionend' 'empty_109' <Predicate = (!exitcond)> <Delay = 0.00>
ST_44 : Operation 354 [1/1] (0.00ns)   --->   "br label %2" [ULTRA_HLS/pool.h:83]   --->   Operation 354 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 45 <SV = 18> <Delay = 2.41>
ST_45 : Operation 355 [1/1] (0.00ns)   --->   "%Outbuf_V = sext i8 %p_2 to i16" [ULTRA_HLS/pool.h:88]   --->   Operation 355 'sext' 'Outbuf_V' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 356 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [ULTRA_HLS/pool.h:90]   --->   Operation 356 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_45 : Operation 357 [1/1] (1.78ns)   --->   "%i_2 = add i5 %i2_mid2, 1" [ULTRA_HLS/pool.h:68]   --->   Operation 357 'add' 'i_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 358 [1/1] (1.73ns)   --->   "%indvar_flatten52_op = add i10 %indvar_flatten3, 1"   --->   Operation 358 'add' 'indvar_flatten52_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 359 [1/1] (0.68ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten2, i10 1, i10 %indvar_flatten52_op"   --->   Operation 359 'select' 'indvar_flatten_next2' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 360 [1/1] (0.00ns)   --->   "br label %.preheader" [ULTRA_HLS/pool.h:68]   --->   Operation 360 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:19) [22]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:21) [23]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:23) [24]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:25) [25]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:27) [26]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:29) [27]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:31) [28]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:33) [29]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:35) [30]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:37) [31]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:39) [32]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:41) [33]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:43) [34]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:45) [35]  (2.19 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:47) [36]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:49) [37]  (2.19 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp1', ULTRA_HLS/pool.h:98) [44]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/pool.h:98) [46]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/pool.h:98) [46]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/pool.h:98) [46]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/pool.h:98) [46]  (3.95 ns)

 <State 15>: 3.95ns
The critical path consists of the following:
	'mul' operation ('p_s', ULTRA_HLS/pool.h:98) [46]  (3.95 ns)

 <State 16>: 2.55ns
The critical path consists of the following:
	'add' operation ('KER_bound', ULTRA_HLS/pool.h:98) [47]  (2.55 ns)

 <State 17>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i3', ULTRA_HLS/pool.h:99) with incoming values : ('i', ULTRA_HLS/pool.h:99) [50]  (0 ns)
	'add' operation ('i', ULTRA_HLS/pool.h:99) [53]  (2.52 ns)

 <State 18>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (ULTRA_HLS/pool.h:103) [59]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (ULTRA_HLS/pool.h:104) [60]  (2.19 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_6', ULTRA_HLS/pool.h:53) [70]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 21>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten1') [83]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 22>: 5.34ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', ULTRA_HLS/pool.h:58) [96]  (1.36 ns)
	'and' operation ('exitcond3_mid', ULTRA_HLS/pool.h:58) [97]  (0.978 ns)
	'or' operation ('tmp_8', ULTRA_HLS/pool.h:58) [99]  (0 ns)
	'select' operation ('i1_mid2', ULTRA_HLS/pool.h:58) [100]  (1.22 ns)
	'add' operation ('i', ULTRA_HLS/pool.h:58) [177]  (1.78 ns)

 <State 23>: 3.82ns
The critical path consists of the following:
	'sub' operation ('tmp_5', ULTRA_HLS/pool.h:62) [94]  (0 ns)
	'add' operation ('tmp_9', ULTRA_HLS/pool.h:62) [103]  (3.82 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_7_7_addr', ULTRA_HLS/pool.h:62) [118]  (0 ns)
	'store' operation (ULTRA_HLS/pool.h:62) of variable 'tmp_10', ULTRA_HLS/pool.h:62 on array 'A_V_7_7' [149]  (3.25 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next3') [184]  (1.77 ns)

 <State 26>: 3.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten3') [189]  (2.1 ns)
	blocking operation 0.978 ns on control path)

 <State 27>: 4.2ns
The critical path consists of the following:
	'select' operation ('ib_mid', ULTRA_HLS/pool.h:66) [195]  (1.19 ns)
	'add' operation ('ib_1', ULTRA_HLS/pool.h:66) [205]  (1.83 ns)
	'select' operation ('ib_cast_mid2', ULTRA_HLS/pool.h:66) [208]  (1.19 ns)

 <State 28>: 3.82ns
The critical path consists of the following:
	'sub' operation ('tmp_18', ULTRA_HLS/pool.h:64) [201]  (0 ns)
	'add' operation ('tmp_21', ULTRA_HLS/pool.h:82) [211]  (3.82 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_7_8_addr_1', ULTRA_HLS/pool.h:82) [227]  (0 ns)
	'load' operation ('A_V_7_8_load', ULTRA_HLS/pool.h:82) on array 'A_V_7_8' [238]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_V_7_0_load', ULTRA_HLS/pool.h:82) on array 'A_V_7_0' [230]  (3.25 ns)

 <State 31>: 2.06ns
The critical path consists of the following:
	'mux' operation ('buf.V', ULTRA_HLS/pool.h:82) [246]  (2.06 ns)

 <State 32>: 3.78ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ULTRA_HLS/pool.h:83) [250]  (0 ns)
	'mul' operation ('mul', ULTRA_HLS/pool.h:86) [261]  (3.78 ns)

 <State 33>: 2.36ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)

 <State 34>: 2.36ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)

 <State 35>: 2.36ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)

 <State 36>: 2.36ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)

 <State 37>: 2.36ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)

 <State 38>: 2.36ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)

 <State 39>: 4.19ns
The critical path consists of the following:
	'urem' operation ('tmp_13', ULTRA_HLS/pool.h:86) [256]  (2.36 ns)
	'add' operation ('tmp_14', ULTRA_HLS/pool.h:86) [258]  (1.83 ns)

 <State 40>: 3.82ns
The critical path consists of the following:
	'add' operation ('tmp_25', ULTRA_HLS/pool.h:86) [268]  (3.82 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_7_1_addr_2', ULTRA_HLS/pool.h:86) [271]  (0 ns)
	'load' operation ('A_V_7_1_load_1', ULTRA_HLS/pool.h:86) on array 'A_V_7_1' [287]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_V_7_0_load_1', ULTRA_HLS/pool.h:86) on array 'A_V_7_0' [286]  (3.25 ns)

 <State 43>: 2.06ns
The critical path consists of the following:
	'mux' operation ('tmp_19', ULTRA_HLS/pool.h:86) [302]  (2.06 ns)

 <State 44>: 2.8ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', ULTRA_HLS/config.h:20->ULTRA_HLS/pool.h:86) [303]  (1.55 ns)
	'select' operation ('buf.V', ULTRA_HLS/pool.h:86) [304]  (1.25 ns)

 <State 45>: 2.42ns
The critical path consists of the following:
	'add' operation ('indvar_flatten52_op') [312]  (1.73 ns)
	'select' operation ('indvar_flatten_next2') [313]  (0.687 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
