
*** Running vivado
    with args -log lab3_simple_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab3_simple_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab3_simple_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_Gray_counter_ip_0_1/lab3_simple_Gray_counter_ip_0_1.dcp' for cell 'lab3_simple_i/Gray_counter_ip_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_1/lab3_simple_axi_gpio_0_1.dcp' for cell 'lab3_simple_i/btns_5bit'
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_processing_system7_0_0/lab3_simple_processing_system7_0_0.dcp' for cell 'lab3_simple_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/lab3_simple_rst_ps7_0_100M_0.dcp' for cell 'lab3_simple_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_0/lab3_simple_axi_gpio_0_0.dcp' for cell 'lab3_simple_i/sw_8bit'
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_xbar_0/lab3_simple_xbar_0.dcp' for cell 'lab3_simple_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_auto_pc_0/lab3_simple_auto_pc_0.dcp' for cell 'lab3_simple_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/btns_5bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_5/lab3_simple_axi_gpio_0_1.edf:4128]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/btns_5bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_5/lab3_simple_axi_gpio_0_1.edf:4135]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/btns_5bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_5/lab3_simple_axi_gpio_0_1.edf:4142]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/btns_5bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_5/lab3_simple_axi_gpio_0_1.edf:4149]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/btns_5bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_5/lab3_simple_axi_gpio_0_1.edf:4156]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5151]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5158]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5165]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5172]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5179]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5186]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5193]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'lab3_simple_i/sw_8bit/gpio_io_i[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/.Xil/Vivado-19739-gkmikros-K56CB/dcp_3/lab3_simple_axi_gpio_0_0.edf:5200]
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_processing_system7_0_0/lab3_simple_processing_system7_0_0.xdc] for cell 'lab3_simple_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_processing_system7_0_0/lab3_simple_processing_system7_0_0.xdc] for cell 'lab3_simple_i/processing_system7_0/inst'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_0/lab3_simple_axi_gpio_0_0_board.xdc] for cell 'lab3_simple_i/sw_8bit/U0'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_0/lab3_simple_axi_gpio_0_0_board.xdc] for cell 'lab3_simple_i/sw_8bit/U0'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_0/lab3_simple_axi_gpio_0_0.xdc] for cell 'lab3_simple_i/sw_8bit/U0'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_0/lab3_simple_axi_gpio_0_0.xdc] for cell 'lab3_simple_i/sw_8bit/U0'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/lab3_simple_rst_ps7_0_100M_0_board.xdc] for cell 'lab3_simple_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/lab3_simple_rst_ps7_0_100M_0_board.xdc] for cell 'lab3_simple_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/lab3_simple_rst_ps7_0_100M_0.xdc] for cell 'lab3_simple_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/lab3_simple_rst_ps7_0_100M_0.xdc] for cell 'lab3_simple_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_1/lab3_simple_axi_gpio_0_1_board.xdc] for cell 'lab3_simple_i/btns_5bit/U0'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_1/lab3_simple_axi_gpio_0_1_board.xdc] for cell 'lab3_simple_i/btns_5bit/U0'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_1/lab3_simple_axi_gpio_0_1.xdc] for cell 'lab3_simple_i/btns_5bit/U0'
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_1/lab3_simple_axi_gpio_0_1.xdc] for cell 'lab3_simple_i/btns_5bit/U0'
Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/constrs_1/imports/new/custom_ip_cons.xdc]
Finished Parsing XDC File [/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/constrs_1/imports/new/custom_ip_cons.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_processing_system7_0_0/lab3_simple_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_0/lab3_simple_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_rst_ps7_0_100M_0/lab3_simple_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_axi_gpio_0_1/lab3_simple_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_xbar_0/lab3_simple_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.srcs/sources_1/bd/lab3_simple/ip/lab3_simple_auto_pc_0/lab3_simple_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1337.594 ; gain = 329.609 ; free physical = 287 ; free virtual = 4252
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1392.609 ; gain = 55.016 ; free physical = 265 ; free virtual = 4231
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 166b942e8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13cfb273e

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 107 ; free virtual = 3835

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 47 cells.
Phase 2 Constant propagation | Checksum: 4e1f5b33

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 106 ; free virtual = 3835

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 174 unconnected nets.
INFO: [Opt 31-11] Eliminated 217 unconnected cells.
Phase 3 Sweep | Checksum: 1622493a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 106 ; free virtual = 3835

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 15c4a6b82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 106 ; free virtual = 3835

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 106 ; free virtual = 3835
Ending Logic Optimization Task | Checksum: 15c4a6b82

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 106 ; free virtual = 3835

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15c4a6b82

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1815.102 ; gain = 0.000 ; free physical = 106 ; free virtual = 3835
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1815.102 ; gain = 477.508 ; free physical = 106 ; free virtual = 3835
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1839.113 ; gain = 0.000 ; free physical = 103 ; free virtual = 3834
INFO: [Common 17-1381] The checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/lab3_simple_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/lab3_simple_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.117 ; gain = 0.000 ; free physical = 116 ; free virtual = 3828
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1847.117 ; gain = 0.000 ; free physical = 116 ; free virtual = 3828

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15604415f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1871.117 ; gain = 24.000 ; free physical = 102 ; free virtual = 3826

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1e53336e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.129 ; gain = 27.012 ; free physical = 101 ; free virtual = 3819

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1e53336e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.129 ; gain = 27.012 ; free physical = 101 ; free virtual = 3819
Phase 1 Placer Initialization | Checksum: 1e53336e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1874.129 ; gain = 27.012 ; free physical = 100 ; free virtual = 3819

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a18ee110

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 115 ; free virtual = 3823

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a18ee110

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 114 ; free virtual = 3823

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 223b60b15

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 114 ; free virtual = 3823

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 212d11df3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 114 ; free virtual = 3823

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 212d11df3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 114 ; free virtual = 3823

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a8408022

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 114 ; free virtual = 3823

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 180d3643a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 108 ; free virtual = 3819

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18bdac8e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 108 ; free virtual = 3819

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18bdac8e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 108 ; free virtual = 3819
Phase 3 Detail Placement | Checksum: 18bdac8e5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 108 ; free virtual = 3819

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.001. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10958f49a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817
Phase 4.1 Post Commit Optimization | Checksum: 10958f49a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10958f49a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 10958f49a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18e805d74

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e805d74

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817
Ending Placer Task | Checksum: 1018ec4e7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1898.141 ; gain = 51.023 ; free physical = 107 ; free virtual = 3817
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1898.141 ; gain = 0.000 ; free physical = 102 ; free virtual = 3817
INFO: [Common 17-1381] The checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/lab3_simple_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1898.141 ; gain = 0.000 ; free physical = 118 ; free virtual = 3818
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1898.141 ; gain = 0.000 ; free physical = 118 ; free virtual = 3818
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1898.141 ; gain = 0.000 ; free physical = 117 ; free virtual = 3817
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7381ea42 ConstDB: 0 ShapeSum: 8e0cdaa5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 59378f81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1988.805 ; gain = 90.664 ; free physical = 128 ; free virtual = 3700

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 59378f81

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.805 ; gain = 90.664 ; free physical = 127 ; free virtual = 3699

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 59378f81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.805 ; gain = 90.664 ; free physical = 115 ; free virtual = 3689

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 59378f81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1988.805 ; gain = 90.664 ; free physical = 115 ; free virtual = 3689
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1127792d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3667
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.916  | TNS=0.000  | WHS=-0.163 | THS=-22.103|

Phase 2 Router Initialization | Checksum: ea05db07

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3667

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2797b006b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3667

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: a2e39722

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.641  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 104b65b01

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1121bb465

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.641  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 136da4ddc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
Phase 4 Rip-up And Reroute | Checksum: 136da4ddc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 164fd7efe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.756  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 164fd7efe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164fd7efe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
Phase 5 Delay and Skew Optimization | Checksum: 164fd7efe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11f04f51b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.756  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1061559db

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666
Phase 6 Post Hold Fix | Checksum: 1061559db

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.230817 %
  Global Horizontal Routing Utilization  = 0.340771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f6d9958b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f6d9958b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 114 ; free virtual = 3666

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15379bb93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 113 ; free virtual = 3666

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.756  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15379bb93

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 113 ; free virtual = 3666
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 113 ; free virtual = 3666

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2006.805 ; gain = 108.664 ; free physical = 113 ; free virtual = 3666
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2006.805 ; gain = 0.000 ; free physical = 109 ; free virtual = 3667
INFO: [Common 17-1381] The checkpoint '/home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/lab3_simple_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/lab3_simple_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/gkmikros/Dropbox/CE435/Lab3/lab3_graycounter/lab3_graycounter.runs/impl_1/lab3_simple_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file lab3_simple_wrapper_power_routed.rpt -pb lab3_simple_wrapper_power_summary_routed.pb -rpx lab3_simple_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile lab3_simple_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/clk_en_reg03_out is a gated clock net sourced by a combinational pin lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_1/O, cell lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/reset_reg_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg/G0 is a gated clock net sourced by a combinational pin lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg/L3_2/O, cell lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg/L3_2 (in lab3_simple_i/Gray_counter_ip_0/inst/Gray_counter_ip_v1_0_S00_AXI_inst/U1/delay_reg_reg macro). This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab3_simple_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2341.992 ; gain = 287.148 ; free physical = 128 ; free virtual = 3336
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 15:32:37 2017...
