<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2023, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<board schema_version="2.2" vendor="xilinx.com" name="vhk158" display_name="Versal VHK158 Evaluation Platform" url="http://www.xilinx.com/vhk158" preset_file="preset.xml" supports_ced="true">
			
	<images>
		<image name="vhk158_image.jpg" display_name="Versal VHK158 Evaluation Platform" sub_type="board" resolution="high">
			<description>Versal VHK158 Evaluation Platform"</description>
		</image>
	</images>
  
	<compatible_board_revisions>
		<revision id="0">Rev B1</revision>
	</compatible_board_revisions>
  
	<file_version>1.0</file_version>
  
	<description>Versal VHK158 Evaluation Platform</description>
  
	<parameters>
		<parameter name="heat_sink_type" value="medium" value_type="string"/>
		<parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
	</parameters>
  
	<jumpers>
	</jumpers>
  
	<components>
  
 
		<component name="part0" display_name="xcvh1582 FPGA" type="fpga" part_name="xcvh1582-vsva3697-2MP-e-S" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.xilinx.com/vhk158">
			<description>xcvh1582 FPGA</description>
	  
			<interfaces>
  
				<interface mode="master" name="ps_pmc_fixed_io" type="xilinx.com:interface:fixed_io_rtl:1.0" of_component="ps_pmc_fixed_io" preset_proc="ps_pmc_fixed_io_preset">
					<parameters>
						<parameter name="presets_special_handling"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="versal_cips" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="dummy" physical_port="dummy" dir="out"/>
					</port_maps>
				</interface>
		
				<interface mode="master" name="ddr4_dimm0" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_dimm0" preset_proc="ddr4_preset">
					<description>DDR4 DIMM0 board interface, it can use DDR4 IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH0_DDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
		   
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>

					<port_maps>
		  
						<port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="ALERT_N" physical_port="c0_ddr4_alert_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_alert_n"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="PAR" physical_port="c0_ddr4_parity" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_parity"/>
							</pin_maps>
						</port_map>
			
			
						<port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
								<pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
								<pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
								<pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
								<pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
								<pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
								<pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
								<pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
								<pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
								<pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
								<!-- <pin_map port_index="17" component_pin="c0_ddr4_adr17"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_bg0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_bg1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_ck_c0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_c1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_ck_t0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_ck_t1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_cke0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_cke1"/>	 -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_cs0_n"/>
								<!-- <pin_map port_index="0" component_pin="c0_ddr4_cs1_n"/>	 -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="71" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
								<pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
								<pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
								<pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
								<pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
								<pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
								<pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
								<pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
								<pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
								<pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
								<pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
								<pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
								<pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
								<pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
								<pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
								<pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
								<pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
								<pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
								<pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
								<pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
								<pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
								<pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
								<pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
								<pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
								<pin_map port_index="31" component_pin="c0_ddr4_dq31"/>
								<pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
								<pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
								<pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
								<pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
								<pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
								<pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
								<pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
								<pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
								<pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
								<pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
								<pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
								<pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
								<pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
								<pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
								<pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
								<pin_map port_index="47" component_pin="c0_ddr4_dq47"/>
								<pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
								<pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
								<pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
								<pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
								<pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
								<pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
								<pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
								<pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
								<pin_map port_index="56" component_pin="c0_ddr4_dq56"/>
								<pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
								<pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
								<pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
								<pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
								<pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
								<pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
								<pin_map port_index="63" component_pin="c0_ddr4_dq63"/>
								<pin_map port_index="64" component_pin="c0_ddr4_dq64"/>
								<pin_map port_index="65" component_pin="c0_ddr4_dq65"/>
								<pin_map port_index="66" component_pin="c0_ddr4_dq66"/>
								<pin_map port_index="67" component_pin="c0_ddr4_dq67"/>
								<pin_map port_index="68" component_pin="c0_ddr4_dq68"/>
								<pin_map port_index="69" component_pin="c0_ddr4_dq69"/>
								<pin_map port_index="70" component_pin="c0_ddr4_dq70"/>
								<pin_map port_index="71" component_pin="c0_ddr4_dq71"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="8" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dqs_c0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dqs_c1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dqs_c2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dqs_c3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dqs_c4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dqs_c5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dqs_c6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dqs_c7"/>
								<pin_map port_index="8" component_pin="c0_ddr4_dqs_c8"/>
								<!-- <pin_map port_index="9" component_pin="c0_ddr4_dqs_c9"/> -->
								<!-- <pin_map port_index="10" component_pin="c0_ddr4_dqs_c10"/> -->
								<!-- <pin_map port_index="11" component_pin="c0_ddr4_dqs_c11"/> -->
								<!-- <pin_map port_index="12" component_pin="c0_ddr4_dqs_c12"/> -->
								<!-- <pin_map port_index="13" component_pin="c0_ddr4_dqs_c13"/> -->
								<!-- <pin_map port_index="14" component_pin="c0_ddr4_dqs_c14"/> -->
								<!-- <pin_map port_index="15" component_pin="c0_ddr4_dqs_c15"/> -->
								<!-- <pin_map port_index="16" component_pin="c0_ddr4_dqs_c16"/> -->
								<!-- <pin_map port_index="17" component_pin="c0_ddr4_dqs_c17"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="8" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_dqs_t0"/>
								<pin_map port_index="1" component_pin="c0_ddr4_dqs_t1"/>
								<pin_map port_index="2" component_pin="c0_ddr4_dqs_t2"/>
								<pin_map port_index="3" component_pin="c0_ddr4_dqs_t3"/>
								<pin_map port_index="4" component_pin="c0_ddr4_dqs_t4"/>
								<pin_map port_index="5" component_pin="c0_ddr4_dqs_t5"/>
								<pin_map port_index="6" component_pin="c0_ddr4_dqs_t6"/>
								<pin_map port_index="7" component_pin="c0_ddr4_dqs_t7"/>
								<pin_map port_index="8" component_pin="c0_ddr4_dqs_t8"/>
								<!-- <pin_map port_index="9" component_pin="c0_ddr4_dqs_t9"/> -->
								<!-- <pin_map port_index="10" component_pin="c0_ddr4_dqs_t10"/> -->
								<!-- <pin_map port_index="11" component_pin="c0_ddr4_dqs_t11"/> -->
								<!-- <pin_map port_index="12" component_pin="c0_ddr4_dqs_t12"/> -->
								<!-- <pin_map port_index="13" component_pin="c0_ddr4_dqs_t13"/> -->
								<!-- <pin_map port_index="14" component_pin="c0_ddr4_dqs_t14"/> -->
								<!-- <pin_map port_index="15" component_pin="c0_ddr4_dqs_t15"/> -->
								<!-- <pin_map port_index="16" component_pin="c0_ddr4_dqs_t16"/> -->
								<!-- <pin_map port_index="17" component_pin="c0_ddr4_dqs_t17"/> -->
							</pin_maps>
						</port_map>
				
				
						<!-- <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="7" right="0"> -->
						<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/> -->
						<!-- <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/> -->
						<!-- <pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/> -->
						<!-- <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/> -->
						<!-- <pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/> -->
						<!-- <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/> -->
						<!-- <pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/> -->
						<!-- <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/> -->
						<!-- <pin_map port_index="8" component_pin="c0_ddr4_dm_dbi_n8"/> -->
						<!-- </pin_maps> -->
						<!-- </port_map> -->
				
						<port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_odt0"/>
								<!-- <pin_map port_index="1" component_pin="c0_ddr4_odt1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
							</pin_maps>
						</port_map>
				
					</port_maps>
				</interface>

				<interface mode="master" name="ddr4_dimm1" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_dimm1" preset_proc="ddr4_preset">
					<description>DDR4 DIMM1 board interface, it can use DDR4 IP for connection.</description>
					<parameters>
						<parameter name="TYPE" value="CH1_DDR4"/>
						<parameter name="presets_special_handling"/>
					</parameters>
		   
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
					</preferred_ips>

					<port_maps>
		  
						<port_map logical_port="ACT_N" physical_port="c1_ddr4_act_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_act_n"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="ALERT_N" physical_port="c1_ddr4_alert_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_alert_n"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="PAR" physical_port="c1_ddr4_parity" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_parity"/>
							</pin_maps>
						</port_map>
			
			
						<port_map logical_port="ADR" physical_port="c1_ddr4_adr" dir="out" left="16" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_adr0"/>
								<pin_map port_index="1" component_pin="c1_ddr4_adr1"/>
								<pin_map port_index="2" component_pin="c1_ddr4_adr2"/>
								<pin_map port_index="3" component_pin="c1_ddr4_adr3"/>
								<pin_map port_index="4" component_pin="c1_ddr4_adr4"/>
								<pin_map port_index="5" component_pin="c1_ddr4_adr5"/>
								<pin_map port_index="6" component_pin="c1_ddr4_adr6"/>
								<pin_map port_index="7" component_pin="c1_ddr4_adr7"/>
								<pin_map port_index="8" component_pin="c1_ddr4_adr8"/>
								<pin_map port_index="9" component_pin="c1_ddr4_adr9"/>
								<pin_map port_index="10" component_pin="c1_ddr4_adr10"/>
								<pin_map port_index="11" component_pin="c1_ddr4_adr11"/>
								<pin_map port_index="12" component_pin="c1_ddr4_adr12"/>
								<pin_map port_index="13" component_pin="c1_ddr4_adr13"/>
								<pin_map port_index="14" component_pin="c1_ddr4_adr14"/>
								<pin_map port_index="15" component_pin="c1_ddr4_adr15"/>
								<pin_map port_index="16" component_pin="c1_ddr4_adr16"/>
								<!-- <pin_map port_index="17" component_pin="c1_ddr4_adr17"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="BA" physical_port="c1_ddr4_ba" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_ba0"/>
								<pin_map port_index="1" component_pin="c1_ddr4_ba1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="BG" physical_port="c1_ddr4_bg" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_bg0"/>
								<pin_map port_index="1" component_pin="c1_ddr4_bg1"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_C" physical_port="c1_ddr4_ck_c" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_ck_c0"/>
								<!-- <pin_map port_index="1" component_pin="c1_ddr4_ck_c1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CK_T" physical_port="c1_ddr4_ck_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_ck_t0"/>
								<!-- <pin_map port_index="1" component_pin="c1_ddr4_ck_t1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CKE" physical_port="c1_ddr4_cke" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_cke0"/>
								<!-- <pin_map port_index="1" component_pin="c1_ddr4_cke1"/>	 -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="CS_N" physical_port="c1_ddr4_cs_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_cs0_n"/>
								<!-- <pin_map port_index="0" component_pin="c1_ddr4_cs1_n"/>	 -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQ" physical_port="c1_ddr4_dq" dir="inout" left="71" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_dq0"/>
								<pin_map port_index="1" component_pin="c1_ddr4_dq1"/>
								<pin_map port_index="2" component_pin="c1_ddr4_dq2"/>
								<pin_map port_index="3" component_pin="c1_ddr4_dq3"/>
								<pin_map port_index="4" component_pin="c1_ddr4_dq4"/>
								<pin_map port_index="5" component_pin="c1_ddr4_dq5"/>
								<pin_map port_index="6" component_pin="c1_ddr4_dq6"/>
								<pin_map port_index="7" component_pin="c1_ddr4_dq7"/>
								<pin_map port_index="8" component_pin="c1_ddr4_dq8"/>
								<pin_map port_index="9" component_pin="c1_ddr4_dq9"/>
								<pin_map port_index="10" component_pin="c1_ddr4_dq10"/>
								<pin_map port_index="11" component_pin="c1_ddr4_dq11"/>
								<pin_map port_index="12" component_pin="c1_ddr4_dq12"/>
								<pin_map port_index="13" component_pin="c1_ddr4_dq13"/>
								<pin_map port_index="14" component_pin="c1_ddr4_dq14"/>
								<pin_map port_index="15" component_pin="c1_ddr4_dq15"/>
								<pin_map port_index="16" component_pin="c1_ddr4_dq16"/>
								<pin_map port_index="17" component_pin="c1_ddr4_dq17"/>
								<pin_map port_index="18" component_pin="c1_ddr4_dq18"/>
								<pin_map port_index="19" component_pin="c1_ddr4_dq19"/>
								<pin_map port_index="20" component_pin="c1_ddr4_dq20"/>
								<pin_map port_index="21" component_pin="c1_ddr4_dq21"/>
								<pin_map port_index="22" component_pin="c1_ddr4_dq22"/>
								<pin_map port_index="23" component_pin="c1_ddr4_dq23"/>
								<pin_map port_index="24" component_pin="c1_ddr4_dq24"/>
								<pin_map port_index="25" component_pin="c1_ddr4_dq25"/>
								<pin_map port_index="26" component_pin="c1_ddr4_dq26"/>
								<pin_map port_index="27" component_pin="c1_ddr4_dq27"/>
								<pin_map port_index="28" component_pin="c1_ddr4_dq28"/>
								<pin_map port_index="29" component_pin="c1_ddr4_dq29"/>
								<pin_map port_index="30" component_pin="c1_ddr4_dq30"/>
								<pin_map port_index="31" component_pin="c1_ddr4_dq31"/>
								<pin_map port_index="32" component_pin="c1_ddr4_dq32"/>
								<pin_map port_index="33" component_pin="c1_ddr4_dq33"/>
								<pin_map port_index="34" component_pin="c1_ddr4_dq34"/>
								<pin_map port_index="35" component_pin="c1_ddr4_dq35"/>
								<pin_map port_index="36" component_pin="c1_ddr4_dq36"/>
								<pin_map port_index="37" component_pin="c1_ddr4_dq37"/>
								<pin_map port_index="38" component_pin="c1_ddr4_dq38"/>
								<pin_map port_index="39" component_pin="c1_ddr4_dq39"/>
								<pin_map port_index="40" component_pin="c1_ddr4_dq40"/>
								<pin_map port_index="41" component_pin="c1_ddr4_dq41"/>
								<pin_map port_index="42" component_pin="c1_ddr4_dq42"/>
								<pin_map port_index="43" component_pin="c1_ddr4_dq43"/>
								<pin_map port_index="44" component_pin="c1_ddr4_dq44"/>
								<pin_map port_index="45" component_pin="c1_ddr4_dq45"/>
								<pin_map port_index="46" component_pin="c1_ddr4_dq46"/>
								<pin_map port_index="47" component_pin="c1_ddr4_dq47"/>
								<pin_map port_index="48" component_pin="c1_ddr4_dq48"/>
								<pin_map port_index="49" component_pin="c1_ddr4_dq49"/>
								<pin_map port_index="50" component_pin="c1_ddr4_dq50"/>
								<pin_map port_index="51" component_pin="c1_ddr4_dq51"/>
								<pin_map port_index="52" component_pin="c1_ddr4_dq52"/>
								<pin_map port_index="53" component_pin="c1_ddr4_dq53"/>
								<pin_map port_index="54" component_pin="c1_ddr4_dq54"/>
								<pin_map port_index="55" component_pin="c1_ddr4_dq55"/>
								<pin_map port_index="56" component_pin="c1_ddr4_dq56"/>
								<pin_map port_index="57" component_pin="c1_ddr4_dq57"/>
								<pin_map port_index="58" component_pin="c1_ddr4_dq58"/>
								<pin_map port_index="59" component_pin="c1_ddr4_dq59"/>
								<pin_map port_index="60" component_pin="c1_ddr4_dq60"/>
								<pin_map port_index="61" component_pin="c1_ddr4_dq61"/>
								<pin_map port_index="62" component_pin="c1_ddr4_dq62"/>
								<pin_map port_index="63" component_pin="c1_ddr4_dq63"/>
								<pin_map port_index="64" component_pin="c1_ddr4_dq64"/>
								<pin_map port_index="65" component_pin="c1_ddr4_dq65"/>
								<pin_map port_index="66" component_pin="c1_ddr4_dq66"/>
								<pin_map port_index="67" component_pin="c1_ddr4_dq67"/>
								<pin_map port_index="68" component_pin="c1_ddr4_dq68"/>
								<pin_map port_index="69" component_pin="c1_ddr4_dq69"/>
								<pin_map port_index="70" component_pin="c1_ddr4_dq70"/>
								<pin_map port_index="71" component_pin="c1_ddr4_dq71"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="DQS_C" physical_port="c1_ddr4_dqs_c" dir="inout" left="8" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_dqs_c0"/>
								<pin_map port_index="1" component_pin="c1_ddr4_dqs_c1"/>
								<pin_map port_index="2" component_pin="c1_ddr4_dqs_c2"/>
								<pin_map port_index="3" component_pin="c1_ddr4_dqs_c3"/>
								<pin_map port_index="4" component_pin="c1_ddr4_dqs_c4"/>
								<pin_map port_index="5" component_pin="c1_ddr4_dqs_c5"/>
								<pin_map port_index="6" component_pin="c1_ddr4_dqs_c6"/>
								<pin_map port_index="7" component_pin="c1_ddr4_dqs_c7"/>
								<pin_map port_index="8" component_pin="c1_ddr4_dqs_c8"/>
								<!-- <pin_map port_index="9" component_pin="c1_ddr4_dqs_c9"/> -->
								<!-- <pin_map port_index="10" component_pin="c1_ddr4_dqs_c10"/> -->
								<!-- <pin_map port_index="11" component_pin="c1_ddr4_dqs_c11"/> -->
								<!-- <pin_map port_index="12" component_pin="c1_ddr4_dqs_c12"/> -->
								<!-- <pin_map port_index="13" component_pin="c1_ddr4_dqs_c13"/> -->
								<!-- <pin_map port_index="14" component_pin="c1_ddr4_dqs_c14"/> -->
								<!-- <pin_map port_index="15" component_pin="c1_ddr4_dqs_c15"/> -->
								<!-- <pin_map port_index="16" component_pin="c1_ddr4_dqs_c16"/> -->
								<!-- <pin_map port_index="17" component_pin="c1_ddr4_dqs_c17"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="DQS_T" physical_port="c1_ddr4_dqs_t" dir="out" left="8" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_dqs_t0"/>
								<pin_map port_index="1" component_pin="c1_ddr4_dqs_t1"/>
								<pin_map port_index="2" component_pin="c1_ddr4_dqs_t2"/>
								<pin_map port_index="3" component_pin="c1_ddr4_dqs_t3"/>
								<pin_map port_index="4" component_pin="c1_ddr4_dqs_t4"/>
								<pin_map port_index="5" component_pin="c1_ddr4_dqs_t5"/>
								<pin_map port_index="6" component_pin="c1_ddr4_dqs_t6"/>
								<pin_map port_index="7" component_pin="c1_ddr4_dqs_t7"/>
								<pin_map port_index="8" component_pin="c1_ddr4_dqs_t8"/>
								<!-- <pin_map port_index="9" component_pin="c1_ddr4_dqs_t9"/> -->
								<!-- <pin_map port_index="10" component_pin="c1_ddr4_dqs_t10"/> -->
								<!-- <pin_map port_index="11" component_pin="c1_ddr4_dqs_t11"/> -->
								<!-- <pin_map port_index="12" component_pin="c1_ddr4_dqs_t12"/> -->
								<!-- <pin_map port_index="13" component_pin="c1_ddr4_dqs_t13"/> -->
								<!-- <pin_map port_index="14" component_pin="c1_ddr4_dqs_t14"/> -->
								<!-- <pin_map port_index="15" component_pin="c1_ddr4_dqs_t15"/> -->
								<!-- <pin_map port_index="16" component_pin="c1_ddr4_dqs_t16"/> -->
								<!-- <pin_map port_index="17" component_pin="c1_ddr4_dqs_t17"/> -->
							</pin_maps>
						</port_map>
				
				
						<!-- <port_map logical_port="DM_N" physical_port="c1_ddr4_dm_dbi_n" dir="inout" left="7" right="0"> -->
						<!-- <pin_maps> -->
						<!-- <pin_map port_index="0" component_pin="c1_ddr4_dm_dbi_n0"/> -->
						<!-- <pin_map port_index="1" component_pin="c1_ddr4_dm_dbi_n1"/> -->
						<!-- <pin_map port_index="2" component_pin="c1_ddr4_dm_dbi_n2"/> -->
						<!-- <pin_map port_index="3" component_pin="c1_ddr4_dm_dbi_n3"/> -->
						<!-- <pin_map port_index="4" component_pin="c1_ddr4_dm_dbi_n4"/> -->
						<!-- <pin_map port_index="5" component_pin="c1_ddr4_dm_dbi_n5"/> -->
						<!-- <pin_map port_index="6" component_pin="c1_ddr4_dm_dbi_n6"/> -->
						<!-- <pin_map port_index="7" component_pin="c1_ddr4_dm_dbi_n7"/> -->
						<!-- <pin_map port_index="8" component_pin="c1_ddr4_dm_dbi_n8"/> -->
						<!-- </pin_maps> -->
						<!-- </port_map> -->
				
						<port_map logical_port="ODT" physical_port="c1_ddr4_odt" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_odt0"/>
								<!-- <pin_map port_index="1" component_pin="c1_ddr4_odt1"/> -->
							</pin_maps>
						</port_map>
				
						<port_map logical_port="RESET_N" physical_port="c1_ddr4_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="c1_ddr4_reset_n"/>
							</pin_maps>
						</port_map>
				
					</port_maps>
				</interface>

				<interface mode="slave" name="ddr4_dimm0_sma_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_dimm0_sma_clk" preset_proc="sysclk0_preset">
					<parameters>
						<parameter name="frequency" value="200000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="ddr4_dimm0_sma_clk_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dimm0_sma_clk_p"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="ddr4_dimm0_sma_clk_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dimm0_sma_clk_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
								
				<interface mode="slave" name="ddr4_dimm1_sma_clk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_dimm1_sma_clk" preset_proc="sysclk1_preset">
					<parameters>
						<parameter name="frequency" value="200000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_noc" order="0"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="clk_wizard" order="1"/>
						<preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="2"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="ddr4_dimm1_sma_clk_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dimm1_sma_clk_p"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CLK_N" physical_port="ddr4_dimm1_sma_clk_n" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dimm1_sma_clk_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="uart1_bank706" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart1_bank706">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_uart16550" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TxD" physical_port="uart1_bank706_tx" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="uart1_bank706_tx"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RxD" physical_port="uart1_bank706_rx" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="uart1_bank706_rx"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
					
				<interface mode="master" name="gpio_pb" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_pb" preset_proc="gpio_pb_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="gpio_pb_tri_i" dir="in" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gpio_pb_0"/>
								<pin_map port_index="1" component_pin="gpio_pb_1"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		
				<interface mode="master" name="gpio_dp" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_dp" preset_proc="gpio_dp_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="gpio_dp_tri_i" dir="in" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gpio_dp_0"/>
								<pin_map port_index="1" component_pin="gpio_dp_1"/>
								<pin_map port_index="2" component_pin="gpio_dp_2"/>
								<pin_map port_index="3" component_pin="gpio_dp_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		
				<interface mode="master" name="gpio_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_led" preset_proc="gpio_led_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="gpio_led_tri_o" dir="out" left="3" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="gpio_led_0"/>
								<pin_map port_index="1" component_pin="gpio_led_1"/>
								<pin_map port_index="2" component_pin="gpio_led_2"/>
								<pin_map port_index="3" component_pin="gpio_led_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>

				<!-- <interface mode="master" name="dc_pl_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dc_pl_gpio"> -->
					<!-- <preferred_ips> -->
						<!-- <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/> -->
					<!-- </preferred_ips> -->
					<!-- <port_maps> -->
						<!-- <port_map logical_port="TRI_I" physical_port="dc_pl_gpio_tri_i" dir="inout" left="3" right="0"> -->
							<!-- <pin_maps> -->
								<!-- <pin_map port_index="0" component_pin="dc_pl_gpio_0"/> -->
								<!-- <pin_map port_index="1" component_pin="dc_pl_gpio_1"/> -->
								<!-- <pin_map port_index="2" component_pin="dc_pl_gpio_2"/> -->
								<!-- <pin_map port_index="3" component_pin="dc_pl_gpio_3"/> -->
							<!-- </pin_maps> -->
						<!-- </port_map> -->
				
						<!-- <port_map logical_port="TRI_O" physical_port="dc_pl_gpio_tri_o" dir="inout" left="3" right="0"> -->
							<!-- <pin_maps> -->
								<!-- <pin_map port_index="0" component_pin="dc_pl_gpio_0"/> -->
								<!-- <pin_map port_index="1" component_pin="dc_pl_gpio_1"/> -->
								<!-- <pin_map port_index="2" component_pin="dc_pl_gpio_2"/> -->
								<!-- <pin_map port_index="3" component_pin="dc_pl_gpio_3"/> -->
							<!-- </pin_maps> -->
						<!-- </port_map> -->
				
						<!-- <port_map logical_port="TRI_T" physical_port="dc_pl_gpio_tri_t" dir="inout" left="3" right="0"> -->
							<!-- <pin_maps> -->
								<!-- <pin_map port_index="0" component_pin="dc_pl_gpio_0"/> -->
								<!-- <pin_map port_index="1" component_pin="dc_pl_gpio_1"/> -->
								<!-- <pin_map port_index="2" component_pin="dc_pl_gpio_2"/> -->
								<!-- <pin_map port_index="3" component_pin="dc_pl_gpio_3"/> -->
							<!-- </pin_maps> -->
						<!-- </port_map> -->
				
					<!-- </port_maps> -->
				<!-- </interface> -->
				
				<interface mode="master" name="sysctlr_gpio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sysctlr_gpio">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
			
						<port_map logical_port="TRI_I" physical_port="sysctlr_gpio_tri_i" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="sysctlr_gpio_0"/>
								<pin_map port_index="1" component_pin="sysctlr_gpio_1"/>
								<pin_map port_index="2" component_pin="sysctlr_gpio_2"/>
								<pin_map port_index="3" component_pin="sysctlr_gpio_3"/>
								<pin_map port_index="4" component_pin="sysctlr_gpio_4"/>
								<pin_map port_index="5" component_pin="sysctlr_gpio_5"/>
								<pin_map port_index="6" component_pin="sysctlr_gpio_6"/>
								<pin_map port_index="7" component_pin="sysctlr_gpio_7"/>
								<pin_map port_index="8" component_pin="sysctlr_gpio_8"/>
								<pin_map port_index="9" component_pin="sysctlr_gpio_9"/>
								<pin_map port_index="10" component_pin="sysctlr_gpio_10"/>
								<pin_map port_index="11" component_pin="sysctlr_gpio_11"/>
								<pin_map port_index="12" component_pin="sysctlr_gpio_12"/>
								<pin_map port_index="13" component_pin="sysctlr_gpio_13"/>
								<pin_map port_index="14" component_pin="sysctlr_gpio_14"/>
								<pin_map port_index="15" component_pin="sysctlr_gpio_15"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_O" physical_port="sysctlr_gpio_tri_o" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="sysctlr_gpio_0"/>
								<pin_map port_index="1" component_pin="sysctlr_gpio_1"/>
								<pin_map port_index="2" component_pin="sysctlr_gpio_2"/>
								<pin_map port_index="3" component_pin="sysctlr_gpio_3"/>
								<pin_map port_index="4" component_pin="sysctlr_gpio_4"/>
								<pin_map port_index="5" component_pin="sysctlr_gpio_5"/>
								<pin_map port_index="6" component_pin="sysctlr_gpio_6"/>
								<pin_map port_index="7" component_pin="sysctlr_gpio_7"/>
								<pin_map port_index="8" component_pin="sysctlr_gpio_8"/>
								<pin_map port_index="9" component_pin="sysctlr_gpio_9"/>
								<pin_map port_index="10" component_pin="sysctlr_gpio_10"/>
								<pin_map port_index="11" component_pin="sysctlr_gpio_11"/>
								<pin_map port_index="12" component_pin="sysctlr_gpio_12"/>
								<pin_map port_index="13" component_pin="sysctlr_gpio_13"/>
								<pin_map port_index="14" component_pin="sysctlr_gpio_14"/>
								<pin_map port_index="15" component_pin="sysctlr_gpio_15"/>
							</pin_maps>
						</port_map>
				
						<port_map logical_port="TRI_T" physical_port="sysctlr_gpio_tri_t" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="sysctlr_gpio_0"/>
								<pin_map port_index="1" component_pin="sysctlr_gpio_1"/>
								<pin_map port_index="2" component_pin="sysctlr_gpio_2"/>
								<pin_map port_index="3" component_pin="sysctlr_gpio_3"/>
								<pin_map port_index="4" component_pin="sysctlr_gpio_4"/>
								<pin_map port_index="5" component_pin="sysctlr_gpio_5"/>
								<pin_map port_index="6" component_pin="sysctlr_gpio_6"/>
								<pin_map port_index="7" component_pin="sysctlr_gpio_7"/>
								<pin_map port_index="8" component_pin="sysctlr_gpio_8"/>
								<pin_map port_index="9" component_pin="sysctlr_gpio_9"/>
								<pin_map port_index="10" component_pin="sysctlr_gpio_10"/>
								<pin_map port_index="11" component_pin="sysctlr_gpio_11"/>
								<pin_map port_index="12" component_pin="sysctlr_gpio_12"/>
								<pin_map port_index="13" component_pin="sysctlr_gpio_13"/>
								<pin_map port_index="14" component_pin="sysctlr_gpio_14"/>
								<pin_map port_index="15" component_pin="sysctlr_gpio_15"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
			
			</interfaces>
    
		</component>

		<component name="ps_pmc_fixed_io" display_name="PS-PMC Fixed IO" type="chip" sub_type="fixed_io" major_group="MIO interface" part_name="Versal CIPS" vendor="Xilinx">
			<description>Versal CIPS component</description>
	  
			<component_modes>
				<component_mode name="ps_pmc_fixed_io" display_name="ps_pmc_fixed_io">
					<interfaces>
						<interface name="ps_pmc_fixed_io"/>
					</interfaces>
				</component_mode>
			</component_modes>
	  
		</component>
   
		<component name="ddr4_dimm0" display_name="DDR4 DIMM0" type="chip" sub_type="ddr" major_group="External Memory" part_name="MTA9ADF2G72PZ-3G2F1" vendor="Micron" spec_url="https://www.micron.com/">
			<description>16GB DDR4 SDRAM DIMM0</description>
			<parameters>
				<parameter name="ddr_type" value="ddr4"/>
				<parameter name="size" value="16GB"/>
			</parameters>
	  
			<component_modes>
				<component_mode name="ddr4_dimm0" display_name="ddr4_dimm0">
					<interfaces>
						<interface name="ddr4_dimm0"/>
						<interface name="ddr4_dimm0_sma_clk" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>

		<component name="ddr4_dimm1" display_name="DDR4 DIMM1" type="chip" sub_type="ddr" major_group="External Memory" part_name="MTA9ADF2G72PZ-3G2F1" vendor="Micron" spec_url="https://www.micron.com/">
			<description>16GB DDR4 SDRAM DIMM1</description>
			<parameters>
				<parameter name="ddr_type" value="ddr4"/>
				<parameter name="size" value="16GB"/>
			</parameters>
	  
			<component_modes>
				<component_mode name="ddr4_dimm1" display_name="ddr4_dimm1">
					<interfaces>
						<interface name="ddr4_dimm1"/>
						<interface name="ddr4_dimm1_sma_clk" optional="true"/>
					</interfaces>
				</component_mode>
			</component_modes>
		</component>

		<component name="ddr4_dimm0_sma_clk" display_name="DDR4 DIMM0 SMA Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332ED10480-GM1" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 200 MHz oscillator used for DDR4 DIMM0 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>

		<component name="ddr4_dimm1_sma_clk" display_name="DDR4 DIMM1 SMA Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="Si5332ED10480-GM1" vendor="Silicon Labs" spec_url="www.silabs.com">
			<description>LVDS differential 200 MHz oscillator used for DDR4 DIMM1 Controller</description>
			<parameters>
				<parameter name="frequency" value="200000000"/>
			</parameters>
		</component>
	
		<component name="uart1_bank706" display_name="UART1 bank706" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="CP2105-F01-GM" vendor="SiliconLabs">
			<description>USB-to-UART Bridge, which allows serial communication to host computer with a USB port</description>
			<pins>
				<pin index="0" name="uart1_bank706_tx" iostandard="LVCMOS15"/>
				<pin index="1" name="uart1_bank706_rx" iostandard="LVCMOS15"/>
			</pins>
		</component>

		<component name="gpio_pb" display_name="GPIO PB" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>GPIO Push Buttons</description>
		</component>
	
		<component name="gpio_dp" display_name="GPIO DIP" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>GPIO DIP Switches</description>
		</component>

		<component name="gpio_led" display_name="GPIO LED" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>GPIO LEDs</description>
		</component>
			
		<!-- <component name="dc_pl_gpio" display_name="DC PL GPIO" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX"> -->
			<!-- <description>DC PL GPIO</description> -->
		<!-- </component> -->

		<component name="sysctlr_gpio" display_name="Sysctlr GPIO" type="chip" sub_type="led" major_group="General Purpose Input or Output" part_name="SML-LX0603GW-TR" vendor="LUMEX">
			<description>System Controller GPIO</description>
		</component>
		
	</components>
  
  
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>
	</jtag_chains>
  
  
	<connections>
  
		<connection name="part0_ddr4_dimm0_sma_clk" component1="part0" component2="ddr4_dimm0_sma_clk">
			<connection_map name="part0_ddr4_dimm0_sma_clk_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_ddr4_dimm1_sma_clk" component1="part0" component2="ddr4_dimm1_sma_clk">
			<connection_map name="part0_ddr4_dimm1_sma_clk_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
		</connection>
		
		<!-- <connection name="part0_lpddr4_sma_clk1" component1="part0" component2="lpddr4_sma_clk1"> -->
		<!-- <connection_map name="part0_lpddr4_sma_clk1_1" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/> -->
		<!-- </connection> -->
			
		<!-- <connection name="part0_lpddr4_sma_clk2" component1="part0" component2="lpddr4_sma_clk2"> -->
		<!-- <connection_map name="part0_lpddr4_sma_clk2_1" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/> -->
		<!-- </connection> -->
		
		<connection name="part0_uart1_bank706" component1="part0" component2="uart1_bank706">
			<connection_map name="part0_uart1_bank706_1" typical_delay="5" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
		</connection>

		<connection name="part0_gpio_pb" component1="part0" component2="gpio_pb">
			<connection_map name="part0_gpio_pb_1" typical_delay="5" c1_st_index="12" c1_end_index="13" c2_st_index="0" c2_end_index="1"/>
		</connection>
						
		<connection name="part0_gpio_dp" component1="part0" component2="gpio_dp">
			<connection_map name="part0_gpio_dp_1" typical_delay="5" c1_st_index="14" c1_end_index="17" c2_st_index="0" c2_end_index="3"/>
		</connection>

		<connection name="part0_gpio_led" component1="part0" component2="gpio_led">
			<connection_map name="part0_gpio_led_1" typical_delay="5" c1_st_index="18" c1_end_index="21" c2_st_index="0" c2_end_index="3"/>
		</connection>
			
		<!-- <connection name="part0_dc_pl_gpio" component1="part0" component2="dc_pl_gpio"> -->
			<!-- <connection_map name="part0_dc_pl_gpio_1" typical_delay="5" c1_st_index="22" c1_end_index="25" c2_st_index="0" c2_end_index="3"/> -->
		<!-- </connection> -->

		<connection name="part0_sysctlr_gpio" component1="part0" component2="sysctlr_gpio">
			<connection_map name="part0_sysctlr_gpio_1" typical_delay="5" c1_st_index="26" c1_end_index="41" c2_st_index="0" c2_end_index="15"/>
		</connection>
			
		<connection name="part0_ddr4_dimm0" component1="part0" component2="ddr4_dimm0">
			<connection_map name="part0_ddr4_dimm0_1" typical_delay="5" c1_st_index="101" c1_end_index="238" c2_st_index="0" c2_end_index="137"/>
		</connection>
		
		<connection name="part0_ddr4_dimm1" component1="part0" component2="ddr4_dimm1">
			<connection_map name="part0_ddr4_dimm1_1" typical_delay="5" c1_st_index="301" c1_end_index="438" c2_st_index="0" c2_end_index="137"/>
		</connection>
		
	</connections>
  
</board>
