
****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/master2_slave3_tb_behav/xsim_script.tcl
# xsim {master2_slave3_tb_behav} -autoloadwcfg -runall
Time resolution is 1 ps
run -all

=== ADS Bus System Test Started ===


--- Iteration 0 ---
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master1 @55000] IDLE: Starting new transaction (addr=0x0652, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @65000] IDLE: Starting new transaction (addr=0x00af, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @65000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @65000] IDLE: Starting new transaction (addr=0x0652, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @75000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @85000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @125000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @145000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @165000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @165000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @265000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @265000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @345000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @345000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @355000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @355000] SREADY state (WRITE): addr=0x652, wdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @375000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @415000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @415000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @435000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @455000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @455000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @555000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @555000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @635000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @635000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @645000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @645000] SREADY state (WRITE): addr=0x0af, wdata=0x92
ERROR: Master 1 write failed - Addr: 0x652, Expected: 0x1, Got: 0x2
ERROR: Master 2 write failed - Addr: 0xaf, Expected: 0x49, Got: 0x92
[MASTER_PORT master2_slave3_tb.master2 @675000] IDLE: Starting new transaction (addr=0x00af, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @675000] IDLE: Starting new transaction (addr=0x0652, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @685000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @685000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @705000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @745000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @745000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @765000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @785000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @785000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @885000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @885000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @895000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @895000] SREADY state (READ): addr=0x652, starting read
[SLAVE_PORT @905000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x652
[SLAVE_PORT @915000] RVALID state: smemren=1, rvalid=0, smemrdata=0x02, smemaddr=0x652
[SLAVE_PORT master2_slave3_tb.slave1.sp @925000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @925000] RVALID state: smemren=1, rvalid=1, smemrdata=0x02, smemaddr=0x652
[SLAVE_PORT master2_slave3_tb.slave1.sp @935000] RDATA transmission START, data=0x02
[MASTER_PORT master2_slave3_tb.master1 @955000] RDATA receiving: bit[0]=0, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @975000] RDATA receiving: bit[1]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @995000] RDATA receiving: bit[2]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1015000] RDATA receiving: bit[3]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1035000] RDATA receiving: bit[4]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1055000] RDATA receiving: bit[5]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1075000] RDATA receiving: bit[6]=0, current_rdata=0x02
[SLAVE_PORT master2_slave3_tb.slave1.sp @1085000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1095000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @1095000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1095000] Transitioning RDATA->IDLE, rdata=0x02, drdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1095000] RDATA receiving: bit[7]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1095000] RDATA COMPLETE: final rdata will be 0x04 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @1125000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1165000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1165000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1185000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1205000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1205000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @1305000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1305000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @1315000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @1315000] SREADY state (READ): addr=0x0af, starting read
[SLAVE_PORT @1325000] RVALID state: smemren=1, rvalid=0, smemrdata=0x02, smemaddr=0x0af
[SLAVE_PORT @1335000] RVALID state: smemren=1, rvalid=0, smemrdata=0x92, smemaddr=0x0af
[SLAVE_PORT master2_slave3_tb.slave1.sp @1345000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @1345000] RVALID state: smemren=1, rvalid=1, smemrdata=0x92, smemaddr=0x0af
[SLAVE_PORT master2_slave3_tb.slave1.sp @1355000] RDATA transmission START, data=0x92
[MASTER_PORT master2_slave3_tb.master2 @1375000] RDATA receiving: bit[0]=0, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1395000] RDATA receiving: bit[1]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @1415000] RDATA receiving: bit[2]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1435000] RDATA receiving: bit[3]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1455000] RDATA receiving: bit[4]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @1475000] RDATA receiving: bit[5]=0, current_rdata=0x12
[MASTER_PORT master2_slave3_tb.master2 @1495000] RDATA receiving: bit[6]=0, current_rdata=0x12
[SLAVE_PORT master2_slave3_tb.slave1.sp @1505000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @1515000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @1515000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1515000] Transitioning RDATA->IDLE, rdata=0x12, drdata=0x12
[MASTER_PORT master2_slave3_tb.master2 @1515000] RDATA receiving: bit[7]=1, current_rdata=0x12
[MASTER_PORT master2_slave3_tb.master2 @1515000] RDATA COMPLETE: final rdata will be 0x25 after clock edge
ERROR: Master 1 read failed - Addr: 0x652, Expected: 0x1, Got: 0x2
ERROR: Master 2 read failed - Addr: 0xaf, Expected: 0x49, Got: 0x92
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @1545000] IDLE: Starting new transaction (addr=0x1d9c, mode=WRITE), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @1555000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1555000] IDLE: Starting new transaction (addr=0x1d9c, mode=WRITE), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @1575000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @1585000] IDLE: Starting new transaction (addr=0x1d9c, mode= READ), current rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @1595000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @1615000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @1615000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @1635000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1655000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1655000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @1755000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1765000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @1835000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1845000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @1855000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @1855000] SREADY state (WRITE): addr=0xd9c, wdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @1875000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1915000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @1915000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @1935000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1955000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @1955000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @2055000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2065000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @2075000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2075000] SREADY state (READ): addr=0xd9c, starting read
[SLAVE_PORT @2085000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0xd9c
[SLAVE_PORT @2095000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4a, smemaddr=0xd9c
[SLAVE_PORT master2_slave3_tb.slave2.sp @2105000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @2105000] RVALID state: smemren=1, rvalid=1, smemrdata=0x4a, smemaddr=0xd9c
[SLAVE_PORT master2_slave3_tb.slave2.sp @2115000] RDATA transmission START, data=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2135000] RDATA receiving: bit[0]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @2155000] RDATA receiving: bit[1]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @2175000] RDATA receiving: bit[2]=0, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @2195000] RDATA receiving: bit[3]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master1 @2215000] RDATA receiving: bit[4]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @2235000] RDATA receiving: bit[5]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @2255000] RDATA receiving: bit[6]=1, current_rdata=0x0a
[SLAVE_PORT master2_slave3_tb.slave2.sp @2265000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @2275000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @2275000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2275000] Transitioning RDATA->IDLE, rdata=0x4a, drdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2275000] RDATA receiving: bit[7]=0, current_rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2275000] RDATA COMPLETE: final rdata will be 0x94 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 1 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @2305000] IDLE: Starting new transaction (addr=0x2e4b, mode=WRITE), current rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2315000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2315000] IDLE: Starting new transaction (addr=0x2e4b, mode=WRITE), current rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @2335000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2375000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @2375000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2395000] IDLE: Starting new transaction (addr=0x29e3, mode=WRITE), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @2395000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2405000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2415000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2415000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @2515000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2525000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @2595000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2605000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2615000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2615000] SREADY state (WRITE): addr=0xe4b, wdata=0x2c
[MASTER_PORT master2_slave3_tb.master2 @2635000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2675000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @2675000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @2695000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2715000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2715000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @2815000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2825000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @2895000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2905000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @2915000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @2915000] SREADY state (WRITE): addr=0x9e3, wdata=0xc8
PASS: Master 1 write to 0x2e4b successful
PASS: Master 2 write to 0x29e3 successful
[MASTER_PORT master2_slave3_tb.master2 @2945000] IDLE: Starting new transaction (addr=0x29e3, mode= READ), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @2945000] IDLE: Starting new transaction (addr=0x2e4b, mode= READ), current rdata=0x4a
[MASTER_PORT master2_slave3_tb.master2 @2955000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2955000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @2975000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3015000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3015000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3035000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3055000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3055000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @3155000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3165000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3175000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @3175000] SREADY state (READ): addr=0xe4b, starting read
[MASTER_PORT master2_slave3_tb.master1 @3195000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3205000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3225000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @3245000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3245000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @3305000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3345000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3345000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @3355000] RDATA transmission START, data=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3375000] RDATA receiving: bit[0]=0, current_rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @3395000] RDATA receiving: bit[1]=0, current_rdata=0x4a
[MASTER_PORT master2_slave3_tb.master1 @3415000] RDATA receiving: bit[2]=1, current_rdata=0x48
[MASTER_PORT master2_slave3_tb.master1 @3435000] RDATA receiving: bit[3]=1, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @3455000] RDATA receiving: bit[4]=0, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @3475000] RDATA receiving: bit[5]=1, current_rdata=0x4c
[MASTER_PORT master2_slave3_tb.master1 @3495000] RDATA receiving: bit[6]=0, current_rdata=0x6c
[SLAVE_PORT master2_slave3_tb.slave3.sp @3505000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @3515000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @3515000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3515000] Transitioning RDATA->IDLE, rdata=0x2c, drdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3515000] RDATA receiving: bit[7]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3515000] RDATA COMPLETE: final rdata will be 0x58 after clock edge
PASS: Master 1 read from 0x2e4b successful
INFO: Master 2 read denied by arbiter (addr: 0x29e3)
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @3545000] IDLE: Starting new transaction (addr=0x1d13, mode=WRITE), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @3555000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3555000] IDLE: Starting new transaction (addr=0x1d13, mode=WRITE), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @3575000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3615000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @3615000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3615000] IDLE: Starting new transaction (addr=0x1d13, mode= READ), current rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @3625000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @3635000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3655000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3655000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @3755000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3765000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @3835000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3845000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @3855000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @3855000] SREADY state (WRITE): addr=0xd13, wdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @3875000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3915000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @3915000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @3935000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @3955000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @3955000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @4055000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4065000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @4075000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4075000] SREADY state (READ): addr=0xd13, starting read
[SLAVE_PORT @4085000] RVALID state: smemren=1, rvalid=0, smemrdata=0x4a, smemaddr=0xd13
[SLAVE_PORT @4095000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf4, smemaddr=0xd13
[SLAVE_PORT master2_slave3_tb.slave2.sp @4105000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @4105000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf4, smemaddr=0xd13
[SLAVE_PORT master2_slave3_tb.slave2.sp @4115000] RDATA transmission START, data=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4135000] RDATA receiving: bit[0]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4155000] RDATA receiving: bit[1]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4175000] RDATA receiving: bit[2]=1, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4195000] RDATA receiving: bit[3]=0, current_rdata=0x2c
[MASTER_PORT master2_slave3_tb.master1 @4215000] RDATA receiving: bit[4]=1, current_rdata=0x24
[MASTER_PORT master2_slave3_tb.master1 @4235000] RDATA receiving: bit[5]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @4255000] RDATA receiving: bit[6]=1, current_rdata=0x34
[SLAVE_PORT master2_slave3_tb.slave2.sp @4265000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @4275000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @4275000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4275000] Transitioning RDATA->IDLE, rdata=0x74, drdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @4275000] RDATA receiving: bit[7]=1, current_rdata=0x74
[MASTER_PORT master2_slave3_tb.master1 @4275000] RDATA COMPLETE: final rdata will be 0xe9 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 2 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @4305000] IDLE: Starting new transaction (addr=0x16f6, mode=WRITE), current rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4315000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4315000] IDLE: Starting new transaction (addr=0x16f6, mode=WRITE), current rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @4335000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4345000] IDLE: Starting new transaction (addr=0x030c, mode=WRITE), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @4355000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4375000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @4375000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @4395000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4415000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4415000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @4515000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4525000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @4595000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4605000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @4615000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @4615000] SREADY state (WRITE): addr=0x6f6, wdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @4635000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4675000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @4675000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @4695000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4715000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4715000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @4815000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @4815000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4895000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @4895000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @4905000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @4905000] SREADY state (WRITE): addr=0x30c, wdata=0x00
PASS: Master 1 write to 0x16f6 successful
PASS: Master 2 write to 0x30c successful
[MASTER_PORT master2_slave3_tb.master2 @4935000] IDLE: Starting new transaction (addr=0x030c, mode= READ), current rdata=0x92
[MASTER_PORT master2_slave3_tb.master1 @4935000] IDLE: Starting new transaction (addr=0x16f6, mode= READ), current rdata=0xf4
[MASTER_PORT master2_slave3_tb.master2 @4945000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4945000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @4965000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5005000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5005000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @5025000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5045000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5045000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @5145000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5155000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5165000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5165000] SREADY state (READ): addr=0x6f6, starting read
[SLAVE_PORT @5175000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf4, smemaddr=0x6f6
[SLAVE_PORT @5185000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x6f6
[SLAVE_PORT master2_slave3_tb.slave2.sp @5195000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5195000] RVALID state: smemren=1, rvalid=1, smemrdata=0xed, smemaddr=0x6f6
[SLAVE_PORT master2_slave3_tb.slave2.sp @5205000] RDATA transmission START, data=0xed
[MASTER_PORT master2_slave3_tb.master1 @5225000] RDATA receiving: bit[0]=1, current_rdata=0xf4
[MASTER_PORT master2_slave3_tb.master1 @5245000] RDATA receiving: bit[1]=0, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @5265000] RDATA receiving: bit[2]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @5285000] RDATA receiving: bit[3]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @5305000] RDATA receiving: bit[4]=0, current_rdata=0xfd
[MASTER_PORT master2_slave3_tb.master1 @5325000] RDATA receiving: bit[5]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5345000] RDATA receiving: bit[6]=1, current_rdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @5355000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @5365000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @5365000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @5365000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5365000] RDATA receiving: bit[7]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5365000] RDATA COMPLETE: final rdata will be 0xdb after clock edge
[MASTER_PORT master2_slave3_tb.master2 @5395000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5435000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5435000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @5455000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5475000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5475000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5575000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5575000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @5585000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @5585000] SREADY state (READ): addr=0x30c, starting read
[SLAVE_PORT @5595000] RVALID state: smemren=1, rvalid=0, smemrdata=0x92, smemaddr=0x30c
[SLAVE_PORT @5605000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x30c
[SLAVE_PORT master2_slave3_tb.slave1.sp @5615000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @5615000] RVALID state: smemren=1, rvalid=1, smemrdata=0x00, smemaddr=0x30c
[SLAVE_PORT master2_slave3_tb.slave1.sp @5625000] RDATA transmission START, data=0x00
[MASTER_PORT master2_slave3_tb.master2 @5645000] RDATA receiving: bit[0]=0, current_rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @5665000] RDATA receiving: bit[1]=0, current_rdata=0x92
[MASTER_PORT master2_slave3_tb.master2 @5685000] RDATA receiving: bit[2]=0, current_rdata=0x90
[MASTER_PORT master2_slave3_tb.master2 @5705000] RDATA receiving: bit[3]=0, current_rdata=0x90
[MASTER_PORT master2_slave3_tb.master2 @5725000] RDATA receiving: bit[4]=0, current_rdata=0x90
[MASTER_PORT master2_slave3_tb.master2 @5745000] RDATA receiving: bit[5]=0, current_rdata=0x80
[MASTER_PORT master2_slave3_tb.master2 @5765000] RDATA receiving: bit[6]=0, current_rdata=0x80
[SLAVE_PORT master2_slave3_tb.slave1.sp @5775000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @5785000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @5785000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @5785000] Transitioning RDATA->IDLE, rdata=0x80, drdata=0x80
[MASTER_PORT master2_slave3_tb.master2 @5785000] RDATA receiving: bit[7]=0, current_rdata=0x80
[MASTER_PORT master2_slave3_tb.master2 @5785000] RDATA COMPLETE: final rdata will be 0x00 after clock edge
PASS: Master 1 read from 0x16f6 successful
PASS: Master 2 read from 0x30c successful
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master2 @5815000] IDLE: Starting new transaction (addr=0x13f7, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @5825000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5825000] IDLE: Starting new transaction (addr=0x13f7, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @5845000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5885000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @5885000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @5905000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @5905000] IDLE: Starting new transaction (addr=0x13f7, mode= READ), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @5915000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @5925000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @5925000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @6025000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6035000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @6105000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6115000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @6125000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @6125000] SREADY state (WRITE): addr=0x3f7, wdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6145000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6185000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6185000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @6205000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6225000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6225000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @6325000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6335000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @6345000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6345000] SREADY state (READ): addr=0x3f7, starting read
[SLAVE_PORT @6355000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x3f7
[SLAVE_PORT @6365000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0x3f7
[SLAVE_PORT master2_slave3_tb.slave2.sp @6375000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @6375000] RVALID state: smemren=1, rvalid=1, smemrdata=0xed, smemaddr=0x3f7
[SLAVE_PORT master2_slave3_tb.slave2.sp @6385000] RDATA transmission START, data=0xed
[MASTER_PORT master2_slave3_tb.master1 @6405000] RDATA receiving: bit[0]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6425000] RDATA receiving: bit[1]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6445000] RDATA receiving: bit[2]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6465000] RDATA receiving: bit[3]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6485000] RDATA receiving: bit[4]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6505000] RDATA receiving: bit[5]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6525000] RDATA receiving: bit[6]=1, current_rdata=0xed
[SLAVE_PORT master2_slave3_tb.slave2.sp @6535000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @6545000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @6545000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @6545000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6545000] RDATA receiving: bit[7]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6545000] RDATA COMPLETE: final rdata will be 0xdb after clock edge
PASS: Write-Read conflict test successful

--- Iteration 3 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @6575000] IDLE: Starting new transaction (addr=0x2703, mode=WRITE), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6585000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6585000] IDLE: Starting new transaction (addr=0x2703, mode=WRITE), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @6605000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6645000] IDLE: Starting new transaction (addr=0x243b, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @6645000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6645000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @6655000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @6665000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6685000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6685000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @6785000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6795000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @6865000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6875000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6885000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @6885000] SREADY state (WRITE): addr=0x703, wdata=0x35
[MASTER_PORT master2_slave3_tb.master2 @6905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @6945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @6965000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6985000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @6985000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @7085000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7095000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @7165000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7175000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7185000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @7185000] SREADY state (WRITE): addr=0x43b, wdata=0x2c
PASS: Master 1 write to 0x2703 successful
PASS: Master 2 write to 0x243b successful
[MASTER_PORT master2_slave3_tb.master2 @7215000] IDLE: Starting new transaction (addr=0x243b, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @7215000] IDLE: Starting new transaction (addr=0x2703, mode= READ), current rdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @7225000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7225000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7245000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7285000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7285000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @7305000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7325000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7325000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @7425000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7435000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7445000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @7445000] SREADY state (READ): addr=0x703, starting read
[MASTER_PORT master2_slave3_tb.master1 @7465000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7475000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7495000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @7515000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7515000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7575000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7615000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @7615000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @7625000] RDATA transmission START, data=0x35
[MASTER_PORT master2_slave3_tb.master1 @7645000] RDATA receiving: bit[0]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7665000] RDATA receiving: bit[1]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7685000] RDATA receiving: bit[2]=1, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7705000] RDATA receiving: bit[3]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master1 @7725000] RDATA receiving: bit[4]=1, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @7745000] RDATA receiving: bit[5]=1, current_rdata=0xf5
[MASTER_PORT master2_slave3_tb.master1 @7765000] RDATA receiving: bit[6]=0, current_rdata=0xf5
[SLAVE_PORT master2_slave3_tb.slave3.sp @7775000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @7785000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @7785000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @7785000] Transitioning RDATA->IDLE, rdata=0xb5, drdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @7785000] RDATA receiving: bit[7]=0, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master1 @7785000] RDATA COMPLETE: final rdata will be 0x6a after clock edge
PASS: Master 1 read from 0x2703 successful
INFO: Master 2 read denied by arbiter (addr: 0x243b)
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @7815000] IDLE: Starting new transaction (addr=0x232f, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @7825000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7825000] IDLE: Starting new transaction (addr=0x232f, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @7845000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @7855000] IDLE: Starting new transaction (addr=0x232f, mode= READ), current rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @7865000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @7885000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @7885000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @7905000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7925000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @7925000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @8025000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8035000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @8105000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8115000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @8125000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @8125000] SREADY state (WRITE): addr=0x32f, wdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8145000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8185000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8185000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8205000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8225000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8225000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @8325000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8335000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8345000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @8345000] SREADY state (READ): addr=0x32f, starting read
[MASTER_PORT master2_slave3_tb.master1 @8365000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8395000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8425000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @8425000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @8435000] RDATA transmission START, data=0x61
[MASTER_PORT master2_slave3_tb.master1 @8455000] RDATA receiving: bit[0]=1, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @8475000] RDATA receiving: bit[1]=0, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @8495000] RDATA receiving: bit[2]=0, current_rdata=0x35
[MASTER_PORT master2_slave3_tb.master1 @8515000] RDATA receiving: bit[3]=0, current_rdata=0x31
[MASTER_PORT master2_slave3_tb.master1 @8535000] RDATA receiving: bit[4]=0, current_rdata=0x31
[MASTER_PORT master2_slave3_tb.master1 @8555000] RDATA receiving: bit[5]=1, current_rdata=0x21
[MASTER_PORT master2_slave3_tb.master1 @8575000] RDATA receiving: bit[6]=1, current_rdata=0x21
[SLAVE_PORT master2_slave3_tb.slave3.sp @8585000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @8595000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @8595000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @8595000] Transitioning RDATA->IDLE, rdata=0x61, drdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8595000] RDATA receiving: bit[7]=0, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8595000] RDATA COMPLETE: final rdata will be 0xc2 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 4 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @8625000] IDLE: Starting new transaction (addr=0x076a, mode=WRITE), current rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8635000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8635000] IDLE: Starting new transaction (addr=0x076a, mode=WRITE), current rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @8655000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8685000] IDLE: Starting new transaction (addr=0x0300, mode=WRITE), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @8695000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8695000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @8695000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @8715000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8735000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8735000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @8835000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @8835000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8915000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @8915000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @8925000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @8925000] SREADY state (WRITE): addr=0x76a, wdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @8945000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8985000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @8985000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9005000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9025000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9025000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9125000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @9125000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9205000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @9205000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @9215000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @9215000] SREADY state (WRITE): addr=0x300, wdata=0xce
ERROR: Master 1 write failed - Addr: 0x76a, Expected: 0x37, Got: 0x6e
ERROR: Master 2 write failed - Addr: 0x300, Expected: 0x67, Got: 0xce
[MASTER_PORT master2_slave3_tb.master2 @9245000] IDLE: Starting new transaction (addr=0x0300, mode= READ), current rdata=0x00
[MASTER_PORT master2_slave3_tb.master1 @9245000] IDLE: Starting new transaction (addr=0x076a, mode= READ), current rdata=0x61
[MASTER_PORT master2_slave3_tb.master2 @9255000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9255000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @9335000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9355000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9355000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @9455000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9465000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @9465000] SREADY state (READ): addr=0x76a, starting read
[SLAVE_PORT @9475000] RVALID state: smemren=1, rvalid=0, smemrdata=0x00, smemaddr=0x76a
[SLAVE_PORT @9485000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6e, smemaddr=0x76a
[SLAVE_PORT master2_slave3_tb.slave1.sp @9495000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @9495000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6e, smemaddr=0x76a
[SLAVE_PORT master2_slave3_tb.slave1.sp @9505000] RDATA transmission START, data=0x6e
[MASTER_PORT master2_slave3_tb.master1 @9525000] RDATA receiving: bit[0]=0, current_rdata=0x61
[MASTER_PORT master2_slave3_tb.master1 @9545000] RDATA receiving: bit[1]=1, current_rdata=0x60
[MASTER_PORT master2_slave3_tb.master1 @9565000] RDATA receiving: bit[2]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @9585000] RDATA receiving: bit[3]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @9605000] RDATA receiving: bit[4]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @9625000] RDATA receiving: bit[5]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @9645000] RDATA receiving: bit[6]=1, current_rdata=0x6e
[SLAVE_PORT master2_slave3_tb.slave1.sp @9655000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @9665000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @9665000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @9665000] Transitioning RDATA->IDLE, rdata=0x6e, drdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @9665000] RDATA receiving: bit[7]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @9665000] RDATA COMPLETE: final rdata will be 0xdc after clock edge
[MASTER_PORT master2_slave3_tb.master2 @9695000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @9735000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @9735000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @9755000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9775000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9775000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9875000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @9875000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @9885000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @9885000] SREADY state (READ): addr=0x300, starting read
[SLAVE_PORT @9895000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6e, smemaddr=0x300
[SLAVE_PORT @9905000] RVALID state: smemren=1, rvalid=0, smemrdata=0xce, smemaddr=0x300
[SLAVE_PORT master2_slave3_tb.slave1.sp @9915000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @9915000] RVALID state: smemren=1, rvalid=1, smemrdata=0xce, smemaddr=0x300
[SLAVE_PORT master2_slave3_tb.slave1.sp @9925000] RDATA transmission START, data=0xce
[MASTER_PORT master2_slave3_tb.master2 @9945000] RDATA receiving: bit[0]=0, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @9965000] RDATA receiving: bit[1]=1, current_rdata=0x00
[MASTER_PORT master2_slave3_tb.master2 @9985000] RDATA receiving: bit[2]=1, current_rdata=0x02
[MASTER_PORT master2_slave3_tb.master2 @10005000] RDATA receiving: bit[3]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @10025000] RDATA receiving: bit[4]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @10045000] RDATA receiving: bit[5]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @10065000] RDATA receiving: bit[6]=1, current_rdata=0x0e
[SLAVE_PORT master2_slave3_tb.slave1.sp @10075000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @10085000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @10085000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10085000] Transitioning RDATA->IDLE, rdata=0x4e, drdata=0x4e
[MASTER_PORT master2_slave3_tb.master2 @10085000] RDATA receiving: bit[7]=1, current_rdata=0x4e
[MASTER_PORT master2_slave3_tb.master2 @10085000] RDATA COMPLETE: final rdata will be 0x9d after clock edge
ERROR: Master 1 read failed - Addr: 0x76a, Expected: 0x37, Got: 0x6e
ERROR: Master 2 read failed - Addr: 0x300, Expected: 0x67, Got: 0xce
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @10115000] IDLE: Starting new transaction (addr=0x1cd1, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @10125000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10125000] IDLE: Starting new transaction (addr=0x1cd1, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @10145000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10185000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10185000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @10205000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @10215000] IDLE: Starting new transaction (addr=0x1cd1, mode= READ), current rdata=0x6e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10225000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10225000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @10225000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @10325000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10335000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @10405000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10415000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10425000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @10425000] SREADY state (WRITE): addr=0xcd1, wdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @10445000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10485000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10485000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @10505000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10525000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10525000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @10625000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10635000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @10645000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10645000] SREADY state (READ): addr=0xcd1, starting read
[SLAVE_PORT @10655000] RVALID state: smemren=1, rvalid=0, smemrdata=0xed, smemaddr=0xcd1
[SLAVE_PORT @10665000] RVALID state: smemren=1, rvalid=0, smemrdata=0x9e, smemaddr=0xcd1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10675000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @10675000] RVALID state: smemren=1, rvalid=1, smemrdata=0x9e, smemaddr=0xcd1
[SLAVE_PORT master2_slave3_tb.slave2.sp @10685000] RDATA transmission START, data=0x9e
[MASTER_PORT master2_slave3_tb.master1 @10705000] RDATA receiving: bit[0]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @10725000] RDATA receiving: bit[1]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @10745000] RDATA receiving: bit[2]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @10765000] RDATA receiving: bit[3]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @10785000] RDATA receiving: bit[4]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @10805000] RDATA receiving: bit[5]=0, current_rdata=0x7e
[MASTER_PORT master2_slave3_tb.master1 @10825000] RDATA receiving: bit[6]=0, current_rdata=0x5e
[SLAVE_PORT master2_slave3_tb.slave2.sp @10835000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @10845000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @10845000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @10845000] Transitioning RDATA->IDLE, rdata=0x1e, drdata=0x1e
[MASTER_PORT master2_slave3_tb.master1 @10845000] RDATA receiving: bit[7]=1, current_rdata=0x1e
[MASTER_PORT master2_slave3_tb.master1 @10845000] RDATA COMPLETE: final rdata will be 0x3d after clock edge
PASS: Write-Read conflict test successful

--- Iteration 5 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @10875000] IDLE: Starting new transaction (addr=0x2fd1, mode=WRITE), current rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @10885000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @10885000] IDLE: Starting new transaction (addr=0x2fd1, mode=WRITE), current rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @10905000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @10945000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @10945000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @10965000] IDLE: Starting new transaction (addr=0x2109, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @10965000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @10975000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10985000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @10985000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @11085000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11095000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @11165000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11175000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11185000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @11185000] SREADY state (WRITE): addr=0xfd1, wdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @11205000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11245000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @11245000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @11265000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11285000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11285000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @11385000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11395000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @11465000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @11485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @11485000] SREADY state (WRITE): addr=0x109, wdata=0x89
PASS: Master 1 write to 0x2fd1 successful
PASS: Master 2 write to 0x2109 successful
[MASTER_PORT master2_slave3_tb.master2 @11515000] IDLE: Starting new transaction (addr=0x2109, mode= READ), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @11515000] IDLE: Starting new transaction (addr=0x2fd1, mode= READ), current rdata=0x9e
[MASTER_PORT master2_slave3_tb.master2 @11525000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11525000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11545000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11585000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @11585000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @11605000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11625000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11625000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @11725000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11735000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11745000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @11745000] SREADY state (READ): addr=0xfd1, starting read
[MASTER_PORT master2_slave3_tb.master1 @11765000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @11775000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11795000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @11815000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @11815000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @11875000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11915000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @11915000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @11925000] RDATA transmission START, data=0xb8
[MASTER_PORT master2_slave3_tb.master1 @11945000] RDATA receiving: bit[0]=0, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @11965000] RDATA receiving: bit[1]=0, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @11985000] RDATA receiving: bit[2]=0, current_rdata=0x9c
[MASTER_PORT master2_slave3_tb.master1 @12005000] RDATA receiving: bit[3]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @12025000] RDATA receiving: bit[4]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @12045000] RDATA receiving: bit[5]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @12065000] RDATA receiving: bit[6]=0, current_rdata=0xb8
[SLAVE_PORT master2_slave3_tb.slave3.sp @12075000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @12085000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12085000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12085000] Transitioning RDATA->IDLE, rdata=0xb8, drdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12085000] RDATA receiving: bit[7]=1, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12085000] RDATA COMPLETE: final rdata will be 0x71 after clock edge
PASS: Master 1 read from 0x2fd1 successful
INFO: Master 2 read denied by arbiter (addr: 0x2109)
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @12115000] IDLE: Starting new transaction (addr=0x265b, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @12125000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12125000] IDLE: Starting new transaction (addr=0x265b, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @12125000] IDLE: Starting new transaction (addr=0x265b, mode= READ), current rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12135000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @12145000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12185000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @12185000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @12205000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12225000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12225000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @12325000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12335000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @12405000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12415000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @12425000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @12425000] SREADY state (WRITE): addr=0x65b, wdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @12445000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12485000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12485000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @12505000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12525000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12525000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @12625000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12635000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12645000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @12645000] SREADY state (READ): addr=0x65b, starting read
[MASTER_PORT master2_slave3_tb.master1 @12665000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12695000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12725000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12725000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @12735000] RDATA transmission START, data=0x41
[MASTER_PORT master2_slave3_tb.master1 @12755000] RDATA receiving: bit[0]=1, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @12775000] RDATA receiving: bit[1]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @12795000] RDATA receiving: bit[2]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @12815000] RDATA receiving: bit[3]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @12835000] RDATA receiving: bit[4]=0, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @12855000] RDATA receiving: bit[5]=0, current_rdata=0xa1
[MASTER_PORT master2_slave3_tb.master1 @12875000] RDATA receiving: bit[6]=1, current_rdata=0x81
[SLAVE_PORT master2_slave3_tb.slave3.sp @12885000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @12895000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @12895000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @12895000] Transitioning RDATA->IDLE, rdata=0xc1, drdata=0xc1
[MASTER_PORT master2_slave3_tb.master1 @12895000] RDATA receiving: bit[7]=0, current_rdata=0xc1
[MASTER_PORT master2_slave3_tb.master1 @12895000] RDATA COMPLETE: final rdata will be 0x82 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 6 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @12925000] IDLE: Starting new transaction (addr=0x2764, mode=WRITE), current rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @12935000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12935000] IDLE: Starting new transaction (addr=0x2764, mode=WRITE), current rdata=0x41
[MASTER_PORT master2_slave3_tb.master2 @12945000] IDLE: Starting new transaction (addr=0x05b2, mode=WRITE), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @12955000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12955000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12995000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @12995000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13015000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13035000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13035000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @13135000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13145000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @13215000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13225000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @13235000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @13235000] SREADY state (WRITE): addr=0x764, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @13255000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13295000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @13295000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @13315000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13335000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13335000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13435000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @13435000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13515000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @13515000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @13525000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @13525000] SREADY state (WRITE): addr=0x5b2, wdata=0x98
PASS: Master 1 write to 0x2764 successful
ERROR: Master 2 write failed - Addr: 0x5b2, Expected: 0x4c, Got: 0x98
[MASTER_PORT master2_slave3_tb.master2 @13555000] IDLE: Starting new transaction (addr=0x05b2, mode= READ), current rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @13555000] IDLE: Starting new transaction (addr=0x2764, mode= READ), current rdata=0x41
[MASTER_PORT master2_slave3_tb.master2 @13565000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13565000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13585000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13625000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @13625000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @13645000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13665000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13665000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @13765000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13775000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13785000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @13785000] SREADY state (READ): addr=0x764, starting read
[MASTER_PORT master2_slave3_tb.master1 @13805000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @13815000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @13835000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @13855000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @13855000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @13875000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13895000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13895000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @13995000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @13995000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14005000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @14005000] SREADY state (READ): addr=0x5b2, starting read
[SLAVE_PORT @14015000] RVALID state: smemren=1, rvalid=0, smemrdata=0xce, smemaddr=0x5b2
[SLAVE_PORT @14025000] RVALID state: smemren=1, rvalid=0, smemrdata=0x98, smemaddr=0x5b2
[SLAVE_PORT master2_slave3_tb.slave1.sp @14035000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14035000] RVALID state: smemren=1, rvalid=1, smemrdata=0x98, smemaddr=0x5b2
[SLAVE_PORT master2_slave3_tb.slave1.sp @14045000] RDATA transmission START, data=0x98
[MASTER_PORT master2_slave3_tb.master2 @14065000] RDATA receiving: bit[0]=0, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @14085000] RDATA receiving: bit[1]=0, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @14105000] RDATA receiving: bit[2]=0, current_rdata=0xcc
[MASTER_PORT master2_slave3_tb.master2 @14125000] RDATA receiving: bit[3]=1, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @14145000] RDATA receiving: bit[4]=1, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @14165000] RDATA receiving: bit[5]=0, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master2 @14185000] RDATA receiving: bit[6]=0, current_rdata=0xd8
[SLAVE_PORT master2_slave3_tb.slave1.sp @14195000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @14205000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @14205000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14205000] Transitioning RDATA->IDLE, rdata=0x98, drdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @14205000] RDATA receiving: bit[7]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @14205000] RDATA COMPLETE: final rdata will be 0x31 after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @14245000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14245000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @14255000] RDATA transmission START, data=0xf1
[MASTER_PORT master2_slave3_tb.master1 @14275000] RDATA receiving: bit[0]=1, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14295000] RDATA receiving: bit[1]=0, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14315000] RDATA receiving: bit[2]=0, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14335000] RDATA receiving: bit[3]=0, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14355000] RDATA receiving: bit[4]=1, current_rdata=0x41
[MASTER_PORT master2_slave3_tb.master1 @14375000] RDATA receiving: bit[5]=1, current_rdata=0x51
[MASTER_PORT master2_slave3_tb.master1 @14395000] RDATA receiving: bit[6]=1, current_rdata=0x71
[SLAVE_PORT master2_slave3_tb.slave3.sp @14405000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @14415000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14415000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14415000] Transitioning RDATA->IDLE, rdata=0x71, drdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @14415000] RDATA receiving: bit[7]=1, current_rdata=0x71
[MASTER_PORT master2_slave3_tb.master1 @14415000] RDATA COMPLETE: final rdata will be 0xe3 after clock edge
PASS: Master 1 read from 0x2764 successful
ERROR: Master 2 read failed - Addr: 0x5b2, Expected: 0x4c, Got: 0x98
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master2 @14445000] IDLE: Starting new transaction (addr=0x01b0, mode=WRITE), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @14455000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14455000] IDLE: Starting new transaction (addr=0x01b0, mode=WRITE), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @14465000] IDLE: Starting new transaction (addr=0x01b0, mode= READ), current rdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @14475000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @14475000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @14515000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @14515000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @14535000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14555000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14555000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14655000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @14655000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14735000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @14735000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @14745000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @14745000] SREADY state (WRITE): addr=0x1b0, wdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @14765000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14805000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @14805000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @14825000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14845000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14845000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14945000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @14945000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14955000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @14955000] SREADY state (READ): addr=0x1b0, starting read
[SLAVE_PORT @14965000] RVALID state: smemren=1, rvalid=0, smemrdata=0x98, smemaddr=0x1b0
[SLAVE_PORT @14975000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7a, smemaddr=0x1b0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14985000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @14985000] RVALID state: smemren=1, rvalid=1, smemrdata=0x7a, smemaddr=0x1b0
[SLAVE_PORT master2_slave3_tb.slave1.sp @14995000] RDATA transmission START, data=0x7a
[MASTER_PORT master2_slave3_tb.master1 @15015000] RDATA receiving: bit[0]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @15035000] RDATA receiving: bit[1]=1, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @15055000] RDATA receiving: bit[2]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15075000] RDATA receiving: bit[3]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @15095000] RDATA receiving: bit[4]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @15115000] RDATA receiving: bit[5]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @15135000] RDATA receiving: bit[6]=1, current_rdata=0xfa
[SLAVE_PORT master2_slave3_tb.slave1.sp @15145000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @15155000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @15155000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15155000] Transitioning RDATA->IDLE, rdata=0xfa, drdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @15155000] RDATA receiving: bit[7]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @15155000] RDATA COMPLETE: final rdata will be 0xf4 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 7 ---
Random delay: 2 cycles
[MASTER_PORT master2_slave3_tb.master1 @15185000] IDLE: Starting new transaction (addr=0x0763, mode=WRITE), current rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @15195000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15195000] IDLE: Starting new transaction (addr=0x0763, mode=WRITE), current rdata=0x7a
[MASTER_PORT master2_slave3_tb.master2 @15215000] IDLE: Starting new transaction (addr=0x2ac3, mode=WRITE), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @15215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15225000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @15255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @15275000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15295000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15395000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @15395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @15475000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @15485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @15485000] SREADY state (WRITE): addr=0x763, wdata=0x06
[MASTER_PORT master2_slave3_tb.master2 @15505000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15545000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @15545000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @15565000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15585000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15585000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @15685000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15695000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @15765000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15775000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @15785000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @15785000] SREADY state (WRITE): addr=0xac3, wdata=0xb4
ERROR: Master 1 write failed - Addr: 0x763, Expected: 0x3, Got: 0x6
PASS: Master 2 write to 0x2ac3 successful
[MASTER_PORT master2_slave3_tb.master2 @15815000] IDLE: Starting new transaction (addr=0x2ac3, mode= READ), current rdata=0x98
[MASTER_PORT master2_slave3_tb.master1 @15815000] IDLE: Starting new transaction (addr=0x0763, mode= READ), current rdata=0x7a
[MASTER_PORT master2_slave3_tb.master2 @15825000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15825000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15845000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15885000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @15885000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @15905000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15925000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @15925000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @16025000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16025000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @16035000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @16035000] SREADY state (READ): addr=0x763, starting read
[SLAVE_PORT @16045000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7a, smemaddr=0x763
[SLAVE_PORT @16055000] RVALID state: smemren=1, rvalid=0, smemrdata=0x06, smemaddr=0x763
[SLAVE_PORT master2_slave3_tb.slave1.sp @16065000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16065000] RVALID state: smemren=1, rvalid=1, smemrdata=0x06, smemaddr=0x763
[SLAVE_PORT master2_slave3_tb.slave1.sp @16075000] RDATA transmission START, data=0x06
[MASTER_PORT master2_slave3_tb.master1 @16095000] RDATA receiving: bit[0]=0, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @16115000] RDATA receiving: bit[1]=1, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @16135000] RDATA receiving: bit[2]=1, current_rdata=0x7a
[MASTER_PORT master2_slave3_tb.master1 @16155000] RDATA receiving: bit[3]=0, current_rdata=0x7e
[MASTER_PORT master2_slave3_tb.master1 @16175000] RDATA receiving: bit[4]=0, current_rdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @16195000] RDATA receiving: bit[5]=0, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master1 @16215000] RDATA receiving: bit[6]=0, current_rdata=0x46
[SLAVE_PORT master2_slave3_tb.slave1.sp @16225000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @16235000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @16235000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @16235000] Transitioning RDATA->IDLE, rdata=0x06, drdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @16235000] RDATA receiving: bit[7]=0, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @16235000] RDATA COMPLETE: final rdata will be 0x0c after clock edge
[MASTER_PORT master2_slave3_tb.master2 @16265000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16305000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16305000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @16325000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16345000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16345000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @16445000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16465000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @16465000] SREADY state (READ): addr=0xac3, starting read
[MASTER_PORT master2_slave3_tb.master2 @16485000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16515000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16545000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @16545000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @16555000] RDATA transmission START, data=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16575000] RDATA receiving: bit[0]=0, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @16595000] RDATA receiving: bit[1]=0, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @16615000] RDATA receiving: bit[2]=1, current_rdata=0x98
[MASTER_PORT master2_slave3_tb.master2 @16635000] RDATA receiving: bit[3]=0, current_rdata=0x9c
[MASTER_PORT master2_slave3_tb.master2 @16655000] RDATA receiving: bit[4]=1, current_rdata=0x94
[MASTER_PORT master2_slave3_tb.master2 @16675000] RDATA receiving: bit[5]=1, current_rdata=0x94
[MASTER_PORT master2_slave3_tb.master2 @16695000] RDATA receiving: bit[6]=0, current_rdata=0xb4
[SLAVE_PORT master2_slave3_tb.slave3.sp @16705000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @16715000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @16715000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16715000] Transitioning RDATA->IDLE, rdata=0xb4, drdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16715000] RDATA receiving: bit[7]=1, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16715000] RDATA COMPLETE: final rdata will be 0x69 after clock edge
ERROR: Master 1 read failed - Addr: 0x763, Expected: 0x3, Got: 0x6
PASS: Master 2 read from 0x2ac3 successful
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master2 @16745000] IDLE: Starting new transaction (addr=0x0617, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16755000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16755000] IDLE: Starting new transaction (addr=0x0617, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @16775000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @16785000] IDLE: Starting new transaction (addr=0x0617, mode= READ), current rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @16795000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @16815000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @16815000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @16835000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @16855000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @16855000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @16955000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @16955000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17035000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @17035000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17045000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @17045000] SREADY state (WRITE): addr=0x617, wdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @17065000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17105000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17105000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17125000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17145000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17145000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17245000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17245000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17255000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @17255000] SREADY state (READ): addr=0x617, starting read
[SLAVE_PORT @17265000] RVALID state: smemren=1, rvalid=0, smemrdata=0x06, smemaddr=0x617
[SLAVE_PORT @17275000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6e, smemaddr=0x617
[SLAVE_PORT master2_slave3_tb.slave1.sp @17285000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @17285000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6e, smemaddr=0x617
[SLAVE_PORT master2_slave3_tb.slave1.sp @17295000] RDATA transmission START, data=0x6e
[MASTER_PORT master2_slave3_tb.master1 @17315000] RDATA receiving: bit[0]=0, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @17335000] RDATA receiving: bit[1]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @17355000] RDATA receiving: bit[2]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @17375000] RDATA receiving: bit[3]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @17395000] RDATA receiving: bit[4]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @17415000] RDATA receiving: bit[5]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @17435000] RDATA receiving: bit[6]=1, current_rdata=0x2e
[SLAVE_PORT master2_slave3_tb.slave1.sp @17445000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @17455000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @17455000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @17455000] Transitioning RDATA->IDLE, rdata=0x6e, drdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @17455000] RDATA receiving: bit[7]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @17455000] RDATA COMPLETE: final rdata will be 0xdc after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 8 ---
Random delay: 1 cycles
[MASTER_PORT master2_slave3_tb.master1 @17485000] IDLE: Starting new transaction (addr=0x00da, mode=WRITE), current rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @17495000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17495000] IDLE: Starting new transaction (addr=0x00da, mode=WRITE), current rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @17505000] IDLE: Starting new transaction (addr=0x205a, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @17515000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17515000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17555000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @17555000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @17575000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17595000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17595000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @17695000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @17695000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17775000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @17775000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @17785000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @17785000] SREADY state (WRITE): addr=0x0da, wdata=0xe2
[MASTER_PORT master2_slave3_tb.master2 @17805000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17845000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @17845000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @17865000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17885000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17885000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @17985000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @17995000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @18065000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18075000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @18085000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @18085000] SREADY state (WRITE): addr=0x05a, wdata=0x08
ERROR: Master 1 write failed - Addr: 0xda, Expected: 0xf1, Got: 0xe2
PASS: Master 2 write to 0x205a successful
[MASTER_PORT master2_slave3_tb.master2 @18115000] IDLE: Starting new transaction (addr=0x205a, mode= READ), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @18115000] IDLE: Starting new transaction (addr=0x00da, mode= READ), current rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @18125000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18125000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18145000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18185000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18185000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @18205000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18225000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18225000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18325000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @18325000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @18335000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @18335000] SREADY state (READ): addr=0x0da, starting read
[SLAVE_PORT @18345000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6e, smemaddr=0x0da
[SLAVE_PORT @18355000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe2, smemaddr=0x0da
[SLAVE_PORT master2_slave3_tb.slave1.sp @18365000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18365000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe2, smemaddr=0x0da
[SLAVE_PORT master2_slave3_tb.slave1.sp @18375000] RDATA transmission START, data=0xe2
[MASTER_PORT master2_slave3_tb.master1 @18395000] RDATA receiving: bit[0]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @18415000] RDATA receiving: bit[1]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @18435000] RDATA receiving: bit[2]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master1 @18455000] RDATA receiving: bit[3]=0, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @18475000] RDATA receiving: bit[4]=0, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @18495000] RDATA receiving: bit[5]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @18515000] RDATA receiving: bit[6]=1, current_rdata=0x62
[SLAVE_PORT master2_slave3_tb.slave1.sp @18525000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @18535000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @18535000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @18535000] Transitioning RDATA->IDLE, rdata=0x62, drdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @18535000] RDATA receiving: bit[7]=1, current_rdata=0x62
[MASTER_PORT master2_slave3_tb.master1 @18535000] RDATA COMPLETE: final rdata will be 0xc5 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @18565000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18605000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @18605000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @18625000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18645000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18645000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @18745000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18755000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18765000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @18765000] SREADY state (READ): addr=0x05a, starting read
[MASTER_PORT master2_slave3_tb.master2 @18785000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18815000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18845000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @18845000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @18855000] RDATA transmission START, data=0x08
[MASTER_PORT master2_slave3_tb.master2 @18875000] RDATA receiving: bit[0]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @18895000] RDATA receiving: bit[1]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @18915000] RDATA receiving: bit[2]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @18935000] RDATA receiving: bit[3]=1, current_rdata=0xb0
[MASTER_PORT master2_slave3_tb.master2 @18955000] RDATA receiving: bit[4]=0, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @18975000] RDATA receiving: bit[5]=0, current_rdata=0xa8
[MASTER_PORT master2_slave3_tb.master2 @18995000] RDATA receiving: bit[6]=0, current_rdata=0x88
[SLAVE_PORT master2_slave3_tb.slave3.sp @19005000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @19015000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @19015000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @19015000] Transitioning RDATA->IDLE, rdata=0x88, drdata=0x88
[MASTER_PORT master2_slave3_tb.master2 @19015000] RDATA receiving: bit[7]=0, current_rdata=0x88
[MASTER_PORT master2_slave3_tb.master2 @19015000] RDATA COMPLETE: final rdata will be 0x10 after clock edge
ERROR: Master 1 read failed - Addr: 0xda, Expected: 0xf1, Got: 0xe2
PASS: Master 2 read from 0x205a successful
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master2 @19045000] IDLE: Starting new transaction (addr=0x00e2, mode=WRITE), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @19055000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19055000] IDLE: Starting new transaction (addr=0x00e2, mode=WRITE), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @19075000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19115000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19115000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @19135000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @19135000] IDLE: Starting new transaction (addr=0x00e2, mode= READ), current rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @19145000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19155000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19155000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19255000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @19255000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19335000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @19335000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19345000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @19345000] SREADY state (WRITE): addr=0x0e2, wdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19365000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19405000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19405000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @19425000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19445000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19445000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19545000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19545000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @19555000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @19555000] SREADY state (READ): addr=0x0e2, starting read
[SLAVE_PORT @19565000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe2, smemaddr=0x0e2
[SLAVE_PORT @19575000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf2, smemaddr=0x0e2
[SLAVE_PORT master2_slave3_tb.slave1.sp @19585000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @19585000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf2, smemaddr=0x0e2
[SLAVE_PORT master2_slave3_tb.slave1.sp @19595000] RDATA transmission START, data=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19615000] RDATA receiving: bit[0]=0, current_rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @19635000] RDATA receiving: bit[1]=1, current_rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @19655000] RDATA receiving: bit[2]=0, current_rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @19675000] RDATA receiving: bit[3]=0, current_rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @19695000] RDATA receiving: bit[4]=1, current_rdata=0xe2
[MASTER_PORT master2_slave3_tb.master1 @19715000] RDATA receiving: bit[5]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19735000] RDATA receiving: bit[6]=1, current_rdata=0xf2
[SLAVE_PORT master2_slave3_tb.slave1.sp @19745000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @19755000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @19755000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @19755000] Transitioning RDATA->IDLE, rdata=0xf2, drdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19755000] RDATA receiving: bit[7]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19755000] RDATA COMPLETE: final rdata will be 0xe5 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 9 ---
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master1 @19785000] IDLE: Starting new transaction (addr=0x013d, mode=WRITE), current rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19795000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @19795000] IDLE: Starting new transaction (addr=0x013d, mode=WRITE), current rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @19815000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @19845000] IDLE: Starting new transaction (addr=0x049b, mode=WRITE), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @19855000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @19855000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @19855000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @19875000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19895000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19895000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @19995000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @19995000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20075000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @20075000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20085000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @20085000] SREADY state (WRITE): addr=0x13d, wdata=0xea
[MASTER_PORT master2_slave3_tb.master2 @20105000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20145000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @20145000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20165000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20185000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20185000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20285000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @20285000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20365000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @20365000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20375000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @20375000] SREADY state (WRITE): addr=0x49b, wdata=0xae
ERROR: Master 1 write failed - Addr: 0x13d, Expected: 0x75, Got: 0xea
ERROR: Master 2 write failed - Addr: 0x49b, Expected: 0x57, Got: 0xae
[MASTER_PORT master2_slave3_tb.master2 @20405000] IDLE: Starting new transaction (addr=0x049b, mode= READ), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master1 @20405000] IDLE: Starting new transaction (addr=0x013d, mode= READ), current rdata=0xf2
[MASTER_PORT master2_slave3_tb.master2 @20415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20415000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20435000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20475000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20475000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @20495000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20515000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20515000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @20615000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @20615000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20625000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @20625000] SREADY state (READ): addr=0x13d, starting read
[SLAVE_PORT @20635000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf2, smemaddr=0x13d
[SLAVE_PORT @20645000] RVALID state: smemren=1, rvalid=0, smemrdata=0xea, smemaddr=0x13d
[SLAVE_PORT master2_slave3_tb.slave1.sp @20655000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @20655000] RVALID state: smemren=1, rvalid=1, smemrdata=0xea, smemaddr=0x13d
[SLAVE_PORT master2_slave3_tb.slave1.sp @20665000] RDATA transmission START, data=0xea
[MASTER_PORT master2_slave3_tb.master1 @20685000] RDATA receiving: bit[0]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @20705000] RDATA receiving: bit[1]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @20725000] RDATA receiving: bit[2]=0, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @20745000] RDATA receiving: bit[3]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @20765000] RDATA receiving: bit[4]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @20785000] RDATA receiving: bit[5]=1, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @20805000] RDATA receiving: bit[6]=1, current_rdata=0xea
[SLAVE_PORT master2_slave3_tb.slave1.sp @20815000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @20825000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @20825000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @20825000] Transitioning RDATA->IDLE, rdata=0xea, drdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @20825000] RDATA receiving: bit[7]=1, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @20825000] RDATA COMPLETE: final rdata will be 0xd5 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @20855000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20895000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @20895000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @20915000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20935000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @20935000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @21035000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @21035000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @21045000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @21045000] SREADY state (READ): addr=0x49b, starting read
[SLAVE_PORT @21055000] RVALID state: smemren=1, rvalid=0, smemrdata=0xea, smemaddr=0x49b
[SLAVE_PORT @21065000] RVALID state: smemren=1, rvalid=0, smemrdata=0xae, smemaddr=0x49b
[SLAVE_PORT master2_slave3_tb.slave1.sp @21075000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21075000] RVALID state: smemren=1, rvalid=1, smemrdata=0xae, smemaddr=0x49b
[SLAVE_PORT master2_slave3_tb.slave1.sp @21085000] RDATA transmission START, data=0xae
[MASTER_PORT master2_slave3_tb.master2 @21105000] RDATA receiving: bit[0]=0, current_rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @21125000] RDATA receiving: bit[1]=1, current_rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @21145000] RDATA receiving: bit[2]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @21165000] RDATA receiving: bit[3]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @21185000] RDATA receiving: bit[4]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @21205000] RDATA receiving: bit[5]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @21225000] RDATA receiving: bit[6]=0, current_rdata=0x2e
[SLAVE_PORT master2_slave3_tb.slave1.sp @21235000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @21245000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @21245000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21245000] Transitioning RDATA->IDLE, rdata=0x2e, drdata=0x2e
[MASTER_PORT master2_slave3_tb.master2 @21245000] RDATA receiving: bit[7]=1, current_rdata=0x2e
[MASTER_PORT master2_slave3_tb.master2 @21245000] RDATA COMPLETE: final rdata will be 0x5d after clock edge
ERROR: Master 1 read failed - Addr: 0x13d, Expected: 0x75, Got: 0xea
ERROR: Master 2 read failed - Addr: 0x49b, Expected: 0x57, Got: 0xae
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @21275000] IDLE: Starting new transaction (addr=0x2894, mode=WRITE), current rdata=0xae
[MASTER_PORT master2_slave3_tb.master2 @21285000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21285000] IDLE: Starting new transaction (addr=0x2894, mode=WRITE), current rdata=0xae
[MASTER_PORT master2_slave3_tb.master1 @21285000] IDLE: Starting new transaction (addr=0x2894, mode= READ), current rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @21295000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @21305000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21345000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @21345000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @21365000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21385000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21385000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @21485000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21495000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @21565000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21575000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @21585000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @21585000] SREADY state (WRITE): addr=0x894, wdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @21605000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21645000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @21645000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @21665000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21685000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21685000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @21785000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21795000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21805000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @21805000] SREADY state (READ): addr=0x894, starting read
[MASTER_PORT master2_slave3_tb.master1 @21825000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21855000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21885000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @21885000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @21895000] RDATA transmission START, data=0xcc
[MASTER_PORT master2_slave3_tb.master1 @21915000] RDATA receiving: bit[0]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @21935000] RDATA receiving: bit[1]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @21955000] RDATA receiving: bit[2]=1, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master1 @21975000] RDATA receiving: bit[3]=1, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @21995000] RDATA receiving: bit[4]=0, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @22015000] RDATA receiving: bit[5]=0, current_rdata=0xec
[MASTER_PORT master2_slave3_tb.master1 @22035000] RDATA receiving: bit[6]=1, current_rdata=0xcc
[SLAVE_PORT master2_slave3_tb.slave3.sp @22045000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @22055000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22055000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22055000] Transitioning RDATA->IDLE, rdata=0xcc, drdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22055000] RDATA receiving: bit[7]=1, current_rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22055000] RDATA COMPLETE: final rdata will be 0x99 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 10 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @22085000] IDLE: Starting new transaction (addr=0x052f, mode=WRITE), current rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22095000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22095000] IDLE: Starting new transaction (addr=0x052f, mode=WRITE), current rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @22115000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22155000] IDLE: Starting new transaction (addr=0x1e66, mode=WRITE), current rdata=0xae
[MASTER_PORT master2_slave3_tb.master1 @22155000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22155000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @22165000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @22175000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22195000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22195000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22295000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @22295000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22375000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @22375000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22385000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @22385000] SREADY state (WRITE): addr=0x52f, wdata=0x9e
[MASTER_PORT master2_slave3_tb.master2 @22405000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22445000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @22445000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @22465000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22485000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22485000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @22585000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22595000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @22665000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22675000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @22685000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @22685000] SREADY state (WRITE): addr=0xe66, wdata=0xe4
ERROR: Master 1 write failed - Addr: 0x52f, Expected: 0x4f, Got: 0x9e
PASS: Master 2 write to 0x1e66 successful
[MASTER_PORT master2_slave3_tb.master2 @22715000] IDLE: Starting new transaction (addr=0x1e66, mode= READ), current rdata=0xae
[MASTER_PORT master2_slave3_tb.master1 @22715000] IDLE: Starting new transaction (addr=0x052f, mode= READ), current rdata=0xcc
[MASTER_PORT master2_slave3_tb.master2 @22725000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22725000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22745000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22785000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @22785000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @22805000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22825000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22825000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @22925000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @22925000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @22935000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @22935000] SREADY state (READ): addr=0x52f, starting read
[SLAVE_PORT @22945000] RVALID state: smemren=1, rvalid=0, smemrdata=0xae, smemaddr=0x52f
[SLAVE_PORT @22955000] RVALID state: smemren=1, rvalid=0, smemrdata=0x9e, smemaddr=0x52f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22965000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @22965000] RVALID state: smemren=1, rvalid=1, smemrdata=0x9e, smemaddr=0x52f
[SLAVE_PORT master2_slave3_tb.slave1.sp @22975000] RDATA transmission START, data=0x9e
[MASTER_PORT master2_slave3_tb.master1 @22995000] RDATA receiving: bit[0]=0, current_rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @23015000] RDATA receiving: bit[1]=1, current_rdata=0xcc
[MASTER_PORT master2_slave3_tb.master1 @23035000] RDATA receiving: bit[2]=1, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @23055000] RDATA receiving: bit[3]=1, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @23075000] RDATA receiving: bit[4]=1, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master1 @23095000] RDATA receiving: bit[5]=0, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @23115000] RDATA receiving: bit[6]=0, current_rdata=0xde
[SLAVE_PORT master2_slave3_tb.slave1.sp @23125000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @23135000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @23135000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23135000] Transitioning RDATA->IDLE, rdata=0x9e, drdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @23135000] RDATA receiving: bit[7]=1, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @23135000] RDATA COMPLETE: final rdata will be 0x3d after clock edge
[MASTER_PORT master2_slave3_tb.master2 @23165000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23205000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23205000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @23225000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23245000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23245000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @23345000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23355000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @23365000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23365000] SREADY state (READ): addr=0xe66, starting read
[SLAVE_PORT @23375000] RVALID state: smemren=1, rvalid=0, smemrdata=0x9e, smemaddr=0xe66
[SLAVE_PORT @23385000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe4, smemaddr=0xe66
[SLAVE_PORT master2_slave3_tb.slave2.sp @23395000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @23395000] RVALID state: smemren=1, rvalid=1, smemrdata=0xe4, smemaddr=0xe66
[SLAVE_PORT master2_slave3_tb.slave2.sp @23405000] RDATA transmission START, data=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23425000] RDATA receiving: bit[0]=0, current_rdata=0xae
[MASTER_PORT master2_slave3_tb.master2 @23445000] RDATA receiving: bit[1]=0, current_rdata=0xae
[MASTER_PORT master2_slave3_tb.master2 @23465000] RDATA receiving: bit[2]=1, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master2 @23485000] RDATA receiving: bit[3]=0, current_rdata=0xac
[MASTER_PORT master2_slave3_tb.master2 @23505000] RDATA receiving: bit[4]=0, current_rdata=0xa4
[MASTER_PORT master2_slave3_tb.master2 @23525000] RDATA receiving: bit[5]=1, current_rdata=0xa4
[MASTER_PORT master2_slave3_tb.master2 @23545000] RDATA receiving: bit[6]=1, current_rdata=0xa4
[SLAVE_PORT master2_slave3_tb.slave2.sp @23555000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @23565000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @23565000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23565000] Transitioning RDATA->IDLE, rdata=0xe4, drdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23565000] RDATA receiving: bit[7]=1, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23565000] RDATA COMPLETE: final rdata will be 0xc9 after clock edge
ERROR: Master 1 read failed - Addr: 0x52f, Expected: 0x4f, Got: 0x9e
PASS: Master 2 read from 0x1e66 successful
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master2 @23595000] IDLE: Starting new transaction (addr=0x2b13, mode=WRITE), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23605000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23605000] IDLE: Starting new transaction (addr=0x2b13, mode=WRITE), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @23625000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23665000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @23665000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @23685000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @23695000] IDLE: Starting new transaction (addr=0x2b13, mode= READ), current rdata=0x9e
[SLAVE_PORT master2_slave3_tb.slave3.sp @23705000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23705000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @23705000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @23805000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23815000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @23885000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23895000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @23905000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @23905000] SREADY state (WRITE): addr=0xb13, wdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @23925000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23965000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @23965000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @23985000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24005000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24005000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @24105000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24115000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24125000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @24125000] SREADY state (READ): addr=0xb13, starting read
[MASTER_PORT master2_slave3_tb.master1 @24145000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24175000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24205000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @24205000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @24215000] RDATA transmission START, data=0x33
[MASTER_PORT master2_slave3_tb.master1 @24235000] RDATA receiving: bit[0]=1, current_rdata=0x9e
[MASTER_PORT master2_slave3_tb.master1 @24255000] RDATA receiving: bit[1]=1, current_rdata=0x9f
[MASTER_PORT master2_slave3_tb.master1 @24275000] RDATA receiving: bit[2]=0, current_rdata=0x9f
[MASTER_PORT master2_slave3_tb.master1 @24295000] RDATA receiving: bit[3]=0, current_rdata=0x9b
[MASTER_PORT master2_slave3_tb.master1 @24315000] RDATA receiving: bit[4]=1, current_rdata=0x93
[MASTER_PORT master2_slave3_tb.master1 @24335000] RDATA receiving: bit[5]=1, current_rdata=0x93
[MASTER_PORT master2_slave3_tb.master1 @24355000] RDATA receiving: bit[6]=0, current_rdata=0xb3
[SLAVE_PORT master2_slave3_tb.slave3.sp @24365000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @24375000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @24375000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @24375000] Transitioning RDATA->IDLE, rdata=0xb3, drdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @24375000] RDATA receiving: bit[7]=0, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @24375000] RDATA COMPLETE: final rdata will be 0x66 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 11 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @24405000] IDLE: Starting new transaction (addr=0x1979, mode=WRITE), current rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24415000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24415000] IDLE: Starting new transaction (addr=0x1979, mode=WRITE), current rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @24435000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24475000] IDLE: Starting new transaction (addr=0x1a2c, mode=WRITE), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @24475000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24475000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24485000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @24495000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24515000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24515000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @24615000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24625000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @24695000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24705000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24715000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @24715000] SREADY state (WRITE): addr=0x979, wdata=0xfb
[MASTER_PORT master2_slave3_tb.master2 @24735000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24775000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @24775000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @24795000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24815000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24815000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @24915000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @24925000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @24995000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25005000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @25015000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @25015000] SREADY state (WRITE): addr=0xa2c, wdata=0x0f
PASS: Master 1 write to 0x1979 successful
PASS: Master 2 write to 0x1a2c successful
[MASTER_PORT master2_slave3_tb.master2 @25045000] IDLE: Starting new transaction (addr=0x1a2c, mode= READ), current rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @25045000] IDLE: Starting new transaction (addr=0x1979, mode= READ), current rdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @25055000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25055000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25075000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25115000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25115000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @25135000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25155000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25155000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @25255000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25265000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25275000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25275000] SREADY state (READ): addr=0x979, starting read
[SLAVE_PORT @25285000] RVALID state: smemren=1, rvalid=0, smemrdata=0xe4, smemaddr=0x979
[SLAVE_PORT @25295000] RVALID state: smemren=1, rvalid=0, smemrdata=0xfb, smemaddr=0x979
[SLAVE_PORT master2_slave3_tb.slave2.sp @25305000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25305000] RVALID state: smemren=1, rvalid=1, smemrdata=0xfb, smemaddr=0x979
[SLAVE_PORT master2_slave3_tb.slave2.sp @25315000] RDATA transmission START, data=0xfb
[MASTER_PORT master2_slave3_tb.master1 @25335000] RDATA receiving: bit[0]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25355000] RDATA receiving: bit[1]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25375000] RDATA receiving: bit[2]=0, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25395000] RDATA receiving: bit[3]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master1 @25415000] RDATA receiving: bit[4]=1, current_rdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @25435000] RDATA receiving: bit[5]=1, current_rdata=0x3b
[MASTER_PORT master2_slave3_tb.master1 @25455000] RDATA receiving: bit[6]=1, current_rdata=0x3b
[SLAVE_PORT master2_slave3_tb.slave2.sp @25465000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @25475000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @25475000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @25475000] Transitioning RDATA->IDLE, rdata=0x7b, drdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @25475000] RDATA receiving: bit[7]=1, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master1 @25475000] RDATA COMPLETE: final rdata will be 0xf7 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @25505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @25565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25585000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @25685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25695000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @25705000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25705000] SREADY state (READ): addr=0xa2c, starting read
[SLAVE_PORT @25715000] RVALID state: smemren=1, rvalid=0, smemrdata=0xfb, smemaddr=0xa2c
[SLAVE_PORT @25725000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0f, smemaddr=0xa2c
[SLAVE_PORT master2_slave3_tb.slave2.sp @25735000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @25735000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0f, smemaddr=0xa2c
[SLAVE_PORT master2_slave3_tb.slave2.sp @25745000] RDATA transmission START, data=0x0f
[MASTER_PORT master2_slave3_tb.master2 @25765000] RDATA receiving: bit[0]=1, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master2 @25785000] RDATA receiving: bit[1]=1, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @25805000] RDATA receiving: bit[2]=1, current_rdata=0xe7
[MASTER_PORT master2_slave3_tb.master2 @25825000] RDATA receiving: bit[3]=1, current_rdata=0xe7
[MASTER_PORT master2_slave3_tb.master2 @25845000] RDATA receiving: bit[4]=0, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @25865000] RDATA receiving: bit[5]=0, current_rdata=0xef
[MASTER_PORT master2_slave3_tb.master2 @25885000] RDATA receiving: bit[6]=0, current_rdata=0xcf
[SLAVE_PORT master2_slave3_tb.slave2.sp @25895000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @25905000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @25905000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @25905000] Transitioning RDATA->IDLE, rdata=0x8f, drdata=0x8f
[MASTER_PORT master2_slave3_tb.master2 @25905000] RDATA receiving: bit[7]=0, current_rdata=0x8f
[MASTER_PORT master2_slave3_tb.master2 @25905000] RDATA COMPLETE: final rdata will be 0x1e after clock edge
PASS: Master 1 read from 0x1979 successful
PASS: Master 2 read from 0x1a2c successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @25935000] IDLE: Starting new transaction (addr=0x1f88, mode=WRITE), current rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @25945000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @25945000] IDLE: Starting new transaction (addr=0x1f88, mode=WRITE), current rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @25965000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26005000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26005000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26005000] IDLE: Starting new transaction (addr=0x1f88, mode= READ), current rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @26015000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @26025000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26045000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26045000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @26145000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26155000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @26225000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26235000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @26245000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @26245000] SREADY state (WRITE): addr=0xf88, wdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @26265000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26305000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26305000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26325000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26345000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26345000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @26445000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26455000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @26465000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26465000] SREADY state (READ): addr=0xf88, starting read
[SLAVE_PORT @26475000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0f, smemaddr=0xf88
[SLAVE_PORT @26485000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0a, smemaddr=0xf88
[SLAVE_PORT master2_slave3_tb.slave2.sp @26495000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @26495000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0a, smemaddr=0xf88
[SLAVE_PORT master2_slave3_tb.slave2.sp @26505000] RDATA transmission START, data=0x0a
[MASTER_PORT master2_slave3_tb.master1 @26525000] RDATA receiving: bit[0]=0, current_rdata=0xfb
[MASTER_PORT master2_slave3_tb.master1 @26545000] RDATA receiving: bit[1]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @26565000] RDATA receiving: bit[2]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @26585000] RDATA receiving: bit[3]=1, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @26605000] RDATA receiving: bit[4]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @26625000] RDATA receiving: bit[5]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @26645000] RDATA receiving: bit[6]=0, current_rdata=0xca
[SLAVE_PORT master2_slave3_tb.slave2.sp @26655000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @26665000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @26665000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @26665000] Transitioning RDATA->IDLE, rdata=0x8a, drdata=0x8a
[MASTER_PORT master2_slave3_tb.master1 @26665000] RDATA receiving: bit[7]=0, current_rdata=0x8a
[MASTER_PORT master2_slave3_tb.master1 @26665000] RDATA COMPLETE: final rdata will be 0x14 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 12 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @26695000] IDLE: Starting new transaction (addr=0x01b5, mode=WRITE), current rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @26705000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26705000] IDLE: Starting new transaction (addr=0x01b5, mode=WRITE), current rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @26725000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26765000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @26765000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @26785000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @26795000] IDLE: Starting new transaction (addr=0x0664, mode=WRITE), current rdata=0x0f
[SLAVE_PORT master2_slave3_tb.slave1.sp @26805000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26805000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @26805000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26905000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @26905000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26985000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @26985000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @26995000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @26995000] SREADY state (WRITE): addr=0x1b5, wdata=0xda
[MASTER_PORT master2_slave3_tb.master2 @27015000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27055000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @27055000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27075000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27095000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27095000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27195000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @27195000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27275000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @27275000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27285000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @27285000] SREADY state (WRITE): addr=0x664, wdata=0xea
ERROR: Master 1 write failed - Addr: 0x1b5, Expected: 0x6d, Got: 0xda
ERROR: Master 2 write failed - Addr: 0x664, Expected: 0xf5, Got: 0xea
[MASTER_PORT master2_slave3_tb.master2 @27315000] IDLE: Starting new transaction (addr=0x0664, mode= READ), current rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @27315000] IDLE: Starting new transaction (addr=0x01b5, mode= READ), current rdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @27325000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27325000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27345000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27385000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27385000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @27405000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27425000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27425000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @27525000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @27525000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27535000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @27535000] SREADY state (READ): addr=0x1b5, starting read
[SLAVE_PORT @27545000] RVALID state: smemren=1, rvalid=0, smemrdata=0x9e, smemaddr=0x1b5
[SLAVE_PORT @27555000] RVALID state: smemren=1, rvalid=0, smemrdata=0xda, smemaddr=0x1b5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27565000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @27565000] RVALID state: smemren=1, rvalid=1, smemrdata=0xda, smemaddr=0x1b5
[SLAVE_PORT master2_slave3_tb.slave1.sp @27575000] RDATA transmission START, data=0xda
[MASTER_PORT master2_slave3_tb.master1 @27595000] RDATA receiving: bit[0]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27615000] RDATA receiving: bit[1]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27635000] RDATA receiving: bit[2]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27655000] RDATA receiving: bit[3]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27675000] RDATA receiving: bit[4]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master1 @27695000] RDATA receiving: bit[5]=0, current_rdata=0x1a
[MASTER_PORT master2_slave3_tb.master1 @27715000] RDATA receiving: bit[6]=1, current_rdata=0x1a
[SLAVE_PORT master2_slave3_tb.slave1.sp @27725000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @27735000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @27735000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @27735000] Transitioning RDATA->IDLE, rdata=0x5a, drdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @27735000] RDATA receiving: bit[7]=1, current_rdata=0x5a
[MASTER_PORT master2_slave3_tb.master1 @27735000] RDATA COMPLETE: final rdata will be 0xb5 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @27765000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27805000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @27805000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @27825000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27845000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27845000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27945000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @27945000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @27955000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @27955000] SREADY state (READ): addr=0x664, starting read
[SLAVE_PORT @27965000] RVALID state: smemren=1, rvalid=0, smemrdata=0xda, smemaddr=0x664
[SLAVE_PORT @27975000] RVALID state: smemren=1, rvalid=0, smemrdata=0xea, smemaddr=0x664
[SLAVE_PORT master2_slave3_tb.slave1.sp @27985000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @27985000] RVALID state: smemren=1, rvalid=1, smemrdata=0xea, smemaddr=0x664
[SLAVE_PORT master2_slave3_tb.slave1.sp @27995000] RDATA transmission START, data=0xea
[MASTER_PORT master2_slave3_tb.master2 @28015000] RDATA receiving: bit[0]=0, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master2 @28035000] RDATA receiving: bit[1]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @28055000] RDATA receiving: bit[2]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @28075000] RDATA receiving: bit[3]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @28095000] RDATA receiving: bit[4]=0, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @28115000] RDATA receiving: bit[5]=1, current_rdata=0x0a
[MASTER_PORT master2_slave3_tb.master2 @28135000] RDATA receiving: bit[6]=1, current_rdata=0x2a
[SLAVE_PORT master2_slave3_tb.slave1.sp @28145000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @28155000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @28155000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28155000] Transitioning RDATA->IDLE, rdata=0x6a, drdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @28155000] RDATA receiving: bit[7]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @28155000] RDATA COMPLETE: final rdata will be 0xd5 after clock edge
ERROR: Master 1 read failed - Addr: 0x1b5, Expected: 0x6d, Got: 0xda
ERROR: Master 2 read failed - Addr: 0x664, Expected: 0xf5, Got: 0xea
Random delay: 0 cycles
[MASTER_PORT master2_slave3_tb.master2 @28185000] IDLE: Starting new transaction (addr=0x01aa, mode=WRITE), current rdata=0xea
[MASTER_PORT master2_slave3_tb.master2 @28195000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28195000] IDLE: Starting new transaction (addr=0x01aa, mode=WRITE), current rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @28195000] IDLE: Starting new transaction (addr=0x01aa, mode= READ), current rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @28205000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @28215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @28275000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28295000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28395000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @28395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28475000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @28475000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @28485000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @28485000] SREADY state (WRITE): addr=0x1aa, wdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28505000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28545000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28545000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @28565000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28585000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28585000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28685000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @28685000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @28695000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @28695000] SREADY state (READ): addr=0x1aa, starting read
[SLAVE_PORT @28705000] RVALID state: smemren=1, rvalid=0, smemrdata=0xea, smemaddr=0x1aa
[SLAVE_PORT @28715000] RVALID state: smemren=1, rvalid=0, smemrdata=0xc4, smemaddr=0x1aa
[SLAVE_PORT master2_slave3_tb.slave1.sp @28725000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @28725000] RVALID state: smemren=1, rvalid=1, smemrdata=0xc4, smemaddr=0x1aa
[SLAVE_PORT master2_slave3_tb.slave1.sp @28735000] RDATA transmission START, data=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28755000] RDATA receiving: bit[0]=0, current_rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @28775000] RDATA receiving: bit[1]=0, current_rdata=0xda
[MASTER_PORT master2_slave3_tb.master1 @28795000] RDATA receiving: bit[2]=1, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master1 @28815000] RDATA receiving: bit[3]=0, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @28835000] RDATA receiving: bit[4]=0, current_rdata=0xd4
[MASTER_PORT master2_slave3_tb.master1 @28855000] RDATA receiving: bit[5]=0, current_rdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28875000] RDATA receiving: bit[6]=1, current_rdata=0xc4
[SLAVE_PORT master2_slave3_tb.slave1.sp @28885000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @28895000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @28895000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @28895000] Transitioning RDATA->IDLE, rdata=0xc4, drdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28895000] RDATA receiving: bit[7]=1, current_rdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28895000] RDATA COMPLETE: final rdata will be 0x89 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 13 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @28925000] IDLE: Starting new transaction (addr=0x100f, mode=WRITE), current rdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28935000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28935000] IDLE: Starting new transaction (addr=0x100f, mode=WRITE), current rdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @28955000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @28965000] IDLE: Starting new transaction (addr=0x156e, mode=WRITE), current rdata=0xea
[MASTER_PORT master2_slave3_tb.master2 @28975000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28995000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @28995000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @29015000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29035000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29035000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @29135000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29145000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @29215000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29225000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29235000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @29235000] SREADY state (WRITE): addr=0x00f, wdata=0x1d
[MASTER_PORT master2_slave3_tb.master2 @29255000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29295000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @29295000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @29315000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29335000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29335000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @29435000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29445000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @29515000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29525000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @29535000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @29535000] SREADY state (WRITE): addr=0x56e, wdata=0xc8
PASS: Master 1 write to 0x100f successful
PASS: Master 2 write to 0x156e successful
[MASTER_PORT master2_slave3_tb.master2 @29565000] IDLE: Starting new transaction (addr=0x156e, mode= READ), current rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @29565000] IDLE: Starting new transaction (addr=0x100f, mode= READ), current rdata=0xc4
[MASTER_PORT master2_slave3_tb.master2 @29575000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29575000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29595000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29635000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29635000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @29655000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29675000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29675000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @29775000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29785000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @29795000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29795000] SREADY state (READ): addr=0x00f, starting read
[SLAVE_PORT @29805000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0a, smemaddr=0x00f
[SLAVE_PORT @29815000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1d, smemaddr=0x00f
[SLAVE_PORT master2_slave3_tb.slave2.sp @29825000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @29825000] RVALID state: smemren=1, rvalid=1, smemrdata=0x1d, smemaddr=0x00f
[SLAVE_PORT master2_slave3_tb.slave2.sp @29835000] RDATA transmission START, data=0x1d
[MASTER_PORT master2_slave3_tb.master1 @29855000] RDATA receiving: bit[0]=1, current_rdata=0xc4
[MASTER_PORT master2_slave3_tb.master1 @29875000] RDATA receiving: bit[1]=0, current_rdata=0xc5
[MASTER_PORT master2_slave3_tb.master1 @29895000] RDATA receiving: bit[2]=1, current_rdata=0xc5
[MASTER_PORT master2_slave3_tb.master1 @29915000] RDATA receiving: bit[3]=1, current_rdata=0xc5
[MASTER_PORT master2_slave3_tb.master1 @29935000] RDATA receiving: bit[4]=1, current_rdata=0xcd
[MASTER_PORT master2_slave3_tb.master1 @29955000] RDATA receiving: bit[5]=0, current_rdata=0xdd
[MASTER_PORT master2_slave3_tb.master1 @29975000] RDATA receiving: bit[6]=0, current_rdata=0xdd
[SLAVE_PORT master2_slave3_tb.slave2.sp @29985000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @29995000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @29995000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @29995000] Transitioning RDATA->IDLE, rdata=0x9d, drdata=0x9d
[MASTER_PORT master2_slave3_tb.master1 @29995000] RDATA receiving: bit[7]=0, current_rdata=0x9d
[MASTER_PORT master2_slave3_tb.master1 @29995000] RDATA COMPLETE: final rdata will be 0x3a after clock edge
[MASTER_PORT master2_slave3_tb.master2 @30025000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30065000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30065000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @30085000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30105000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30105000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @30205000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30215000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @30225000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30225000] SREADY state (READ): addr=0x56e, starting read
[SLAVE_PORT @30235000] RVALID state: smemren=1, rvalid=0, smemrdata=0x1d, smemaddr=0x56e
[SLAVE_PORT @30245000] RVALID state: smemren=1, rvalid=0, smemrdata=0xc8, smemaddr=0x56e
[SLAVE_PORT master2_slave3_tb.slave2.sp @30255000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30255000] RVALID state: smemren=1, rvalid=1, smemrdata=0xc8, smemaddr=0x56e
[SLAVE_PORT master2_slave3_tb.slave2.sp @30265000] RDATA transmission START, data=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30285000] RDATA receiving: bit[0]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master2 @30305000] RDATA receiving: bit[1]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master2 @30325000] RDATA receiving: bit[2]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master2 @30345000] RDATA receiving: bit[3]=1, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master2 @30365000] RDATA receiving: bit[4]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master2 @30385000] RDATA receiving: bit[5]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master2 @30405000] RDATA receiving: bit[6]=1, current_rdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave2.sp @30415000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @30425000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @30425000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30425000] Transitioning RDATA->IDLE, rdata=0xc8, drdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30425000] RDATA receiving: bit[7]=1, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30425000] RDATA COMPLETE: final rdata will be 0x91 after clock edge
PASS: Master 1 read from 0x100f successful
PASS: Master 2 read from 0x156e successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @30455000] IDLE: Starting new transaction (addr=0x22d7, mode=WRITE), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30465000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30465000] IDLE: Starting new transaction (addr=0x22d7, mode=WRITE), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @30485000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30525000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @30525000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @30525000] IDLE: Starting new transaction (addr=0x22d7, mode= READ), current rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @30535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @30545000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @30565000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @30565000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @30665000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @30675000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @30745000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @30755000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @30765000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @30765000] SREADY state (WRITE): addr=0x2d7, wdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @30785000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30825000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @30825000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @30845000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @30865000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @30865000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @30965000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @30975000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @30985000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @30985000] SREADY state (READ): addr=0x2d7, starting read
[MASTER_PORT master2_slave3_tb.master1 @31005000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31035000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31065000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @31065000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @31075000] RDATA transmission START, data=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31095000] RDATA receiving: bit[0]=1, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31115000] RDATA receiving: bit[1]=0, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31135000] RDATA receiving: bit[2]=1, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31155000] RDATA receiving: bit[3]=0, current_rdata=0x1d
[MASTER_PORT master2_slave3_tb.master1 @31175000] RDATA receiving: bit[4]=0, current_rdata=0x15
[MASTER_PORT master2_slave3_tb.master1 @31195000] RDATA receiving: bit[5]=1, current_rdata=0x05
[MASTER_PORT master2_slave3_tb.master1 @31215000] RDATA receiving: bit[6]=1, current_rdata=0x25
[SLAVE_PORT master2_slave3_tb.slave3.sp @31225000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @31235000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @31235000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31235000] Transitioning RDATA->IDLE, rdata=0x65, drdata=0x65
[MASTER_PORT master2_slave3_tb.master1 @31235000] RDATA receiving: bit[7]=1, current_rdata=0x65
[MASTER_PORT master2_slave3_tb.master1 @31235000] RDATA COMPLETE: final rdata will be 0xcb after clock edge
PASS: Write-Read conflict test successful

--- Iteration 14 ---
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master1 @31265000] IDLE: Starting new transaction (addr=0x0045, mode=WRITE), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31275000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31275000] IDLE: Starting new transaction (addr=0x0045, mode=WRITE), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @31295000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31335000] IDLE: Starting new transaction (addr=0x016f, mode=WRITE), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master1 @31335000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31335000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @31345000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @31355000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31375000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31375000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31475000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @31475000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31555000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @31555000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31565000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @31565000] SREADY state (WRITE): addr=0x045, wdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @31585000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31625000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @31625000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @31645000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31665000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31665000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31765000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @31765000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31845000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @31845000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @31855000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @31855000] SREADY state (WRITE): addr=0x16f, wdata=0xb6
ERROR: Master 1 write failed - Addr: 0x45, Expected: 0x84, Got: 0x8
ERROR: Master 2 write failed - Addr: 0x16f, Expected: 0x5b, Got: 0xb6
[MASTER_PORT master2_slave3_tb.master2 @31885000] IDLE: Starting new transaction (addr=0x016f, mode= READ), current rdata=0xc8
[MASTER_PORT master2_slave3_tb.master1 @31885000] IDLE: Starting new transaction (addr=0x0045, mode= READ), current rdata=0xe5
[MASTER_PORT master2_slave3_tb.master2 @31895000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31895000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31915000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31955000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @31955000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @31975000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31995000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @31995000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32095000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32095000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32105000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @32105000] SREADY state (READ): addr=0x045, starting read
[SLAVE_PORT @32115000] RVALID state: smemren=1, rvalid=0, smemrdata=0xc4, smemaddr=0x045
[SLAVE_PORT @32125000] RVALID state: smemren=1, rvalid=0, smemrdata=0x08, smemaddr=0x045
[SLAVE_PORT master2_slave3_tb.slave1.sp @32135000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @32135000] RVALID state: smemren=1, rvalid=1, smemrdata=0x08, smemaddr=0x045
[SLAVE_PORT master2_slave3_tb.slave1.sp @32145000] RDATA transmission START, data=0x08
[MASTER_PORT master2_slave3_tb.master1 @32165000] RDATA receiving: bit[0]=0, current_rdata=0xe5
[MASTER_PORT master2_slave3_tb.master1 @32185000] RDATA receiving: bit[1]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32205000] RDATA receiving: bit[2]=0, current_rdata=0xe4
[MASTER_PORT master2_slave3_tb.master1 @32225000] RDATA receiving: bit[3]=1, current_rdata=0xe0
[MASTER_PORT master2_slave3_tb.master1 @32245000] RDATA receiving: bit[4]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master1 @32265000] RDATA receiving: bit[5]=0, current_rdata=0xe8
[MASTER_PORT master2_slave3_tb.master1 @32285000] RDATA receiving: bit[6]=0, current_rdata=0xc8
[SLAVE_PORT master2_slave3_tb.slave1.sp @32295000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @32305000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @32305000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @32305000] Transitioning RDATA->IDLE, rdata=0x88, drdata=0x88
[MASTER_PORT master2_slave3_tb.master1 @32305000] RDATA receiving: bit[7]=0, current_rdata=0x88
[MASTER_PORT master2_slave3_tb.master1 @32305000] RDATA COMPLETE: final rdata will be 0x10 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @32335000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32375000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32375000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @32395000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32415000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32415000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @32515000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @32515000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @32525000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @32525000] SREADY state (READ): addr=0x16f, starting read
[SLAVE_PORT @32535000] RVALID state: smemren=1, rvalid=0, smemrdata=0x08, smemaddr=0x16f
[SLAVE_PORT @32545000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb6, smemaddr=0x16f
[SLAVE_PORT master2_slave3_tb.slave1.sp @32555000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @32555000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb6, smemaddr=0x16f
[SLAVE_PORT master2_slave3_tb.slave1.sp @32565000] RDATA transmission START, data=0xb6
[MASTER_PORT master2_slave3_tb.master2 @32585000] RDATA receiving: bit[0]=0, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @32605000] RDATA receiving: bit[1]=1, current_rdata=0xc8
[MASTER_PORT master2_slave3_tb.master2 @32625000] RDATA receiving: bit[2]=1, current_rdata=0xca
[MASTER_PORT master2_slave3_tb.master2 @32645000] RDATA receiving: bit[3]=0, current_rdata=0xce
[MASTER_PORT master2_slave3_tb.master2 @32665000] RDATA receiving: bit[4]=1, current_rdata=0xc6
[MASTER_PORT master2_slave3_tb.master2 @32685000] RDATA receiving: bit[5]=1, current_rdata=0xd6
[MASTER_PORT master2_slave3_tb.master2 @32705000] RDATA receiving: bit[6]=0, current_rdata=0xf6
[SLAVE_PORT master2_slave3_tb.slave1.sp @32715000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @32725000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @32725000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32725000] Transitioning RDATA->IDLE, rdata=0xb6, drdata=0xb6
[MASTER_PORT master2_slave3_tb.master2 @32725000] RDATA receiving: bit[7]=1, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master2 @32725000] RDATA COMPLETE: final rdata will be 0x6d after clock edge
ERROR: Master 1 read failed - Addr: 0x45, Expected: 0x84, Got: 0x8
ERROR: Master 2 read failed - Addr: 0x16f, Expected: 0x5b, Got: 0xb6
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @32755000] IDLE: Starting new transaction (addr=0x2ca0, mode=WRITE), current rdata=0xb6
[MASTER_PORT master2_slave3_tb.master2 @32765000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32765000] IDLE: Starting new transaction (addr=0x2ca0, mode=WRITE), current rdata=0xb6
[MASTER_PORT master2_slave3_tb.master2 @32785000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @32815000] IDLE: Starting new transaction (addr=0x2ca0, mode= READ), current rdata=0x08
[MASTER_PORT master2_slave3_tb.master2 @32825000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @32825000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @32825000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @32845000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @32865000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @32865000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @32965000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @32975000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @33045000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33055000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @33065000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @33065000] SREADY state (WRITE): addr=0xca0, wdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @33085000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33125000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33125000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33145000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33165000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33165000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @33265000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33275000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33285000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @33285000] SREADY state (READ): addr=0xca0, starting read
[MASTER_PORT master2_slave3_tb.master1 @33305000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33335000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33365000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @33365000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @33375000] RDATA transmission START, data=0xdf
[MASTER_PORT master2_slave3_tb.master1 @33395000] RDATA receiving: bit[0]=1, current_rdata=0x08
[MASTER_PORT master2_slave3_tb.master1 @33415000] RDATA receiving: bit[1]=1, current_rdata=0x09
[MASTER_PORT master2_slave3_tb.master1 @33435000] RDATA receiving: bit[2]=1, current_rdata=0x0b
[MASTER_PORT master2_slave3_tb.master1 @33455000] RDATA receiving: bit[3]=1, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @33475000] RDATA receiving: bit[4]=1, current_rdata=0x0f
[MASTER_PORT master2_slave3_tb.master1 @33495000] RDATA receiving: bit[5]=0, current_rdata=0x1f
[MASTER_PORT master2_slave3_tb.master1 @33515000] RDATA receiving: bit[6]=1, current_rdata=0x1f
[SLAVE_PORT master2_slave3_tb.slave3.sp @33525000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @33535000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @33535000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @33535000] Transitioning RDATA->IDLE, rdata=0x5f, drdata=0x5f
[MASTER_PORT master2_slave3_tb.master1 @33535000] RDATA receiving: bit[7]=1, current_rdata=0x5f
[MASTER_PORT master2_slave3_tb.master1 @33535000] RDATA COMPLETE: final rdata will be 0xbf after clock edge
PASS: Write-Read conflict test successful

--- Iteration 15 ---
Random delay: 9 cycles
[MASTER_PORT master2_slave3_tb.master1 @33565000] IDLE: Starting new transaction (addr=0x060f, mode=WRITE), current rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @33575000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33575000] IDLE: Starting new transaction (addr=0x060f, mode=WRITE), current rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @33595000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33635000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @33635000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @33655000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33665000] IDLE: Starting new transaction (addr=0x1d1f, mode=WRITE), current rdata=0xb6
[SLAVE_PORT master2_slave3_tb.slave1.sp @33675000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33675000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @33675000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33775000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @33775000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33855000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @33855000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @33865000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @33865000] SREADY state (WRITE): addr=0x60f, wdata=0xb8
[MASTER_PORT master2_slave3_tb.master2 @33885000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33925000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @33925000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @33945000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @33965000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @33965000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @34065000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34075000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @34145000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34155000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @34165000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @34165000] SREADY state (WRITE): addr=0xd1f, wdata=0x7d
ERROR: Master 1 write failed - Addr: 0x60f, Expected: 0xdc, Got: 0xb8
PASS: Master 2 write to 0x1d1f successful
[MASTER_PORT master2_slave3_tb.master2 @34195000] IDLE: Starting new transaction (addr=0x1d1f, mode= READ), current rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @34195000] IDLE: Starting new transaction (addr=0x060f, mode= READ), current rdata=0xdf
[MASTER_PORT master2_slave3_tb.master2 @34205000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34205000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34225000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34265000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34265000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @34285000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34305000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34305000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @34405000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @34405000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @34415000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @34415000] SREADY state (READ): addr=0x60f, starting read
[SLAVE_PORT @34425000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb6, smemaddr=0x60f
[SLAVE_PORT @34435000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb8, smemaddr=0x60f
[SLAVE_PORT master2_slave3_tb.slave1.sp @34445000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34445000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb8, smemaddr=0x60f
[SLAVE_PORT master2_slave3_tb.slave1.sp @34455000] RDATA transmission START, data=0xb8
[MASTER_PORT master2_slave3_tb.master1 @34475000] RDATA receiving: bit[0]=0, current_rdata=0xdf
[MASTER_PORT master2_slave3_tb.master1 @34495000] RDATA receiving: bit[1]=0, current_rdata=0xde
[MASTER_PORT master2_slave3_tb.master1 @34515000] RDATA receiving: bit[2]=0, current_rdata=0xdc
[MASTER_PORT master2_slave3_tb.master1 @34535000] RDATA receiving: bit[3]=1, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master1 @34555000] RDATA receiving: bit[4]=1, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master1 @34575000] RDATA receiving: bit[5]=1, current_rdata=0xd8
[MASTER_PORT master2_slave3_tb.master1 @34595000] RDATA receiving: bit[6]=0, current_rdata=0xf8
[SLAVE_PORT master2_slave3_tb.slave1.sp @34605000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @34615000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @34615000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @34615000] Transitioning RDATA->IDLE, rdata=0xb8, drdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @34615000] RDATA receiving: bit[7]=1, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @34615000] RDATA COMPLETE: final rdata will be 0x71 after clock edge
[MASTER_PORT master2_slave3_tb.master2 @34645000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @34685000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @34685000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @34705000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34725000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34725000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @34825000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34835000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @34845000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34845000] SREADY state (READ): addr=0xd1f, starting read
[SLAVE_PORT @34855000] RVALID state: smemren=1, rvalid=0, smemrdata=0xc8, smemaddr=0xd1f
[SLAVE_PORT @34865000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7d, smemaddr=0xd1f
[SLAVE_PORT master2_slave3_tb.slave2.sp @34875000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @34875000] RVALID state: smemren=1, rvalid=1, smemrdata=0x7d, smemaddr=0xd1f
[SLAVE_PORT master2_slave3_tb.slave2.sp @34885000] RDATA transmission START, data=0x7d
[MASTER_PORT master2_slave3_tb.master2 @34905000] RDATA receiving: bit[0]=1, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master2 @34925000] RDATA receiving: bit[1]=0, current_rdata=0xb7
[MASTER_PORT master2_slave3_tb.master2 @34945000] RDATA receiving: bit[2]=1, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master2 @34965000] RDATA receiving: bit[3]=1, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master2 @34985000] RDATA receiving: bit[4]=1, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master2 @35005000] RDATA receiving: bit[5]=1, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master2 @35025000] RDATA receiving: bit[6]=1, current_rdata=0xbd
[SLAVE_PORT master2_slave3_tb.slave2.sp @35035000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @35045000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @35045000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35045000] Transitioning RDATA->IDLE, rdata=0xfd, drdata=0xfd
[MASTER_PORT master2_slave3_tb.master2 @35045000] RDATA receiving: bit[7]=0, current_rdata=0xfd
[MASTER_PORT master2_slave3_tb.master2 @35045000] RDATA COMPLETE: final rdata will be 0xfa after clock edge
ERROR: Master 1 read failed - Addr: 0x60f, Expected: 0xdc, Got: 0xb8
PASS: Master 2 read from 0x1d1f successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @35075000] IDLE: Starting new transaction (addr=0x2a8c, mode=WRITE), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35085000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35085000] IDLE: Starting new transaction (addr=0x2a8c, mode=WRITE), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35105000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35145000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35145000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35145000] IDLE: Starting new transaction (addr=0x2a8c, mode= READ), current rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @35155000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @35165000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35185000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35185000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @35285000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35295000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @35365000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35375000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @35385000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @35385000] SREADY state (WRITE): addr=0xa8c, wdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @35405000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35445000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35445000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35465000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35485000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35485000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @35585000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35595000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35605000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @35605000] SREADY state (READ): addr=0xa8c, starting read
[MASTER_PORT master2_slave3_tb.master1 @35625000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35655000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35685000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @35685000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @35695000] RDATA transmission START, data=0x59
[MASTER_PORT master2_slave3_tb.master1 @35715000] RDATA receiving: bit[0]=1, current_rdata=0xb8
[MASTER_PORT master2_slave3_tb.master1 @35735000] RDATA receiving: bit[1]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @35755000] RDATA receiving: bit[2]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @35775000] RDATA receiving: bit[3]=1, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @35795000] RDATA receiving: bit[4]=1, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @35815000] RDATA receiving: bit[5]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @35835000] RDATA receiving: bit[6]=1, current_rdata=0x99
[SLAVE_PORT master2_slave3_tb.slave3.sp @35845000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @35855000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @35855000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @35855000] Transitioning RDATA->IDLE, rdata=0xd9, drdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @35855000] RDATA receiving: bit[7]=0, current_rdata=0xd9
[MASTER_PORT master2_slave3_tb.master1 @35855000] RDATA COMPLETE: final rdata will be 0xb2 after clock edge
PASS: Write-Read conflict test successful

--- Iteration 16 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @35885000] IDLE: Starting new transaction (addr=0x17ac, mode=WRITE), current rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @35895000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35895000] IDLE: Starting new transaction (addr=0x17ac, mode=WRITE), current rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @35915000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @35925000] IDLE: Starting new transaction (addr=0x1f1b, mode=WRITE), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @35935000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35955000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @35955000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @35975000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @35995000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @35995000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @36095000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36105000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @36175000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36185000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36195000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @36195000] SREADY state (WRITE): addr=0x7ac, wdata=0x27
[MASTER_PORT master2_slave3_tb.master2 @36215000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36255000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @36255000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @36275000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36295000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36295000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @36395000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36405000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @36475000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36485000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @36495000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @36495000] SREADY state (WRITE): addr=0xf1b, wdata=0xb3
PASS: Master 1 write to 0x17ac successful
PASS: Master 2 write to 0x1f1b successful
[MASTER_PORT master2_slave3_tb.master2 @36525000] IDLE: Starting new transaction (addr=0x1f1b, mode= READ), current rdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @36525000] IDLE: Starting new transaction (addr=0x17ac, mode= READ), current rdata=0x59
[MASTER_PORT master2_slave3_tb.master2 @36535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36535000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36555000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36595000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36595000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @36615000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36635000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36635000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @36735000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36745000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @36755000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @36755000] SREADY state (READ): addr=0x7ac, starting read
[SLAVE_PORT @36765000] RVALID state: smemren=1, rvalid=0, smemrdata=0x7d, smemaddr=0x7ac
[SLAVE_PORT @36775000] RVALID state: smemren=1, rvalid=0, smemrdata=0x27, smemaddr=0x7ac
[SLAVE_PORT master2_slave3_tb.slave2.sp @36785000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @36785000] RVALID state: smemren=1, rvalid=1, smemrdata=0x27, smemaddr=0x7ac
[SLAVE_PORT master2_slave3_tb.slave2.sp @36795000] RDATA transmission START, data=0x27
[MASTER_PORT master2_slave3_tb.master1 @36815000] RDATA receiving: bit[0]=1, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @36835000] RDATA receiving: bit[1]=1, current_rdata=0x59
[MASTER_PORT master2_slave3_tb.master1 @36855000] RDATA receiving: bit[2]=1, current_rdata=0x5b
[MASTER_PORT master2_slave3_tb.master1 @36875000] RDATA receiving: bit[3]=0, current_rdata=0x5f
[MASTER_PORT master2_slave3_tb.master1 @36895000] RDATA receiving: bit[4]=0, current_rdata=0x57
[MASTER_PORT master2_slave3_tb.master1 @36915000] RDATA receiving: bit[5]=1, current_rdata=0x47
[MASTER_PORT master2_slave3_tb.master1 @36935000] RDATA receiving: bit[6]=0, current_rdata=0x67
[SLAVE_PORT master2_slave3_tb.slave2.sp @36945000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @36955000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @36955000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @36955000] Transitioning RDATA->IDLE, rdata=0x27, drdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @36955000] RDATA receiving: bit[7]=0, current_rdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @36955000] RDATA COMPLETE: final rdata will be 0x4e after clock edge
[MASTER_PORT master2_slave3_tb.master2 @36985000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37025000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37025000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @37045000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37065000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37065000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @37165000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37175000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @37185000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37185000] SREADY state (READ): addr=0xf1b, starting read
[SLAVE_PORT @37195000] RVALID state: smemren=1, rvalid=0, smemrdata=0x27, smemaddr=0xf1b
[SLAVE_PORT @37205000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb3, smemaddr=0xf1b
[SLAVE_PORT master2_slave3_tb.slave2.sp @37215000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37215000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb3, smemaddr=0xf1b
[SLAVE_PORT master2_slave3_tb.slave2.sp @37225000] RDATA transmission START, data=0xb3
[MASTER_PORT master2_slave3_tb.master2 @37245000] RDATA receiving: bit[0]=1, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @37265000] RDATA receiving: bit[1]=1, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master2 @37285000] RDATA receiving: bit[2]=0, current_rdata=0x7f
[MASTER_PORT master2_slave3_tb.master2 @37305000] RDATA receiving: bit[3]=0, current_rdata=0x7b
[MASTER_PORT master2_slave3_tb.master2 @37325000] RDATA receiving: bit[4]=1, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @37345000] RDATA receiving: bit[5]=1, current_rdata=0x73
[MASTER_PORT master2_slave3_tb.master2 @37365000] RDATA receiving: bit[6]=0, current_rdata=0x73
[SLAVE_PORT master2_slave3_tb.slave2.sp @37375000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @37385000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @37385000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37385000] Transitioning RDATA->IDLE, rdata=0x33, drdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @37385000] RDATA receiving: bit[7]=1, current_rdata=0x33
[MASTER_PORT master2_slave3_tb.master2 @37385000] RDATA COMPLETE: final rdata will be 0x67 after clock edge
PASS: Master 1 read from 0x17ac successful
PASS: Master 2 read from 0x1f1b successful
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @37415000] IDLE: Starting new transaction (addr=0x065f, mode=WRITE), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @37425000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37425000] IDLE: Starting new transaction (addr=0x065f, mode=WRITE), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @37445000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37485000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @37485000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @37485000] IDLE: Starting new transaction (addr=0x065f, mode= READ), current rdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @37495000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @37505000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @37525000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @37525000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @37625000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @37625000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @37705000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @37705000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @37715000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @37715000] SREADY state (WRITE): addr=0x65f, wdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @37735000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37775000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @37775000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @37795000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @37815000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @37815000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @37915000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @37915000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @37925000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @37925000] SREADY state (READ): addr=0x65f, starting read
[SLAVE_PORT @37935000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb8, smemaddr=0x65f
[SLAVE_PORT @37945000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb4, smemaddr=0x65f
[SLAVE_PORT master2_slave3_tb.slave1.sp @37955000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @37955000] RVALID state: smemren=1, rvalid=1, smemrdata=0xb4, smemaddr=0x65f
[SLAVE_PORT master2_slave3_tb.slave1.sp @37965000] RDATA transmission START, data=0xb4
[MASTER_PORT master2_slave3_tb.master1 @37985000] RDATA receiving: bit[0]=0, current_rdata=0x27
[MASTER_PORT master2_slave3_tb.master1 @38005000] RDATA receiving: bit[1]=0, current_rdata=0x26
[MASTER_PORT master2_slave3_tb.master1 @38025000] RDATA receiving: bit[2]=1, current_rdata=0x24
[MASTER_PORT master2_slave3_tb.master1 @38045000] RDATA receiving: bit[3]=0, current_rdata=0x24
[MASTER_PORT master2_slave3_tb.master1 @38065000] RDATA receiving: bit[4]=1, current_rdata=0x24
[MASTER_PORT master2_slave3_tb.master1 @38085000] RDATA receiving: bit[5]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @38105000] RDATA receiving: bit[6]=0, current_rdata=0x34
[SLAVE_PORT master2_slave3_tb.slave1.sp @38115000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @38125000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @38125000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38125000] Transitioning RDATA->IDLE, rdata=0x34, drdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @38125000] RDATA receiving: bit[7]=1, current_rdata=0x34
[MASTER_PORT master2_slave3_tb.master1 @38125000] RDATA COMPLETE: final rdata will be 0x69 after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 17 ---
Random delay: 3 cycles
[MASTER_PORT master2_slave3_tb.master1 @38155000] IDLE: Starting new transaction (addr=0x1d7b, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @38165000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38165000] IDLE: Starting new transaction (addr=0x1d7b, mode=WRITE), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @38185000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38195000] IDLE: Starting new transaction (addr=0x1852, mode=WRITE), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @38205000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38225000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @38225000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @38245000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38265000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38265000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @38365000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38375000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @38445000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38455000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38465000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @38465000] SREADY state (WRITE): addr=0xd7b, wdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @38485000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38525000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @38525000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @38545000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38565000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38565000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @38665000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38675000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @38745000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38755000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @38765000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @38765000] SREADY state (WRITE): addr=0x852, wdata=0x6d
PASS: Master 1 write to 0x1d7b successful
PASS: Master 2 write to 0x1852 successful
[MASTER_PORT master2_slave3_tb.master2 @38795000] IDLE: Starting new transaction (addr=0x1852, mode= READ), current rdata=0xb3
[MASTER_PORT master2_slave3_tb.master1 @38795000] IDLE: Starting new transaction (addr=0x1d7b, mode= READ), current rdata=0xb4
[MASTER_PORT master2_slave3_tb.master2 @38805000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38805000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38825000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38865000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @38865000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @38885000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @38905000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @38905000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @39005000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39015000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39025000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39025000] SREADY state (READ): addr=0xd7b, starting read
[SLAVE_PORT @39035000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb3, smemaddr=0xd7b
[SLAVE_PORT @39045000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0e, smemaddr=0xd7b
[SLAVE_PORT master2_slave3_tb.slave2.sp @39055000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39055000] RVALID state: smemren=1, rvalid=1, smemrdata=0x0e, smemaddr=0xd7b
[SLAVE_PORT master2_slave3_tb.slave2.sp @39065000] RDATA transmission START, data=0x0e
[MASTER_PORT master2_slave3_tb.master1 @39085000] RDATA receiving: bit[0]=0, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @39105000] RDATA receiving: bit[1]=1, current_rdata=0xb4
[MASTER_PORT master2_slave3_tb.master1 @39125000] RDATA receiving: bit[2]=1, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @39145000] RDATA receiving: bit[3]=1, current_rdata=0xb6
[MASTER_PORT master2_slave3_tb.master1 @39165000] RDATA receiving: bit[4]=0, current_rdata=0xbe
[MASTER_PORT master2_slave3_tb.master1 @39185000] RDATA receiving: bit[5]=0, current_rdata=0xae
[MASTER_PORT master2_slave3_tb.master1 @39205000] RDATA receiving: bit[6]=0, current_rdata=0x8e
[SLAVE_PORT master2_slave3_tb.slave2.sp @39215000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @39225000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @39225000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @39225000] Transitioning RDATA->IDLE, rdata=0x8e, drdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @39225000] RDATA receiving: bit[7]=0, current_rdata=0x8e
[MASTER_PORT master2_slave3_tb.master1 @39225000] RDATA COMPLETE: final rdata will be 0x1c after clock edge
[MASTER_PORT master2_slave3_tb.master2 @39255000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39295000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39295000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @39315000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39335000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39335000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @39435000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39445000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @39455000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39455000] SREADY state (READ): addr=0x852, starting read
[SLAVE_PORT @39465000] RVALID state: smemren=1, rvalid=0, smemrdata=0x0e, smemaddr=0x852
[SLAVE_PORT @39475000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6d, smemaddr=0x852
[SLAVE_PORT master2_slave3_tb.slave2.sp @39485000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @39485000] RVALID state: smemren=1, rvalid=1, smemrdata=0x6d, smemaddr=0x852
[SLAVE_PORT master2_slave3_tb.slave2.sp @39495000] RDATA transmission START, data=0x6d
[MASTER_PORT master2_slave3_tb.master2 @39515000] RDATA receiving: bit[0]=1, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @39535000] RDATA receiving: bit[1]=0, current_rdata=0xb3
[MASTER_PORT master2_slave3_tb.master2 @39555000] RDATA receiving: bit[2]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master2 @39575000] RDATA receiving: bit[3]=1, current_rdata=0xb5
[MASTER_PORT master2_slave3_tb.master2 @39595000] RDATA receiving: bit[4]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master2 @39615000] RDATA receiving: bit[5]=1, current_rdata=0xad
[MASTER_PORT master2_slave3_tb.master2 @39635000] RDATA receiving: bit[6]=1, current_rdata=0xad
[SLAVE_PORT master2_slave3_tb.slave2.sp @39645000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @39655000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @39655000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39655000] Transitioning RDATA->IDLE, rdata=0xed, drdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @39655000] RDATA receiving: bit[7]=0, current_rdata=0xed
[MASTER_PORT master2_slave3_tb.master2 @39655000] RDATA COMPLETE: final rdata will be 0xda after clock edge
PASS: Master 1 read from 0x1d7b successful
PASS: Master 2 read from 0x1852 successful
Random delay: 5 cycles
[MASTER_PORT master2_slave3_tb.master2 @39685000] IDLE: Starting new transaction (addr=0x01e8, mode=WRITE), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @39695000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39695000] IDLE: Starting new transaction (addr=0x01e8, mode=WRITE), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @39715000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @39745000] IDLE: Starting new transaction (addr=0x01e8, mode= READ), current rdata=0x0e
[MASTER_PORT master2_slave3_tb.master2 @39755000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @39755000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @39755000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @39775000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39795000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39795000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @39895000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @39895000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39975000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @39975000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @39985000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @39985000] SREADY state (WRITE): addr=0x1e8, wdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @40005000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @40045000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @40045000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @40065000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40085000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40085000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40185000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master1 @40185000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40195000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @40195000] SREADY state (READ): addr=0x1e8, starting read
[SLAVE_PORT @40205000] RVALID state: smemren=1, rvalid=0, smemrdata=0xb4, smemaddr=0x1e8
[SLAVE_PORT @40215000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf6, smemaddr=0x1e8
[SLAVE_PORT master2_slave3_tb.slave1.sp @40225000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @40225000] RVALID state: smemren=1, rvalid=1, smemrdata=0xf6, smemaddr=0x1e8
[SLAVE_PORT master2_slave3_tb.slave1.sp @40235000] RDATA transmission START, data=0xf6
[MASTER_PORT master2_slave3_tb.master1 @40255000] RDATA receiving: bit[0]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @40275000] RDATA receiving: bit[1]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @40295000] RDATA receiving: bit[2]=1, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @40315000] RDATA receiving: bit[3]=0, current_rdata=0x0e
[MASTER_PORT master2_slave3_tb.master1 @40335000] RDATA receiving: bit[4]=1, current_rdata=0x06
[MASTER_PORT master2_slave3_tb.master1 @40355000] RDATA receiving: bit[5]=1, current_rdata=0x16
[MASTER_PORT master2_slave3_tb.master1 @40375000] RDATA receiving: bit[6]=1, current_rdata=0x36
[SLAVE_PORT master2_slave3_tb.slave1.sp @40385000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @40395000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @40395000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @40395000] Transitioning RDATA->IDLE, rdata=0x76, drdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @40395000] RDATA receiving: bit[7]=1, current_rdata=0x76
[MASTER_PORT master2_slave3_tb.master1 @40395000] RDATA COMPLETE: final rdata will be 0xed after clock edge
ERROR: Write-Read conflict test failed at write phase

--- Iteration 18 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @40425000] IDLE: Starting new transaction (addr=0x223b, mode=WRITE), current rdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @40435000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @40435000] IDLE: Starting new transaction (addr=0x223b, mode=WRITE), current rdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @40455000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @40495000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @40495000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @40515000] IDLE: Starting new transaction (addr=0x00ee, mode=WRITE), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @40515000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @40525000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @40535000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @40535000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @40635000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @40645000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @40715000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @40725000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @40735000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @40735000] SREADY state (WRITE): addr=0x23b, wdata=0x6a
[MASTER_PORT master2_slave3_tb.master2 @40755000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @40795000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @40795000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @40815000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40835000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @40835000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @40935000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @40935000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41015000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @41015000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave1.sp @41025000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=1, smode=1
[SLAVE_PORT @41025000] SREADY state (WRITE): addr=0x0ee, wdata=0xa6
PASS: Master 1 write to 0x223b successful
ERROR: Master 2 write failed - Addr: 0xee, Expected: 0x53, Got: 0xa6
[MASTER_PORT master2_slave3_tb.master2 @41055000] IDLE: Starting new transaction (addr=0x00ee, mode= READ), current rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @41055000] IDLE: Starting new transaction (addr=0x223b, mode= READ), current rdata=0xf6
[MASTER_PORT master2_slave3_tb.master2 @41065000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41065000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41085000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41125000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41125000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @41145000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41165000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41165000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master1 @41265000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41275000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41285000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @41285000] SREADY state (READ): addr=0x23b, starting read
[MASTER_PORT master2_slave3_tb.master1 @41305000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @41315000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41335000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @41355000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @41355000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @41375000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41395000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41395000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41495000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[MASTER_PORT master2_slave3_tb.master2 @41495000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave1.sp @41505000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=1, smode=0
[SLAVE_PORT @41505000] SREADY state (READ): addr=0x0ee, starting read
[SLAVE_PORT @41515000] RVALID state: smemren=1, rvalid=0, smemrdata=0xf6, smemaddr=0x0ee
[SLAVE_PORT @41525000] RVALID state: smemren=1, rvalid=0, smemrdata=0xa6, smemaddr=0x0ee
[SLAVE_PORT master2_slave3_tb.slave1.sp @41535000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @41535000] RVALID state: smemren=1, rvalid=1, smemrdata=0xa6, smemaddr=0x0ee
[SLAVE_PORT master2_slave3_tb.slave1.sp @41545000] RDATA transmission START, data=0xa6
[MASTER_PORT master2_slave3_tb.master2 @41565000] RDATA receiving: bit[0]=0, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master2 @41585000] RDATA receiving: bit[1]=1, current_rdata=0x6c
[MASTER_PORT master2_slave3_tb.master2 @41605000] RDATA receiving: bit[2]=1, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @41625000] RDATA receiving: bit[3]=0, current_rdata=0x6e
[MASTER_PORT master2_slave3_tb.master2 @41645000] RDATA receiving: bit[4]=0, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master2 @41665000] RDATA receiving: bit[5]=1, current_rdata=0x66
[MASTER_PORT master2_slave3_tb.master2 @41685000] RDATA receiving: bit[6]=0, current_rdata=0x66
[SLAVE_PORT master2_slave3_tb.slave1.sp @41695000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave1.sp @41705000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @41705000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master2 @41705000] Transitioning RDATA->IDLE, rdata=0x26, drdata=0x26
[MASTER_PORT master2_slave3_tb.master2 @41705000] RDATA receiving: bit[7]=1, current_rdata=0x26
[MASTER_PORT master2_slave3_tb.master2 @41705000] RDATA COMPLETE: final rdata will be 0x4d after clock edge
[SLAVE_PORT master2_slave3_tb.slave3.sp @41745000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @41745000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @41755000] RDATA transmission START, data=0x6a
[MASTER_PORT master2_slave3_tb.master1 @41775000] RDATA receiving: bit[0]=0, current_rdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @41795000] RDATA receiving: bit[1]=1, current_rdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @41815000] RDATA receiving: bit[2]=0, current_rdata=0xf6
[MASTER_PORT master2_slave3_tb.master1 @41835000] RDATA receiving: bit[3]=1, current_rdata=0xf2
[MASTER_PORT master2_slave3_tb.master1 @41855000] RDATA receiving: bit[4]=0, current_rdata=0xfa
[MASTER_PORT master2_slave3_tb.master1 @41875000] RDATA receiving: bit[5]=1, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @41895000] RDATA receiving: bit[6]=1, current_rdata=0xea
[SLAVE_PORT master2_slave3_tb.slave3.sp @41905000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @41915000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @41915000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @41915000] Transitioning RDATA->IDLE, rdata=0xea, drdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @41915000] RDATA receiving: bit[7]=0, current_rdata=0xea
[MASTER_PORT master2_slave3_tb.master1 @41915000] RDATA COMPLETE: final rdata will be 0xd4 after clock edge
PASS: Master 1 read from 0x223b successful
ERROR: Master 2 read failed - Addr: 0xee, Expected: 0x53, Got: 0xa6
Random delay: 6 cycles
[MASTER_PORT master2_slave3_tb.master2 @41945000] IDLE: Starting new transaction (addr=0x1f8e, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master2 @41955000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @41955000] IDLE: Starting new transaction (addr=0x1f8e, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master2 @41975000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @42015000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @42015000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @42015000] IDLE: Starting new transaction (addr=0x1f8e, mode= READ), current rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @42025000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master2 @42035000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42055000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42055000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @42155000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42165000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @42235000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42245000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave2.sp @42255000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @42255000] SREADY state (WRITE): addr=0xf8e, wdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @42275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @42315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @42315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @42335000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @42355000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @42355000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @42455000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @42465000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave2.sp @42475000] STATE TRANSITION: SREADY -> RVALID, mode=0, mvalid=0, smode=0
[SLAVE_PORT @42475000] SREADY state (READ): addr=0xf8e, starting read
[SLAVE_PORT @42485000] RVALID state: smemren=1, rvalid=0, smemrdata=0x6d, smemaddr=0xf8e
[SLAVE_PORT @42495000] RVALID state: smemren=1, rvalid=0, smemrdata=0xbd, smemaddr=0xf8e
[SLAVE_PORT master2_slave3_tb.slave2.sp @42505000] STATE TRANSITION: RVALID -> RDATA, mode=0, mvalid=0, smode=0
[SLAVE_PORT @42505000] RVALID state: smemren=1, rvalid=1, smemrdata=0xbd, smemaddr=0xf8e
[SLAVE_PORT master2_slave3_tb.slave2.sp @42515000] RDATA transmission START, data=0xbd
[MASTER_PORT master2_slave3_tb.master1 @42535000] RDATA receiving: bit[0]=1, current_rdata=0x6a
[MASTER_PORT master2_slave3_tb.master1 @42555000] RDATA receiving: bit[1]=0, current_rdata=0x6b
[MASTER_PORT master2_slave3_tb.master1 @42575000] RDATA receiving: bit[2]=1, current_rdata=0x69
[MASTER_PORT master2_slave3_tb.master1 @42595000] RDATA receiving: bit[3]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @42615000] RDATA receiving: bit[4]=1, current_rdata=0x6d
[MASTER_PORT master2_slave3_tb.master1 @42635000] RDATA receiving: bit[5]=1, current_rdata=0x7d
[MASTER_PORT master2_slave3_tb.master1 @42655000] RDATA receiving: bit[6]=0, current_rdata=0x7d
[SLAVE_PORT master2_slave3_tb.slave2.sp @42665000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave2.sp @42675000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @42675000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @42675000] Transitioning RDATA->IDLE, rdata=0x3d, drdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @42675000] RDATA receiving: bit[7]=1, current_rdata=0x3d
[MASTER_PORT master2_slave3_tb.master1 @42675000] RDATA COMPLETE: final rdata will be 0x7b after clock edge
PASS: Write-Read conflict test successful

--- Iteration 19 ---
Random delay: 8 cycles
[MASTER_PORT master2_slave3_tb.master1 @42705000] IDLE: Starting new transaction (addr=0x207c, mode=WRITE), current rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @42715000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master1 @42715000] IDLE: Starting new transaction (addr=0x207c, mode=WRITE), current rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @42735000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @42775000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master1 @42775000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @42795000] IDLE: Starting new transaction (addr=0x21b3, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @42795000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @42805000] STATE: IDLE -> REQ, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @42815000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @42815000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @42915000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @42925000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master1 @42995000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43005000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43015000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @43015000] SREADY state (WRITE): addr=0x07c, wdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @43035000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43075000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43075000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @43095000] STATE: WAIT -> ADDR, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43115000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43115000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=1
[MASTER_PORT master2_slave3_tb.master2 @43215000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43225000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @43295000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43305000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43315000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=1
[SLAVE_PORT @43315000] SREADY state (WRITE): addr=0x1b3, wdata=0x7f
PASS: Master 1 write to 0x207c successful
PASS: Master 2 write to 0x21b3 successful
[MASTER_PORT master2_slave3_tb.master2 @43345000] IDLE: Starting new transaction (addr=0x21b3, mode= READ), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master1 @43345000] IDLE: Starting new transaction (addr=0x207c, mode= READ), current rdata=0xbd
[MASTER_PORT master2_slave3_tb.master2 @43355000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43355000] STATE: IDLE -> REQ, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43375000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43415000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43415000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @43435000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43455000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43455000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @43555000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43565000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43575000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @43575000] SREADY state (READ): addr=0x07c, starting read
[MASTER_PORT master2_slave3_tb.master1 @43595000] STATE: RDATA -> SPLIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @43605000] STATE: REQ -> SADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43625000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master2 @43645000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master2 @43645000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master2 @43705000] STATE: WAIT -> IDLE, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43745000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @43745000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @43755000] RDATA transmission START, data=0xf1
[MASTER_PORT master2_slave3_tb.master1 @43775000] RDATA receiving: bit[0]=1, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43795000] RDATA receiving: bit[1]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43815000] RDATA receiving: bit[2]=0, current_rdata=0xbd
[MASTER_PORT master2_slave3_tb.master1 @43835000] RDATA receiving: bit[3]=0, current_rdata=0xb9
[MASTER_PORT master2_slave3_tb.master1 @43855000] RDATA receiving: bit[4]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @43875000] RDATA receiving: bit[5]=1, current_rdata=0xb1
[MASTER_PORT master2_slave3_tb.master1 @43895000] RDATA receiving: bit[6]=1, current_rdata=0xb1
[SLAVE_PORT master2_slave3_tb.slave3.sp @43905000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @43915000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @43915000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @43915000] Transitioning RDATA->IDLE, rdata=0xf1, drdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @43915000] RDATA receiving: bit[7]=1, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @43915000] RDATA COMPLETE: final rdata will be 0xe3 after clock edge
PASS: Master 1 read from 0x207c successful
INFO: Master 2 read denied by arbiter (addr: 0x21b3)
Random delay: 7 cycles
[MASTER_PORT master2_slave3_tb.master2 @43945000] IDLE: Starting new transaction (addr=0x20fc, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master2 @43955000] STATE: IDLE -> REQ, mode=1
[MASTER_PORT master2_slave3_tb.master2 @43955000] IDLE: Starting new transaction (addr=0x20fc, mode=WRITE), current rdata=0xa6
[MASTER_PORT master2_slave3_tb.master2 @43975000] STATE: REQ -> SADDR, mode=1
[MASTER_PORT master2_slave3_tb.master2 @44015000] STATE: SADDR -> WAIT, mode=1
[MASTER_PORT master2_slave3_tb.master2 @44015000] SADDR complete: mode=1, mmode=1 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @44025000] IDLE: Starting new transaction (addr=0x20fc, mode= READ), current rdata=0xf1
[MASTER_PORT master2_slave3_tb.master2 @44035000] STATE: WAIT -> ADDR, mode=1
[MASTER_PORT master2_slave3_tb.master1 @44035000] STATE: IDLE -> REQ, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44055000] STATE TRANSITION: IDLE -> ADDR, mode=0, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44055000] IDLE: Latching mode=1 (smode=1), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master2 @44155000] STATE: ADDR -> WDATA, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44165000] STATE TRANSITION: ADDR -> WDATA, mode=1, mvalid=1, smode=1
[MASTER_PORT master2_slave3_tb.master2 @44235000] STATE: WDATA -> IDLE, mode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44245000] STATE TRANSITION: WDATA -> SREADY, mode=1, mvalid=1, smode=1
[SLAVE_PORT master2_slave3_tb.slave3.sp @44255000] STATE TRANSITION: SREADY -> IDLE, mode=1, mvalid=0, smode=0
[SLAVE_PORT @44255000] SREADY state (WRITE): addr=0x0fc, wdata=0x70
[MASTER_PORT master2_slave3_tb.master1 @44275000] STATE: REQ -> SADDR, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44315000] STATE: SADDR -> WAIT, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44315000] SADDR complete: mode=0, mmode=0 (0=READ, 1=WRITE)
[MASTER_PORT master2_slave3_tb.master1 @44335000] STATE: WAIT -> ADDR, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44355000] STATE TRANSITION: IDLE -> ADDR, mode=1, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44355000] IDLE: Latching mode=0 (smode=0), receiving first addr bit=0
[MASTER_PORT master2_slave3_tb.master1 @44455000] STATE: ADDR -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44465000] STATE TRANSITION: ADDR -> SREADY, mode=0, mvalid=1, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44475000] STATE TRANSITION: SREADY -> SPLIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT @44475000] SREADY state (READ): addr=0x0fc, starting read
[MASTER_PORT master2_slave3_tb.master1 @44495000] STATE: RDATA -> SPLIT, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44525000] STATE TRANSITION: SPLIT -> WAIT, mode=0, mvalid=0, smode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44555000] STATE TRANSITION: WAIT -> RDATA, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @44555000] STATE: SPLIT -> RDATA, mode=0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44565000] RDATA transmission START, data=0x70
[MASTER_PORT master2_slave3_tb.master1 @44585000] RDATA receiving: bit[0]=0, current_rdata=0xf1
[MASTER_PORT master2_slave3_tb.master1 @44605000] RDATA receiving: bit[1]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44625000] RDATA receiving: bit[2]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44645000] RDATA receiving: bit[3]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44665000] RDATA receiving: bit[4]=1, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44685000] RDATA receiving: bit[5]=1, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44705000] RDATA receiving: bit[6]=1, current_rdata=0xf0
[SLAVE_PORT master2_slave3_tb.slave3.sp @44715000] RDATA transmission END (sending last bit)
[SLAVE_PORT master2_slave3_tb.slave3.sp @44725000] STATE TRANSITION: RDATA -> IDLE, mode=0, mvalid=0, smode=0
[MASTER_PORT master2_slave3_tb.master1 @44725000] STATE: RDATA -> IDLE, mode=0
[MASTER_PORT master2_slave3_tb.master1 @44725000] Transitioning RDATA->IDLE, rdata=0xf0, drdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44725000] RDATA receiving: bit[7]=0, current_rdata=0xf0
[MASTER_PORT master2_slave3_tb.master1 @44725000] RDATA COMPLETE: final rdata will be 0xe0 after clock edge
PASS: Write-Read conflict test successful

=== All Tests Completed ===

$finish called at time : 44845 ns : File "/home/prabathbk/ads_bus/da-bus/Serial/tb/master2_slave3_tb.sv" Line 565
exit
INFO: [Common 17-206] Exiting xsim at Tue Oct 14 16:21:05 2025...
