// Seed: 3322407249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge id_3)
    if (id_1) begin
      $display(1);
    end
endmodule
module module_1;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_7;
  module_0(
      id_3, id_6, id_6, id_1
  );
endmodule
