Timing Analyzer report for Generator
Tue May 28 22:36:51 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 14. Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 15. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Setup: 'BUT_1'
 18. Slow 1200mV 85C Model Setup: 'BUT_2'
 19. Slow 1200mV 85C Model Setup: 'C'
 20. Slow 1200mV 85C Model Hold: 'C'
 21. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'BUT_1'
 24. Slow 1200mV 85C Model Hold: 'BUT_2'
 25. Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 26. Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 27. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Metastability Summary
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 39. Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 40. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Setup: 'BUT_1'
 43. Slow 1200mV 0C Model Setup: 'BUT_2'
 44. Slow 1200mV 0C Model Setup: 'C'
 45. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'C'
 47. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Hold: 'BUT_1'
 49. Slow 1200mV 0C Model Hold: 'BUT_2'
 50. Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 51. Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 52. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Metastability Summary
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 63. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 64. Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 65. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Setup: 'BUT_1'
 67. Fast 1200mV 0C Model Setup: 'BUT_2'
 68. Fast 1200mV 0C Model Setup: 'C'
 69. Fast 1200mV 0C Model Hold: 'C'
 70. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Hold: 'BUT_1'
 73. Fast 1200mV 0C Model Hold: 'BUT_2'
 74. Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'
 75. Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'
 76. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 77. Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Metastability Summary
 80. Multicorner Timing Analysis Summary
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Signal Integrity Metrics (Slow 1200mv 0c Model)
 84. Signal Integrity Metrics (Slow 1200mv 85c Model)
 85. Signal Integrity Metrics (Fast 1200mv 0c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Recovery Transfers
 89. Removal Transfers
 90. Report TCCS
 91. Report RSKM
 92. Unconstrained Paths Summary
 93. Clock Status Summary
 94. Unconstrained Input Ports
 95. Unconstrained Output Ports
 96. Unconstrained Input Ports
 97. Unconstrained Output Ports
 98. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.3%      ;
;     Processor 3            ;   9.5%      ;
;     Processor 4            ;   7.8%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU1|ADSR:ADSR_inst|EN }                 ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { Block1:BlockU2|ADSR:ADSR_inst|EN }                 ;
; BUT_1                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { BUT_1 }                                            ;
; BUT_2                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { BUT_2 }                                            ;
; C                                                ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000   ; 200.0 MHz  ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.500   ; 400.0 MHz  ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[1] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[2] } ;
+--------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 91.89 MHz  ; 91.89 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 121.85 MHz ; 121.85 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 136.76 MHz ; 136.76 MHz      ; C                                                ;                                                               ;
; 486.14 MHz ; 250.0 MHz       ; BUT_1                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 628.93 MHz ; 250.0 MHz       ; BUT_2                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.352 ; -3476.438     ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.573 ; -111.417      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.232 ; -116.641      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -4.058 ; -249.039      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -2.353 ; -23.077       ;
; BUT_1                                            ; -1.057 ; -2.289        ;
; BUT_2                                            ; -0.590 ; -0.590        ;
; C                                                ; 0.027  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; C                                                ; 0.313 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.431 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; BUT_1                                            ; 0.453 ; 0.000         ;
; BUT_2                                            ; 0.465 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.634 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.643 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.513 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.095 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.590 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; BUT_1                                            ; -3.000 ; -8.948        ;
; BUT_2                                            ; -3.000 ; -5.974        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.360  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.374  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.781  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.691 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.352 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.444     ; 6.100      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.323 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.277     ; 6.238      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.285 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.405     ; 6.072      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.272 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.235     ; 6.229      ;
; -9.264 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.305     ; 6.151      ;
; -9.264 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.305     ; 6.151      ;
; -9.264 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.305     ; 6.151      ;
; -9.264 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.305     ; 6.151      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.573 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.159      ; 5.476      ;
; -3.934 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.821      ; 5.706      ;
; -3.747 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.899      ; 5.901      ;
; -3.703 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.820      ; 5.716      ;
; -3.614 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.043      ; 5.927      ;
; -3.586 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.839      ; 5.851      ;
; -3.574 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.039      ; 5.869      ;
; -3.558 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.899      ; 5.861      ;
; -3.517 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.041      ; 5.834      ;
; -3.505 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.131      ; 5.753      ;
; -3.489 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.837      ; 5.750      ;
; -3.474 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.865      ; 5.763      ;
; -3.470 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.869      ; 5.755      ;
; -3.448 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.039      ; 5.745      ;
; -3.445 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.034      ; 5.749      ;
; -3.435 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.869      ; 5.720      ;
; -3.424 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.043      ; 5.752      ;
; -3.424 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.895      ; 5.732      ;
; -3.413 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.040      ; 5.721      ;
; -3.406 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.037      ; 5.709      ;
; -3.395 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.015      ; 5.701      ;
; -3.383 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.852      ; 5.673      ;
; -3.378 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.851      ; 5.643      ;
; -3.353 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.863      ; 5.630      ;
; -3.339 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.055      ; 5.671      ;
; -3.326 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.898      ; 5.648      ;
; -3.312 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.057      ; 5.657      ;
; -3.287 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.870      ; 5.567      ;
; -3.287 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.864      ; 5.572      ;
; -3.268 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.900      ; 5.593      ;
; -3.241 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 3.042      ; 5.550      ;
; -3.109 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.998      ; 5.736      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.232 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.673      ; 5.797      ;
; -4.146 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.980      ; 5.703      ;
; -4.065 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.729      ; 5.846      ;
; -3.950 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.892      ; 5.671      ;
; -3.940 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.761      ; 5.623      ;
; -3.929 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.013      ; 5.506      ;
; -3.834 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.737      ; 5.772      ;
; -3.823 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.939      ; 5.591      ;
; -3.818 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.987      ; 5.897      ;
; -3.793 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.860      ; 5.930      ;
; -3.787 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.734      ; 5.524      ;
; -3.704 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.883      ; 5.845      ;
; -3.700 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.860      ; 5.836      ;
; -3.692 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.692      ; 5.808      ;
; -3.640 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.734      ; 5.786      ;
; -3.620 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.879      ; 5.786      ;
; -3.595 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.761      ; 5.782      ;
; -3.570 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.861      ; 5.716      ;
; -3.531 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.734      ; 5.521      ;
; -3.516 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.716      ; 5.661      ;
; -3.500 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.891      ; 5.508      ;
; -3.493 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.737      ; 5.656      ;
; -3.453 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.732      ; 5.790      ;
; -3.451 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.890      ; 5.612      ;
; -3.446 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.905      ; 5.616      ;
; -3.404 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.734      ; 5.562      ;
; -3.394 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.014      ; 5.495      ;
; -3.387 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.761      ; 5.572      ;
; -3.382 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.906      ; 5.563      ;
; -3.356 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.714      ; 5.493      ;
; -3.329 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.995      ; 5.432      ;
; -3.161 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 3.023      ; 5.483      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                             ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.058 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.763     ; 0.736      ;
; -3.938 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.617     ; 0.762      ;
; -3.937 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.617     ; 0.761      ;
; -3.930 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.622     ; 0.749      ;
; -3.924 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.604     ; 0.761      ;
; -3.915 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.621     ; 0.735      ;
; -3.912 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.618     ; 0.735      ;
; -3.864 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.557     ; 0.748      ;
; -3.753 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.458     ; 0.736      ;
; -3.732 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.437     ; 0.736      ;
; -3.727 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.619     ; 0.549      ;
; -3.714 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.421     ; 0.734      ;
; -3.713 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.419     ; 0.735      ;
; -3.713 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.420     ; 0.734      ;
; -3.699 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.601     ; 0.539      ;
; -3.591 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.285     ; 0.747      ;
; -3.584 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.475     ; 0.550      ;
; -3.581 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.470     ; 0.552      ;
; -3.552 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.443     ; 0.550      ;
; -3.536 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.243     ; 0.734      ;
; -3.534 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.435     ; 0.540      ;
; -3.531 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.436     ; 0.536      ;
; -3.526 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.430     ; 0.537      ;
; -3.520 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.424     ; 0.537      ;
; -3.444 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.770     ; 0.115      ;
; -3.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.101     ; 0.760      ;
; -3.397 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.287     ; 0.551      ;
; -3.390 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.283     ; 0.548      ;
; -3.326 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.032     ; 0.735      ;
; -3.312 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.638     ; 0.115      ;
; -3.311 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.637     ; 0.115      ;
; -3.292 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.618     ; 0.115      ;
; -3.249 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.575     ; 0.115      ;
; -3.227 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.133     ; 0.535      ;
; -3.199 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.100     ; 0.540      ;
; -3.197 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.523     ; 0.115      ;
; -3.149 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.475     ; 0.115      ;
; -3.149 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.475     ; 0.115      ;
; -3.147 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.473     ; 0.115      ;
; -3.140 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.031     ; 0.550      ;
; -3.127 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.833     ; 0.735      ;
; -3.116 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.018     ; 0.539      ;
; -3.103 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.429     ; 0.115      ;
; -3.103 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.429     ; 0.115      ;
; -3.099 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.425     ; 0.115      ;
; -3.082 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.408     ; 0.115      ;
; -3.081 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.407     ; 0.115      ;
; -3.065 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.391     ; 0.115      ;
; -3.051 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.377     ; 0.115      ;
; -2.965 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.291     ; 0.115      ;
; -2.965 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.291     ; 0.115      ;
; -2.962 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.288     ; 0.115      ;
; -2.961 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.287     ; 0.115      ;
; -2.961 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.287     ; 0.115      ;
; -2.899 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.225     ; 0.115      ;
; -2.836 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.162     ; 0.115      ;
; -2.835 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.161     ; 0.115      ;
; -2.803 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.129     ; 0.115      ;
; -2.694 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.020     ; 0.115      ;
; -2.693 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.019     ; 0.115      ;
; -2.509 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.835     ; 0.115      ;
; -2.506 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.832     ; 0.115      ;
; -2.505 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.831     ; 0.115      ;
; -2.505 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.831     ; 0.115      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -1.085 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.888      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.984 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.198     ; 5.787      ;
; -0.973 ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.188     ; 5.786      ;
; -0.973 ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.188     ; 5.786      ;
; -0.973 ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.188     ; 5.786      ;
; -0.973 ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.188     ; 5.786      ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -2.353 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.588      ;
; -2.352 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.592      ;
; -2.347 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.587      ;
; -2.339 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.579      ;
; -2.333 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.573      ;
; -2.322 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.562      ;
; -2.232 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.276     ; 2.444      ;
; -2.194 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.434      ;
; -2.185 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.420      ;
; -2.180 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.415      ;
; -2.164 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.399      ;
; -2.148 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.383      ;
; -2.128 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 2.367      ;
; -2.119 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.359      ;
; -2.100 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.340      ;
; -2.098 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.276     ; 2.310      ;
; -2.092 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 2.331      ;
; -2.091 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.254     ; 2.325      ;
; -2.090 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.276     ; 2.302      ;
; -2.089 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.324      ;
; -2.089 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.329      ;
; -2.079 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.314      ;
; -2.077 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.317      ;
; -2.076 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.316      ;
; -2.074 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.276     ; 2.286      ;
; -2.063 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.303      ;
; -2.048 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.288      ;
; -2.041 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.281      ;
; -2.041 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.276      ;
; -2.036 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.276      ;
; -2.032 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.267      ;
; -2.023 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.263      ;
; -2.020 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.261     ; 2.247      ;
; -2.020 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.260      ;
; -2.018 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.258      ;
; -2.004 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.244      ;
; -2.004 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.249     ; 2.243      ;
; -1.986 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.226      ;
; -1.967 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.276     ; 2.179      ;
; -1.965 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.205      ;
; -1.959 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.276     ; 2.171      ;
; -1.896 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.136      ;
; -1.862 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.102      ;
; -1.860 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 2.118      ;
; -1.857 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.097      ;
; -1.851 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 2.086      ;
; -1.848 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.260     ; 2.076      ;
; -1.828 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.068      ;
; -1.823 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.246     ; 2.065      ;
; -1.814 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.256     ; 2.046      ;
; -1.805 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.256     ; 2.037      ;
; -1.797 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 2.037      ;
; -1.785 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.233     ; 2.040      ;
; -1.778 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.255     ; 2.011      ;
; -1.755 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.257     ; 1.986      ;
; -1.751 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.256     ; 1.983      ;
; -1.750 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.998      ;
; -1.746 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.986      ;
; -1.735 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.982      ;
; -1.728 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.972      ;
; -1.717 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.964      ;
; -1.712 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.257     ; 1.943      ;
; -1.698 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.938      ;
; -1.686 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.926      ;
; -1.655 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.902      ;
; -1.654 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.248     ; 1.894      ;
; -1.650 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.253     ; 1.885      ;
; -1.572 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.244     ; 1.816      ;
; -1.540 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.804      ;
; -1.510 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.759      ;
; -1.499 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.748      ;
; -1.495 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.741      ;
; -1.490 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.754      ;
; -1.486 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.240     ; 1.734      ;
; -1.480 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.224     ; 1.744      ;
; -1.476 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.725      ;
; -1.474 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.225     ; 1.737      ;
; -1.472 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.721      ;
; -1.469 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 1.727      ;
; -1.465 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.210     ; 1.743      ;
; -1.465 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.210     ; 1.743      ;
; -1.463 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.207     ; 1.744      ;
; -1.462 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 1.720      ;
; -1.460 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.207     ; 1.741      ;
; -1.458 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.707      ;
; -1.449 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.223     ; 1.714      ;
; -1.445 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.227     ; 1.706      ;
; -1.443 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.689      ;
; -1.442 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.239     ; 1.691      ;
; -1.439 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.686      ;
; -1.433 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.256     ; 1.665      ;
; -1.428 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.674      ;
; -1.421 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.257     ; 1.652      ;
; -1.420 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 1.678      ;
; -1.417 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.663      ;
; -1.415 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.242     ; 1.661      ;
; -1.415 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.226     ; 1.677      ;
; -1.413 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.241     ; 1.660      ;
; -1.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.256     ; 1.629      ;
; -1.388 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -2.230     ; 1.646      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BUT_1'                                                                                                         ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.057 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.977      ;
; -0.943 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.863      ;
; -0.708 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.628      ;
; -0.644 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.564      ;
; -0.588 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.508      ;
; -0.501 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.421      ;
; -0.500 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.420      ;
; -0.481 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.401      ;
; -0.453 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 1.373      ;
; 0.062  ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.081     ; 0.858      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'BUT_2'                                                                                                     ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.590 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.081     ; 1.510      ;
; -0.462 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.081     ; 1.382      ;
; 0.062  ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.081     ; 0.858      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                 ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.027 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.098      ; 6.992      ;
; 0.043 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.990      ;
; 0.044 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.977      ;
; 0.048 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.975      ;
; 0.098 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.922      ;
; 0.102 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.918      ;
; 0.106 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.916      ;
; 0.107 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.916      ;
; 0.126 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.897      ;
; 0.135 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.887      ;
; 0.146 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.878      ;
; 0.148 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.874      ;
; 0.155 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.846      ;
; 0.160 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.861      ;
; 0.163 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.870      ;
; 0.164 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.857      ;
; 0.170 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.831      ;
; 0.176 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.845      ;
; 0.179 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.842      ;
; 0.186 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.834      ;
; 0.187 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.113      ; 6.847      ;
; 0.190 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.842      ;
; 0.192 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.832      ;
; 0.197 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.827      ;
; 0.199 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.824      ;
; 0.203 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.817      ;
; 0.203 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.821      ;
; 0.203 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.819      ;
; 0.205 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.816      ;
; 0.207 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.817      ;
; 0.209 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.815      ;
; 0.210 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.814      ;
; 0.210 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.823      ;
; 0.217 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.816      ;
; 0.220 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.815      ;
; 0.220 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.802      ;
; 0.221 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.096      ; 6.796      ;
; 0.223 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.096      ; 6.794      ;
; 0.224 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.096      ; 6.793      ;
; 0.224 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.800      ;
; 0.228 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.793      ;
; 0.228 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.773      ;
; 0.228 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.804      ;
; 0.230 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.771      ;
; 0.231 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.801      ;
; 0.232 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.788      ;
; 0.233 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.787      ;
; 0.235 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.098      ; 6.784      ;
; 0.236 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.111      ; 6.796      ;
; 0.238 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.105      ; 6.788      ;
; 0.242 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.779      ;
; 0.243 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.758      ;
; 0.244 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.792      ;
; 0.246 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.115      ; 6.790      ;
; 0.247 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.777      ;
; 0.248 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.772      ;
; 0.248 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.097      ; 6.770      ;
; 0.250 ; ButtonProc:UBut|FREQ1[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.773      ;
; 0.250 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.773      ;
; 0.250 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.772      ;
; 0.251 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.098      ; 6.768      ;
; 0.252 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.769      ;
; 0.254 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.770      ;
; 0.256 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.767      ;
; 0.257 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.764      ;
; 0.261 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.760      ;
; 0.262 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.090      ; 6.749      ;
; 0.262 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.771      ;
; 0.265 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.760      ;
; 0.265 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.757      ;
; 0.266 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.758      ;
; 0.266 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.754      ;
; 0.268 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.752      ;
; 0.268 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.753      ;
; 0.269 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.755      ;
; 0.274 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.110      ; 6.757      ;
; 0.274 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.747      ;
; 0.274 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.727      ;
; 0.275 ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.748      ;
; 0.277 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.743      ;
; 0.278 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.743      ;
; 0.280 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.741      ;
; 0.282 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.753      ;
; 0.283 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.737      ;
; 0.283 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.741      ;
; 0.283 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.741      ;
; 0.284 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.739      ;
; 0.284 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.751      ;
; 0.285 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.739      ;
; 0.285 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.737      ;
; 0.286 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.098      ; 6.733      ;
; 0.286 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.096      ; 6.731      ;
; 0.287 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.735      ;
; 0.289 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.080      ; 6.712      ;
; 0.291 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.733      ;
; 0.292 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.114      ; 6.743      ;
; 0.293 ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.731      ;
; 0.294 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.729      ;
; 0.294 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.728      ;
; 0.295 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.112      ; 6.738      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.313 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.239      ;
; 0.414 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.611      ; 3.317      ;
; 0.422 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.348      ;
; 0.440 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.366      ;
; 0.447 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.373      ;
; 0.452 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.378      ;
; 0.452 ; ledv                      ; ledv                                               ; C                                                ; C           ; 0.000        ; 0.082      ; 0.746      ;
; 0.454 ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.391      ;
; 0.466 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.080      ; 0.758      ;
; 0.470 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.396      ;
; 0.502 ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.080      ; 0.795      ;
; 0.509 ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.804      ;
; 0.542 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.080      ; 0.834      ;
; 0.545 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.080      ; 0.837      ;
; 0.546 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.080      ; 0.838      ;
; 0.561 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.487      ;
; 0.563 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.489      ;
; 0.579 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.505      ;
; 0.579 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.505      ;
; 0.581 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.507      ;
; 0.604 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.530      ;
; 0.609 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.535      ;
; 0.627 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.636      ; 3.555      ;
; 0.654 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.602      ; 3.548      ;
; 0.658 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.584      ;
; 0.660 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.618      ; 3.570      ;
; 0.672 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.602      ; 3.566      ;
; 0.678 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.618      ; 3.588      ;
; 0.689 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.619      ; 3.600      ;
; 0.699 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.602      ; 3.593      ;
; 0.705 ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.619      ; 3.618      ;
; 0.707 ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.081      ; 1.001      ;
; 0.710 ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.081      ; 1.003      ;
; 0.716 ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.080      ; 1.008      ;
; 0.717 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.602      ; 3.611      ;
; 0.718 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.644      ;
; 0.720 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.646      ;
; 0.734 ; count[21]                 ; count[21]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; count[15]                 ; count[15]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; count[13]                 ; count[13]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; count[5]                  ; count[5]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; count[1]                  ; count[1]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; count[29]                 ; count[29]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; count[19]                 ; count[19]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; count[17]                 ; count[17]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; count[14]                 ; count[14]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; count[12]                 ; count[12]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; count[9]                  ; count[9]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; count[3]                  ; count[3]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; count[30]                 ; count[30]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[28]                 ; count[28]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[27]                 ; count[27]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[26]                 ; count[26]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[25]                 ; count[25]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[23]                 ; count[23]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[20]                 ; count[20]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[18]                 ; count[18]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[16]                 ; count[16]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[7]                  ; count[7]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[4]                  ; count[4]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; count[2]                  ; count[2]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.030      ;
; 0.738 ; count[24]                 ; count[24]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; count[22]                 ; count[22]                                          ; C                                                ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; count[6]                  ; count[6]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.032      ;
; 0.747 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; count[0]                  ; count[0]                                           ; C                                                ; C           ; 0.000        ; 0.082      ; 1.053      ;
; 0.764 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.058      ;
; 0.769 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.062      ;
; 0.772 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.066      ;
; 0.776 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.081      ; 1.069      ;
; 0.782 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.611      ; 3.685      ;
; 0.791 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.602      ; 3.685      ;
; 0.797 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.634      ; 3.723      ;
; 0.809 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.602      ; 3.703      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                         ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.431 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 0.746      ;
; 0.434 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.634 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.420      ;
; 0.643 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.429      ;
; 0.741 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.741 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.057      ;
; 0.747 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.059      ;
; 0.755 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.541      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.550      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.078      ;
; 0.765 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.079      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.774 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.560      ;
; 0.783 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.569      ;
; 0.787 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.895 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.681      ;
; 0.904 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.690      ;
; 0.911 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.697      ;
; 0.914 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.700      ;
; 0.915 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.228      ;
; 0.920 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.706      ;
; 0.923 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.709      ;
; 0.926 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.239      ;
; 0.944 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.614      ; 1.770      ;
; 1.034 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.820      ;
; 1.035 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.821      ;
; 1.043 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.829      ;
; 1.044 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.830      ;
; 1.051 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.837      ;
; 1.060 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.846      ;
; 1.072 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.365      ;
; 1.075 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.861      ;
; 1.084 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.574      ; 1.870      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.096 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 1.410      ;
; 1.099 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.411      ;
; 1.099 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.411      ;
; 1.099 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.411      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.434 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.439 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.168      ;
; 0.446 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.758      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.758      ;
; 0.451 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.463 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.464 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.483 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.188      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.189      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.189      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.189      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.189      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.189      ;
; 0.484 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.189      ;
; 0.485 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.190      ;
; 0.499 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; UARTPROC:uartpr|data_sig[2][6]                                                                                                                                                                                                                        ; UARTPROC:uartpr|data_vector[14]                                                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.209      ;
; 0.500 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[2]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BUT_1'                                                                                                         ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 0.758      ;
; 0.829 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.122      ;
; 0.864 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.157      ;
; 1.041 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.334      ;
; 1.043 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.336      ;
; 1.044 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.337      ;
; 1.187 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.480      ;
; 1.191 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.484      ;
; 1.376 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.669      ;
; 1.484 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.081      ; 1.777      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'BUT_2'                                                                                                     ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.465 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.081      ; 0.758      ;
; 0.926 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.081      ; 1.219      ;
; 1.054 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.081      ; 1.347      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.634 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.616      ; 4.830      ;
; 1.707 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.587      ; 4.874      ;
; 1.766 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.570      ; 4.916      ;
; 1.907 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.527      ; 5.014      ;
; 1.913 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.588      ; 5.081      ;
; 1.931 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.596      ; 5.107      ;
; 1.935 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.469      ; 4.984      ;
; 1.965 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.468      ; 5.013      ;
; 1.992 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.455      ; 5.027      ;
; 2.024 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.454      ; 5.058      ;
; 2.055 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.453      ; 5.088      ;
; 2.123 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.318      ; 5.021      ;
; 2.153 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.318      ; 5.051      ;
; 2.161 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.270      ; 5.011      ;
; 2.169 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.291      ; 5.040      ;
; 2.236 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.425      ; 5.241      ;
; 2.243 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.319      ; 5.142      ;
; 2.256 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.272      ; 5.108      ;
; 2.277 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.292      ; 5.149      ;
; 2.291 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.295      ; 5.166      ;
; 2.301 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.291      ; 5.172      ;
; 2.308 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.444      ; 5.332      ;
; 2.336 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.291      ; 5.207      ;
; 2.375 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.561      ; 5.516      ;
; 2.395 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.295      ; 5.270      ;
; 2.425 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.447      ; 5.452      ;
; 2.462 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.424      ; 5.466      ;
; 2.481 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.423      ; 5.484      ;
; 2.493 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.227      ; 5.300      ;
; 2.540 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.289      ; 5.409      ;
; 2.586 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.287      ; 5.453      ;
; 2.720 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.246      ; 5.546      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.643 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.759      ; 4.982      ;
; 1.796 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.611      ; 4.987      ;
; 1.827 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.755      ; 5.162      ;
; 1.855 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.627      ; 5.062      ;
; 1.915 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.626      ; 5.121      ;
; 1.918 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.607      ; 5.105      ;
; 1.942 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.609      ; 5.131      ;
; 1.967 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.610      ; 5.157      ;
; 1.981 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.604      ; 5.165      ;
; 2.004 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.566      ; 5.150      ;
; 2.015 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.613      ; 5.208      ;
; 2.044 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.609      ; 5.233      ;
; 2.061 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.584      ; 5.225      ;
; 2.079 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.610      ; 5.269      ;
; 2.114 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.427      ; 5.121      ;
; 2.122 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.462      ; 5.164      ;
; 2.130 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.426      ; 5.136      ;
; 2.146 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.614      ; 5.340      ;
; 2.164 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.433      ; 5.177      ;
; 2.190 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.413      ; 5.183      ;
; 2.192 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.464      ; 5.236      ;
; 2.199 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.464      ; 5.243      ;
; 2.206 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.428      ; 5.214      ;
; 2.207 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.382      ; 5.169      ;
; 2.222 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.459      ; 5.261      ;
; 2.249 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.381      ; 5.210      ;
; 2.256 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.432      ; 5.268      ;
; 2.269 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.414      ; 5.263      ;
; 2.295 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.464      ; 5.339      ;
; 2.302 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.432      ; 5.314      ;
; 2.306 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.399      ; 5.285      ;
; 2.324 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.400      ; 5.304      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.513 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.702     ; 1.165      ;
; 2.537 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.182      ;
; 2.556 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.201      ;
; 2.557 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.202      ;
; 2.569 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.189      ;
; 2.573 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.218      ;
; 2.577 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.197      ;
; 2.579 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.230      ;
; 2.584 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.714     ; 1.224      ;
; 2.585 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.230      ;
; 2.585 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.702     ; 1.237      ;
; 2.595 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.240      ;
; 2.597 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.736     ; 1.215      ;
; 2.610 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.255      ;
; 2.615 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.260      ;
; 2.619 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.717     ; 1.256      ;
; 2.626 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.271      ;
; 2.630 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.263      ;
; 2.633 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.253      ;
; 2.634 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.279      ;
; 2.635 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.268      ;
; 2.659 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.310      ;
; 2.669 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.314      ;
; 2.672 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.292      ;
; 2.678 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.703     ; 1.329      ;
; 2.687 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.307      ;
; 2.692 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.337      ;
; 2.702 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.332      ;
; 2.788 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.433      ;
; 2.826 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.690     ; 1.490      ;
; 2.851 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.496      ;
; 2.853 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.686     ; 1.521      ;
; 2.855 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.504      ;
; 2.857 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.506      ;
; 2.864 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.509      ;
; 2.865 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.510      ;
; 2.873 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.518      ;
; 2.879 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.712     ; 1.521      ;
; 2.890 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.699     ; 1.545      ;
; 2.902 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.552      ;
; 2.905 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.736     ; 1.523      ;
; 2.906 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.551      ;
; 2.907 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.736     ; 1.525      ;
; 2.909 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.695     ; 1.568      ;
; 2.914 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.735     ; 1.533      ;
; 2.921 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.735     ; 1.540      ;
; 2.933 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.706     ; 1.581      ;
; 2.939 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.584      ;
; 2.941 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.736     ; 1.559      ;
; 2.942 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.720     ; 1.576      ;
; 2.942 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.575      ;
; 2.943 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.576      ;
; 2.951 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.735     ; 1.570      ;
; 2.951 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.584      ;
; 2.956 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.589      ;
; 2.957 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.590      ;
; 2.966 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.717     ; 1.603      ;
; 2.971 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.717     ; 1.608      ;
; 2.974 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.619      ;
; 2.975 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.706     ; 1.623      ;
; 2.982 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.702     ; 1.634      ;
; 2.989 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.634      ;
; 2.990 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.625      ;
; 2.996 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.717     ; 1.633      ;
; 2.998 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.686     ; 1.666      ;
; 3.001 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.690     ; 1.665      ;
; 3.004 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.705     ; 1.653      ;
; 3.005 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.690     ; 1.669      ;
; 3.009 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.719     ; 1.644      ;
; 3.012 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.645      ;
; 3.013 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.686     ; 1.681      ;
; 3.013 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.702     ; 1.665      ;
; 3.015 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.717     ; 1.652      ;
; 3.024 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.674      ;
; 3.025 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.717     ; 1.662      ;
; 3.039 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.669      ;
; 3.077 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.704     ; 1.727      ;
; 3.098 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.733     ; 1.719      ;
; 3.121 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.747      ;
; 3.143 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.776      ;
; 3.150 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.776      ;
; 3.154 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.780      ;
; 3.160 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.736     ; 1.778      ;
; 3.173 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.806      ;
; 3.190 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.724     ; 1.820      ;
; 3.197 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.735     ; 1.816      ;
; 3.223 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.736     ; 1.841      ;
; 3.230 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.720     ; 1.864      ;
; 3.237 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.721     ; 1.870      ;
; 3.269 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.734     ; 1.889      ;
; 3.280 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.713     ; 1.921      ;
; 3.282 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.735     ; 1.901      ;
; 3.286 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.912      ;
; 3.298 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.735     ; 1.917      ;
; 3.318 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.726     ; 1.946      ;
; 3.330 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.956      ;
; 3.333 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.709     ; 1.978      ;
; 3.348 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.740     ; 1.962      ;
; 3.363 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.989      ;
; 3.368 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.728     ; 1.994      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 3.697      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 3.697      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 3.697      ;
; 1.095 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.209     ; 3.697      ;
; 1.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.173     ; 3.729      ;
; 1.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.173     ; 3.729      ;
; 1.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.173     ; 3.729      ;
; 1.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.173     ; 3.729      ;
; 1.112 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.721      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.663      ;
; 1.180 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.157     ; 3.664      ;
; 1.280 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.565      ;
; 1.374 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.447      ;
; 1.374 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.447      ;
; 1.374 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.447      ;
; 1.374 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.447      ;
; 1.374 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.180     ; 3.447      ;
; 1.413 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.194     ; 3.394      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.437 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.208     ; 3.356      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.448 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.394      ;
; 1.451 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.389      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.455 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.374      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.470 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.168     ; 3.363      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.477 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.192     ; 3.332      ;
; 1.478 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.375      ;
; 1.478 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.375      ;
; 1.478 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.375      ;
; 1.478 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.375      ;
; 1.481 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 3.343      ;
; 1.481 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 3.343      ;
; 1.481 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 3.343      ;
; 1.481 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.177     ; 3.343      ;
; 1.488 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.354      ;
; 1.488 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.354      ;
; 1.488 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.354      ;
; 1.488 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.354      ;
; 1.488 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.354      ;
; 1.488 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.354      ;
; 1.504 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.166     ; 3.331      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.505 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.169     ; 3.327      ;
; 1.506 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.173     ; 3.322      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.315      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.315      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.315      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 3.285      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.315      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[15]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 3.285      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.315      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 3.285      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.315      ;
; 1.525 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.191     ; 3.285      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.590 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 2.231      ;
; 1.833 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.661      ; 2.726      ;
; 1.859 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.639      ; 2.730      ;
; 1.870 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.625      ; 2.727      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 1.895 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 2.298      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.056 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.722      ;
; 2.256 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 3.177      ;
; 2.256 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.689      ; 3.177      ;
; 2.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.703      ; 3.197      ;
; 2.311 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.725      ;
; 2.311 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.725      ;
; 2.311 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.725      ;
; 2.311 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.725      ;
; 2.311 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.725      ;
; 2.311 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 2.725      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.312 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 2.729      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[1]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 2.737      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[21]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.725      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 2.725      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 2.724      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
; 2.313 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 2.729      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
; 99.89 MHz  ; 99.89 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 127.24 MHz ; 127.24 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 143.8 MHz  ; 143.8 MHz       ; C                                                ;                                                               ;
; 536.77 MHz ; 250.0 MHz       ; BUT_1                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 691.56 MHz ; 250.0 MHz       ; BUT_2                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -8.417 ; -2925.714     ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.724 ; -115.345      ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.338 ; -119.809      ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -3.472 ; -198.958      ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.953 ; -18.403       ;
; BUT_1                                            ; -0.863 ; -1.870        ;
; BUT_2                                            ; -0.446 ; -0.446        ;
; C                                                ; 0.042  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; C                                                ; 0.362 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.380 ; 0.000         ;
; BUT_1                                            ; 0.401 ; 0.000         ;
; BUT_2                                            ; 0.417 ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 1.662 ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 1.664 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.198 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.292 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.447 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; BUT_1                                            ; -3.000 ; -8.948        ;
; BUT_2                                            ; -3.000 ; -5.974        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -20.412       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.255  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.261  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.770  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.665 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.417 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.963     ; 5.663      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.395 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.814     ; 5.790      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.353 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.771     ; 5.791      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.337 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU2|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.912     ; 5.634      ;
; -8.333 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.832     ; 5.710      ;
; -8.333 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.832     ; 5.710      ;
; -8.333 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.832     ; 5.710      ;
; -8.333 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.832     ; 5.710      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.724 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.704      ; 5.274      ;
; -4.097 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.406      ; 5.503      ;
; -3.876 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.405      ; 5.521      ;
; -3.860 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.470      ; 5.637      ;
; -3.695 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.602      ; 5.647      ;
; -3.692 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.604      ; 5.656      ;
; -3.677 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.470      ; 5.631      ;
; -3.669 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.416      ; 5.586      ;
; -3.668 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.603      ; 5.640      ;
; -3.602 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.676      ; 5.502      ;
; -3.584 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.605      ; 5.551      ;
; -3.579 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.415      ; 5.493      ;
; -3.577 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.602      ; 5.531      ;
; -3.566 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.441      ; 5.510      ;
; -3.562 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.467      ; 5.519      ;
; -3.549 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.602      ; 5.512      ;
; -3.541 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.451      ; 5.488      ;
; -3.529 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.606      ; 5.509      ;
; -3.525 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.431      ; 5.469      ;
; -3.523 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.451      ; 5.469      ;
; -3.522 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.582      ; 5.482      ;
; -3.515 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.608      ; 5.480      ;
; -3.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.617      ; 5.483      ;
; -3.500 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.430      ; 5.424      ;
; -3.481 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.440      ; 5.416      ;
; -3.446 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.618      ; 5.441      ;
; -3.420 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.469      ; 5.389      ;
; -3.414 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.440      ; 5.352      ;
; -3.413 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.452      ; 5.356      ;
; -3.406 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.471      ; 5.378      ;
; -3.382 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.604      ; 5.344      ;
; -3.251 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 2.567      ; 5.502      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -4.338 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.261      ; 5.563      ;
; -4.314 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.535      ; 5.514      ;
; -4.087 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.313      ; 5.511      ;
; -4.086 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.466      ; 5.461      ;
; -4.085 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.333      ; 5.403      ;
; -4.069 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.559      ; 5.292      ;
; -3.968 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.320      ; 5.538      ;
; -3.963 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.500      ; 5.366      ;
; -3.930 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.317      ; 5.311      ;
; -3.826 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.544      ; 5.574      ;
; -3.775 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.442      ; 5.586      ;
; -3.753 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.316      ; 5.559      ;
; -3.736 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.284      ; 5.524      ;
; -3.714 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.459      ; 5.525      ;
; -3.711 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.333      ; 5.545      ;
; -3.674 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.316      ; 5.299      ;
; -3.658 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.465      ; 5.300      ;
; -3.657 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.305      ; 5.469      ;
; -3.650 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.442      ; 5.460      ;
; -3.648 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.455      ; 5.478      ;
; -3.620 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.443      ; 5.437      ;
; -3.610 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.320      ; 5.431      ;
; -3.566 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.480      ; 5.402      ;
; -3.544 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.464      ; 5.370      ;
; -3.542 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.333      ; 5.375      ;
; -3.539 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.316      ; 5.355      ;
; -3.528 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.481      ; 5.376      ;
; -3.511 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.560      ; 5.269      ;
; -3.470 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.315      ; 5.449      ;
; -3.466 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.304      ; 5.273      ;
; -3.452 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.553      ; 5.221      ;
; -3.319 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 2.569      ; 5.269      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                              ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.472 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.238     ; 0.676      ;
; -3.371 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.111     ; 0.702      ;
; -3.370 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.111     ; 0.701      ;
; -3.365 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.108     ; 0.699      ;
; -3.362 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.116     ; 0.688      ;
; -3.350 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.116     ; 0.676      ;
; -3.349 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.113     ; 0.678      ;
; -3.296 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.049     ; 0.689      ;
; -3.201 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.966     ; 0.677      ;
; -3.185 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.114     ; 0.513      ;
; -3.181 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.945     ; 0.678      ;
; -3.170 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.935     ; 0.677      ;
; -3.170 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.937     ; 0.675      ;
; -3.169 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.935     ; 0.676      ;
; -3.164 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.105     ; 0.501      ;
; -3.049 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.976     ; 0.515      ;
; -3.048 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.803     ; 0.687      ;
; -3.047 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.973     ; 0.516      ;
; -3.027 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.954     ; 0.515      ;
; -3.005 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.944     ; 0.503      ;
; -3.004 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.770     ; 0.676      ;
; -3.003 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.945     ; 0.500      ;
; -3.001 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.944     ; 0.499      ;
; -2.992 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.934     ; 0.500      ;
; -2.900 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.241     ; 0.101      ;
; -2.875 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.803     ; 0.514      ;
; -2.871 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.801     ; 0.512      ;
; -2.865 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.608     ; 0.699      ;
; -2.806 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.571     ; 0.677      ;
; -2.788 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.129     ; 0.101      ;
; -2.787 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.128     ; 0.101      ;
; -2.771 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.112     ; 0.101      ;
; -2.736 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.077     ; 0.101      ;
; -2.709 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.653     ; 0.498      ;
; -2.675 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -3.016     ; 0.101      ;
; -2.671 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.607     ; 0.506      ;
; -2.642 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.570     ; 0.514      ;
; -2.636 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.977     ; 0.101      ;
; -2.635 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.976     ; 0.101      ;
; -2.634 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.975     ; 0.101      ;
; -2.622 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.387     ; 0.677      ;
; -2.608 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.549     ; 0.501      ;
; -2.603 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.944     ; 0.101      ;
; -2.603 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.944     ; 0.101      ;
; -2.593 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.934     ; 0.101      ;
; -2.578 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.919     ; 0.101      ;
; -2.577 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.918     ; 0.101      ;
; -2.567 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.908     ; 0.101      ;
; -2.555 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.896     ; 0.101      ;
; -2.466 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.807     ; 0.101      ;
; -2.466 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.807     ; 0.101      ;
; -2.463 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.804     ; 0.101      ;
; -2.462 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.803     ; 0.101      ;
; -2.462 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.803     ; 0.101      ;
; -2.410 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.751     ; 0.101      ;
; -2.349 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.690     ; 0.101      ;
; -2.331 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.672     ; 0.101      ;
; -2.289 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.630     ; 0.101      ;
; -2.210 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.551     ; 0.101      ;
; -2.209 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.550     ; 0.101      ;
; -2.048 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.389     ; 0.101      ;
; -2.024 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.365     ; 0.101      ;
; -2.023 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.364     ; 0.101      ;
; -2.023 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -2.364     ; 0.101      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.802 ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.628      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.676 ; UARTPROC:uartpr|ATTACK_TIME[5]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.502      ;
; -0.665 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.491      ;
; -0.665 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.491      ;
; -0.665 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.491      ;
; -0.665 ; UARTPROC:uartpr|DECAY_TIME[22]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.176     ; 5.491      ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; -1.953 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.484      ;
; -1.948 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.480      ;
; -1.937 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.466      ;
; -1.934 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.466      ;
; -1.933 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.464      ;
; -1.919 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.451      ;
; -1.845 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.973     ; 2.351      ;
; -1.806 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.337      ;
; -1.792 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.321      ;
; -1.789 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.318      ;
; -1.755 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.284      ;
; -1.755 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.284      ;
; -1.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.268      ;
; -1.725 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.257      ;
; -1.721 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.251      ;
; -1.719 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.973     ; 2.225      ;
; -1.716 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.245      ;
; -1.712 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.242      ;
; -1.708 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.239      ;
; -1.703 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.973     ; 2.209      ;
; -1.703 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.233      ;
; -1.692 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.951     ; 2.220      ;
; -1.685 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.216      ;
; -1.682 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.973     ; 2.188      ;
; -1.678 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.207      ;
; -1.677 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.208      ;
; -1.666 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.196      ;
; -1.661 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.191      ;
; -1.646 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.176      ;
; -1.646 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.178      ;
; -1.642 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.171      ;
; -1.641 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.172      ;
; -1.632 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.161      ;
; -1.624 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.959     ; 2.144      ;
; -1.624 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.154      ;
; -1.613 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.144      ;
; -1.602 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 2.131      ;
; -1.596 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.128      ;
; -1.572 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.973     ; 2.078      ;
; -1.572 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 2.104      ;
; -1.559 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.973     ; 2.065      ;
; -1.503 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 2.034      ;
; -1.485 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 2.015      ;
; -1.473 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.931     ; 2.021      ;
; -1.462 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.950     ; 1.991      ;
; -1.462 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.994      ;
; -1.461 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.958     ; 1.982      ;
; -1.447 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.944     ; 1.982      ;
; -1.442 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.948     ; 1.973      ;
; -1.426 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.957     ; 1.948      ;
; -1.414 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.957     ; 1.936      ;
; -1.412 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.944      ;
; -1.409 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.936     ; 1.952      ;
; -1.388 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.956     ; 1.911      ;
; -1.382 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.958     ; 1.903      ;
; -1.379 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.957     ; 1.901      ;
; -1.374 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.947     ; 1.906      ;
; -1.367 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.904      ;
; -1.358 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.894      ;
; -1.354 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.888      ;
; -1.338 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.958     ; 1.859      ;
; -1.331 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.868      ;
; -1.317 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 1.847      ;
; -1.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 1.836      ;
; -1.288 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.826      ;
; -1.287 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.952     ; 1.814      ;
; -1.270 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.949     ; 1.800      ;
; -1.204 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.945     ; 1.738      ;
; -1.168 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.718      ;
; -1.130 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.668      ;
; -1.128 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.666      ;
; -1.113 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.927     ; 1.665      ;
; -1.112 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.662      ;
; -1.112 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.648      ;
; -1.108 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.942     ; 1.645      ;
; -1.106 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.644      ;
; -1.106 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.930     ; 1.655      ;
; -1.100 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.931     ; 1.648      ;
; -1.099 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.915     ; 1.663      ;
; -1.095 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.913     ; 1.661      ;
; -1.095 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.633      ;
; -1.093 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.915     ; 1.657      ;
; -1.091 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.913     ; 1.657      ;
; -1.088 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.933     ; 1.634      ;
; -1.086 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.624      ;
; -1.076 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.926     ; 1.629      ;
; -1.070 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.606      ;
; -1.066 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.602      ;
; -1.065 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.929     ; 1.615      ;
; -1.064 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.941     ; 1.602      ;
; -1.062 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.957     ; 1.584      ;
; -1.051 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.958     ; 1.572      ;
; -1.048 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.584      ;
; -1.045 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.931     ; 1.593      ;
; -1.043 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.928     ; 1.594      ;
; -1.041 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.577      ;
; -1.039 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.575      ;
; -1.039 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.943     ; 1.575      ;
; -1.031 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.957     ; 1.553      ;
; -1.024 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.931     ; 1.572      ;
+--------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BUT_1'                                                                                                          ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.863 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.792      ;
; -0.765 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.694      ;
; -0.560 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.489      ;
; -0.541 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.470      ;
; -0.466 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.395      ;
; -0.429 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.358      ;
; -0.427 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.356      ;
; -0.326 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.255      ;
; -0.303 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 1.232      ;
; 0.159  ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.770      ;
; 0.159  ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.073     ; 0.770      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'BUT_2'                                                                                                      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.446 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.072     ; 1.376      ;
; -0.342 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.072     ; 1.272      ;
; 0.160  ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.072     ; 0.770      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.042 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.709      ;
; 0.127 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.615      ;
; 0.132 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.605      ;
; 0.135 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.604      ;
; 0.149 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.574      ;
; 0.162 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.830      ; 6.590      ;
; 0.166 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.557      ;
; 0.172 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.567      ;
; 0.177 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.564      ;
; 0.192 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.548      ;
; 0.194 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.549      ;
; 0.196 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.543      ;
; 0.196 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.543      ;
; 0.223 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.520      ;
; 0.225 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.512      ;
; 0.233 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.506      ;
; 0.233 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.506      ;
; 0.239 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.505      ;
; 0.239 ; ButtonProc:UBut|FREQ2[14] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.511      ;
; 0.240 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.503      ;
; 0.242 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.508      ;
; 0.242 ; ButtonProc:UBut|FREQ1[10] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.498      ;
; 0.247 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.830      ; 6.505      ;
; 0.250 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.500      ;
; 0.255 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.468      ;
; 0.263 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.487      ;
; 0.264 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.479      ;
; 0.266 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.814      ; 6.470      ;
; 0.267 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.483      ;
; 0.269 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 6.469      ;
; 0.270 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.485      ;
; 0.273 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.830      ; 6.479      ;
; 0.287 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.436      ;
; 0.290 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.452      ;
; 0.293 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.450      ;
; 0.295 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.428      ;
; 0.297 ; ButtonProc:UBut|FREQ1[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.453      ;
; 0.298 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 6.440      ;
; 0.301 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.443      ;
; 0.303 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.440      ;
; 0.304 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.419      ;
; 0.305 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.432      ;
; 0.309 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.431      ;
; 0.310 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.833      ; 6.445      ;
; 0.310 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.427      ;
; 0.311 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.426      ;
; 0.312 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.430      ;
; 0.312 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.801      ; 6.411      ;
; 0.313 ; ButtonProc:UBut|FREQ1[12] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.428      ;
; 0.314 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.428      ;
; 0.314 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.428      ;
; 0.317 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.420      ;
; 0.318 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.421      ;
; 0.320 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.422      ;
; 0.324 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.418      ;
; 0.325 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.425      ;
; 0.329 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.412      ;
; 0.331 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.406      ;
; 0.334 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.410      ;
; 0.335 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.807      ; 6.394      ;
; 0.335 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.404      ;
; 0.337 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.405      ;
; 0.337 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.402      ;
; 0.338 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.402      ;
; 0.342 ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.398      ;
; 0.342 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.395      ;
; 0.343 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.400      ;
; 0.343 ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.397      ;
; 0.343 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.399      ;
; 0.343 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.807      ; 6.386      ;
; 0.345 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.394      ;
; 0.348 ; ButtonProc:UBut|FREQ2[6]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.402      ;
; 0.351 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.814      ; 6.385      ;
; 0.351 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.388      ;
; 0.352 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.830      ; 6.400      ;
; 0.355 ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.386      ;
; 0.356 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.386      ;
; 0.357 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.382      ;
; 0.358 ; ButtonProc:UBut|FREQ1[14] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.383      ;
; 0.360 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.382      ;
; 0.362 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.829      ; 6.389      ;
; 0.363 ; ButtonProc:UBut|FREQ2[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.828      ; 6.387      ;
; 0.363 ; ButtonProc:UBut|FREQ2[16] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.374      ;
; 0.364 ; ButtonProc:UBut|FREQ1[21] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.373      ;
; 0.365 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.372      ;
; 0.370 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.370      ;
; 0.370 ; ButtonProc:UBut|FREQ1[2]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.370      ;
; 0.371 ; ButtonProc:UBut|FREQ1[0]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.373      ;
; 0.371 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.815      ; 6.366      ;
; 0.372 ; ButtonProc:UBut|FREQ1[16] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.368      ;
; 0.372 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.814      ; 6.364      ;
; 0.373 ; ButtonProc:UBut|FREQ2[12] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.830      ; 6.379      ;
; 0.373 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.370      ;
; 0.376 ; ButtonProc:UBut|FREQ2[10] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.365      ;
; 0.376 ; ButtonProc:UBut|FREQ1[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.364      ;
; 0.377 ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.365      ;
; 0.377 ; ButtonProc:UBut|FREQ1[6]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.367      ;
; 0.378 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.364      ;
; 0.378 ; ButtonProc:UBut|FREQ1[8]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 6.360      ;
; 0.379 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.363      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.353 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.121      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.354 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.122      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.355 ; Block1:BlockU2|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.123      ;
; 0.383 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.389 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.162      ;
; 0.390 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.163      ;
; 0.392 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.165      ;
; 0.393 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.166      ;
; 0.394 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.167      ;
; 0.395 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.168      ;
; 0.396 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.169      ;
; 0.398 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.684      ;
; 0.399 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.684      ;
; 0.399 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.172      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.173      ;
; 0.401 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|EN                                                                                                                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.174      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                                   ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.362 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 2.926      ;
; 0.401 ; ledv                      ; ledv                                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.072      ; 0.684      ;
; 0.438 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.268      ; 2.981      ;
; 0.440 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.004      ;
; 0.457 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.021      ;
; 0.457 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.021      ;
; 0.459 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.023      ;
; 0.469 ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.038      ;
; 0.476 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.040      ;
; 0.476 ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.747      ;
; 0.498 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.072      ; 0.765      ;
; 0.501 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.072      ; 0.769      ;
; 0.565 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.129      ;
; 0.579 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.143      ;
; 0.582 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.146      ;
; 0.587 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.151      ;
; 0.596 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.160      ;
; 0.598 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.162      ;
; 0.604 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.168      ;
; 0.628 ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.896      ;
; 0.632 ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.900      ;
; 0.644 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.274      ; 3.193      ;
; 0.650 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.294      ; 3.219      ;
; 0.651 ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.919      ;
; 0.653 ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.073      ; 0.922      ;
; 0.659 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.261      ; 3.195      ;
; 0.661 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.274      ; 3.210      ;
; 0.663 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.227      ;
; 0.664 ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.072      ; 0.931      ;
; 0.676 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.261      ; 3.212      ;
; 0.678 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.275      ; 3.228      ;
; 0.681 ; count[5]                  ; count[5]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.950      ;
; 0.682 ; count[14]                 ; count[14]                                          ; C                                                ; C           ; 0.000        ; 0.074      ; 0.951      ;
; 0.683 ; count[21]                 ; count[21]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; count[13]                 ; count[13]                                          ; C                                                ; C           ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; count[12]                 ; count[12]                                          ; C                                                ; C           ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; count[4]                  ; count[4]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; count[2]                  ; count[2]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.952      ;
; 0.683 ; count[1]                  ; count[1]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.952      ;
; 0.684 ; count[18]                 ; count[18]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; count[17]                 ; count[17]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; count[15]                 ; count[15]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; count[9]                  ; count[9]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; count[7]                  ; count[7]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; count[3]                  ; count[3]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.953      ;
; 0.685 ; count[30]                 ; count[30]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[29]                 ; count[29]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[28]                 ; count[28]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[27]                 ; count[27]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[26]                 ; count[26]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[25]                 ; count[25]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[20]                 ; count[20]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; count[19]                 ; count[19]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; count[23]                 ; count[23]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; count[16]                 ; count[16]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; count[6]                  ; count[6]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.956      ;
; 0.688 ; count[24]                 ; count[24]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; count[22]                 ; count[22]                                          ; C                                                ; C           ; 0.000        ; 0.073      ; 0.957      ;
; 0.694 ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.275      ; 3.245      ;
; 0.698 ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.968      ;
; 0.704 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.268      ;
; 0.705 ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; uartRX:uart|bit_cnt[3]    ; uartRX:uart|bit_cnt[3]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; count[0]                  ; count[0]                                           ; C                                                ; C           ; 0.000        ; 0.074      ; 0.979      ;
; 0.712 ; uartRX:uart|cnt[2]        ; uartRX:uart|cnt[2]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.261      ; 3.250      ;
; 0.715 ; uartRX:uart|cnt[1]        ; uartRX:uart|cnt[1]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.982      ;
; 0.718 ; uartRX:uart|cnt[6]        ; uartRX:uart|cnt[6]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.985      ;
; 0.722 ; uartRX:uart|bit_cnt[0]    ; uartRX:uart|bit_cnt[0]                             ; C                                                ; C           ; 0.000        ; 0.073      ; 0.990      ;
; 0.726 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.290      ;
; 0.727 ; uartRX:uart|cnt[0]        ; uartRX:uart|cnt[0]                                 ; C                                                ; C           ; 0.000        ; 0.072      ; 0.994      ;
; 0.731 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.261      ; 3.267      ;
; 0.767 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.268      ; 3.310      ;
; 0.772 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.261      ; 3.308      ;
; 0.783 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.274      ; 3.332      ;
; 0.785 ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.289      ; 3.349      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.380 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.383 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.566 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.298      ;
; 0.581 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.313      ;
; 0.657 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.389      ;
; 0.685 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.417      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.972      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.974      ;
; 0.688 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.975      ;
; 0.688 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.420      ;
; 0.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.976      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.975      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.976      ;
; 0.691 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.978      ;
; 0.691 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.977      ;
; 0.692 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.978      ;
; 0.692 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.978      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.979      ;
; 0.703 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.435      ;
; 0.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.710 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 0.996      ;
; 0.710 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.001      ;
; 0.714 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.000      ;
; 0.731 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.999      ;
; 0.779 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.511      ;
; 0.805 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.537      ;
; 0.807 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.539      ;
; 0.810 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.542      ;
; 0.820 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.552      ;
; 0.825 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.557      ;
; 0.844 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.130      ;
; 0.847 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.134      ;
; 0.854 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.577      ; 1.626      ;
; 0.901 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.633      ;
; 0.905 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.637      ;
; 0.927 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.659      ;
; 0.929 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.661      ;
; 0.932 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.664      ;
; 0.942 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.674      ;
; 0.950 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.682      ;
; 0.967 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.537      ; 1.699      ;
; 0.984 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.252      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.293      ;
; 1.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.293      ;
; 1.007 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.294      ;
; 1.008 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.008 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.294      ;
; 1.009 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.296      ;
; 1.009 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.295      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BUT_1'                                                                                                          ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 0.684      ;
; 0.774 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.042      ;
; 0.809 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.077      ;
; 0.915 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.183      ;
; 0.918 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.186      ;
; 0.987 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.255      ;
; 1.070 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.338      ;
; 1.101 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.369      ;
; 1.281 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.549      ;
; 1.385 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.073      ; 1.653      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'BUT_2'                                                                                                      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.417 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.072      ; 0.684      ;
; 0.845 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.072      ; 1.112      ;
; 0.965 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.072      ; 1.232      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.662 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.232      ; 4.474      ;
; 1.792 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.105      ; 4.477      ;
; 1.846 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.230      ; 4.656      ;
; 1.848 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.121      ; 4.549      ;
; 1.889 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.120      ; 4.589      ;
; 1.902 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.111      ; 4.593      ;
; 1.926 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.102      ; 4.608      ;
; 1.944 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.103      ; 4.627      ;
; 1.960 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.108      ; 4.648      ;
; 1.976 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.067      ; 4.623      ;
; 1.996 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.108      ; 4.684      ;
; 2.026 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.084      ; 4.690      ;
; 2.027 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.102      ; 4.709      ;
; 2.033 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.105      ; 4.718      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.935      ; 4.608      ;
; 2.100 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.935      ; 4.615      ;
; 2.105 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.948      ; 4.633      ;
; 2.121 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 3.108      ; 4.809      ;
; 2.126 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.966      ; 4.672      ;
; 2.143 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.968      ; 4.691      ;
; 2.159 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.967      ; 4.706      ;
; 2.161 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.926      ; 4.667      ;
; 2.164 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.899      ; 4.643      ;
; 2.176 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.900      ; 4.656      ;
; 2.176 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.936      ; 4.692      ;
; 2.195 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.964      ; 4.739      ;
; 2.222 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.926      ; 4.728      ;
; 2.234 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.947      ; 4.761      ;
; 2.244 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.947      ; 4.771      ;
; 2.266 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.909      ; 4.755      ;
; 2.274 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.967      ; 4.821      ;
; 2.310 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 2.910      ; 4.800      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 1.664 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.089      ; 4.333      ;
; 1.733 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.066      ; 4.379      ;
; 1.749 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.059      ; 4.388      ;
; 1.898 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.019      ; 4.497      ;
; 1.901 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.067      ; 4.548      ;
; 1.903 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.977      ; 4.460      ;
; 1.922 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.082      ; 4.584      ;
; 1.942 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.976      ; 4.498      ;
; 1.967 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.961      ; 4.508      ;
; 1.986 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.960      ; 4.526      ;
; 2.035 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.959      ; 4.574      ;
; 2.105 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.823      ; 4.508      ;
; 2.120 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.793      ; 4.493      ;
; 2.123 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.806      ; 4.509      ;
; 2.123 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.823      ; 4.526      ;
; 2.202 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.795      ; 4.577      ;
; 2.215 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.807      ; 4.602      ;
; 2.225 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.824      ; 4.629      ;
; 2.230 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.940      ; 4.750      ;
; 2.247 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.810      ; 4.637      ;
; 2.254 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.806      ; 4.640      ;
; 2.286 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.806      ; 4.672      ;
; 2.303 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.952      ; 4.835      ;
; 2.339 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.810      ; 4.729      ;
; 2.384 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 3.052      ; 5.016      ;
; 2.423 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.957      ; 4.960      ;
; 2.448 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.748      ; 4.776      ;
; 2.476 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.938      ; 4.994      ;
; 2.480 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.938      ; 4.998      ;
; 2.540 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.806      ; 4.926      ;
; 2.581 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.804      ; 4.965      ;
; 2.684 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 2.772      ; 5.036      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 2.198 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.468     ; 1.060      ;
; 2.225 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.079      ;
; 2.229 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.086      ;
; 2.241 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.095      ;
; 2.255 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.085      ;
; 2.258 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.112      ;
; 2.264 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.094      ;
; 2.266 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.123      ;
; 2.267 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.121      ;
; 2.268 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.127      ;
; 2.269 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.126      ;
; 2.272 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.481     ; 1.121      ;
; 2.280 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.502     ; 1.108      ;
; 2.291 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.145      ;
; 2.296 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.477     ; 1.149      ;
; 2.304 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.158      ;
; 2.305 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.151      ;
; 2.312 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.142      ;
; 2.312 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.156      ;
; 2.312 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.489     ; 1.153      ;
; 2.314 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.168      ;
; 2.344 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.198      ;
; 2.346 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.176      ;
; 2.361 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.191      ;
; 2.362 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.219      ;
; 2.368 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.222      ;
; 2.371 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.211      ;
; 2.375 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.232      ;
; 2.444 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.301      ;
; 2.480 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.459     ; 1.351      ;
; 2.497 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.474     ; 1.353      ;
; 2.507 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.457     ; 1.380      ;
; 2.508 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.475     ; 1.363      ;
; 2.511 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.368      ;
; 2.514 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.371      ;
; 2.515 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.475     ; 1.370      ;
; 2.518 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.375      ;
; 2.533 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.479     ; 1.384      ;
; 2.540 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.465     ; 1.405      ;
; 2.550 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.407      ;
; 2.551 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.408      ;
; 2.555 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.502     ; 1.383      ;
; 2.556 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.502     ; 1.384      ;
; 2.559 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.463     ; 1.426      ;
; 2.564 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.394      ;
; 2.566 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.396      ;
; 2.575 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.472     ; 1.433      ;
; 2.581 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.438      ;
; 2.586 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.430      ;
; 2.586 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.430      ;
; 2.587 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.430      ;
; 2.587 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.502     ; 1.415      ;
; 2.595 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.439      ;
; 2.596 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.426      ;
; 2.599 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.443      ;
; 2.599 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.441      ;
; 2.612 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.458      ;
; 2.616 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.462      ;
; 2.616 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.473      ;
; 2.621 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.478      ;
; 2.629 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.473      ;
; 2.629 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.470     ; 1.489      ;
; 2.629 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.476     ; 1.483      ;
; 2.637 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.483      ;
; 2.642 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.459     ; 1.513      ;
; 2.643 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.457     ; 1.516      ;
; 2.648 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.459     ; 1.519      ;
; 2.649 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.493      ;
; 2.649 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.475     ; 1.504      ;
; 2.651 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.497      ;
; 2.653 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.496      ;
; 2.658 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.471     ; 1.517      ;
; 2.659 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.457     ; 1.532      ;
; 2.663 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.503      ;
; 2.666 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.484     ; 1.512      ;
; 2.667 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.524      ;
; 2.718 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.496     ; 1.552      ;
; 2.719 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.576      ;
; 2.748 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.586      ;
; 2.762 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.485     ; 1.607      ;
; 2.774 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.612      ;
; 2.775 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.502     ; 1.603      ;
; 2.781 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.619      ;
; 2.799 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.643      ;
; 2.807 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.647      ;
; 2.811 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.641      ;
; 2.834 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.502     ; 1.662      ;
; 2.839 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.486     ; 1.683      ;
; 2.851 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.487     ; 1.694      ;
; 2.885 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.725      ;
; 2.886 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.716      ;
; 2.889 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.479     ; 1.740      ;
; 2.898 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.728      ;
; 2.911 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.500     ; 1.741      ;
; 2.920 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.488     ; 1.762      ;
; 2.933 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.490     ; 1.773      ;
; 2.934 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.473     ; 1.791      ;
; 2.948 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.503     ; 1.775      ;
; 2.961 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.491     ; 1.800      ;
; 2.966 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.492     ; 1.804      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.292 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 3.523      ;
; 1.292 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 3.523      ;
; 1.292 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 3.523      ;
; 1.292 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.187     ; 3.523      ;
; 1.327 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.519      ;
; 1.327 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.519      ;
; 1.327 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.519      ;
; 1.327 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.156     ; 3.519      ;
; 1.338 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.516      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.470      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.392 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.468      ;
; 1.474 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.139     ; 3.389      ;
; 1.559 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.282      ;
; 1.559 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.282      ;
; 1.559 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.282      ;
; 1.559 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.282      ;
; 1.559 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.161     ; 3.282      ;
; 1.622 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.175     ; 3.205      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.652 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.185     ; 3.165      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.658 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.140     ; 3.204      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.665 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.153     ; 3.184      ;
; 1.673 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.143     ; 3.186      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.677 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.148     ; 3.177      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.689 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.172     ; 3.141      ;
; 1.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.153      ;
; 1.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.153      ;
; 1.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.153      ;
; 1.690 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.159     ; 3.153      ;
; 1.695 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.174      ;
; 1.695 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.174      ;
; 1.695 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.174      ;
; 1.695 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.133     ; 3.174      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 3.159      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 3.159      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 3.159      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 3.159      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 3.159      ;
; 1.702 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.141     ; 3.159      ;
; 1.709 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.150     ; 3.143      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]                  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.718 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13]                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.149     ; 3.135      ;
; 1.724 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.154     ; 3.124      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe4                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.110      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|denormal_res_dffe3                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.110      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.110      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15]                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.110      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.110      ;
; 1.732 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.160     ; 3.110      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.126      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[12] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.126      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.126      ;
; 1.734 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.142     ; 3.126      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.447 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 2.018      ;
; 1.642 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.612      ; 2.469      ;
; 1.668 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.586      ; 2.469      ;
; 1.675 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.580      ; 2.470      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.697 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.149      ; 2.061      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 1.870 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.462      ;
; 2.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.639      ; 2.860      ;
; 2.006 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.639      ; 2.860      ;
; 2.012 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.652      ; 2.879      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[1]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.079 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 2.464      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.474      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.470      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.466      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.466      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.474      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.166      ; 2.474      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe4[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.469      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[5]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[11]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[12]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 2.468      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14]                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.167      ; 2.475      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.467      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.471      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_res_dffe4[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 2.463      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 2.467      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.471      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.471      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.471      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[19]                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                                                                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.168      ; 2.476      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.471      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
; 2.093 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_2comp_res_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.164      ; 2.472      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -4.100 ; -1018.281     ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -1.813 ; -45.166       ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; -1.801 ; -94.056       ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -1.763 ; -40.452       ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.096  ; 0.000         ;
; BUT_1                                            ; 0.119  ; 0.000         ;
; BUT_2                                            ; 0.311  ; 0.000         ;
; C                                                ; 2.810  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; C                                                ; -0.113 ; -0.331        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.147  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.178  ; 0.000         ;
; BUT_1                                            ; 0.186  ; 0.000         ;
; BUT_2                                            ; 0.194  ; 0.000         ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.714  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.718  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.138  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 3.099 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.681 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; BUT_1                                            ; -3.000 ; -7.256        ;
; BUT_2                                            ; -3.000 ; -5.128        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0.364  ; 0.000         ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0.369  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.234  ; 0.000         ;
; C                                                ; 9.434  ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 49.768 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                                                                                                                           ; Launch Clock                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.100 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.855     ; 2.557      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.773     ; 2.637      ;
; -4.098 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.708     ; 2.702      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT4  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT5  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT6  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT7  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT8  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT9  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT10 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT11 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT12 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT13 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT14 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT15 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT16 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT17 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT18 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT19 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT20 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT21 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT22 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.090 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT23 ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.718     ; 2.684      ;
; -4.088 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6           ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.786     ; 2.614      ;
; -4.088 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT1  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.786     ; 2.614      ;
; -4.088 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT2  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.786     ; 2.614      ;
; -4.088 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|lpm_mult:man_product2_mult|mult_5ks:auto_generated|mac_out6~DATAOUT3  ; Block1:BlockU1|ADSR:ADSR_inst|EN ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -1.786     ; 2.614      ;
+--------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.813 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.416      ; 3.071      ;
; -1.775 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.468      ; 3.163      ;
; -1.737 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.528      ; 3.103      ;
; -1.690 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.477      ; 3.078      ;
; -1.687 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.468      ; 3.077      ;
; -1.662 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.401      ; 3.045      ;
; -1.656 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.388      ; 2.801      ;
; -1.579 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.473      ; 2.973      ;
; -1.558 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.418      ; 3.047      ;
; -1.523 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.470      ; 2.914      ;
; -1.494 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.526      ; 2.655      ;
; -1.422 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.482      ; 2.639      ;
; -1.419 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.418      ; 2.645      ;
; -1.404 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.431      ; 2.601      ;
; -1.399 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.538      ; 2.547      ;
; -1.381 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.421      ; 2.692      ;
; -1.379 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.502      ; 2.623      ;
; -1.369 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.421      ; 2.769      ;
; -1.310 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.481      ; 2.635      ;
; -1.309 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.417      ; 2.699      ;
; -1.307 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.417      ; 2.631      ;
; -1.287 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.480      ; 2.682      ;
; -1.284 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.417      ; 2.679      ;
; -1.273 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.431      ; 2.683      ;
; -1.263 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.539      ; 2.636      ;
; -1.235 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.411      ; 2.630      ;
; -1.224 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.486      ; 2.622      ;
; -1.209 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.409      ; 2.599      ;
; -1.199 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.431      ; 2.609      ;
; -1.176 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.487      ; 2.584      ;
; -1.112 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.533      ; 2.492      ;
; -1.031 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; 0.500        ; 1.542      ; 2.507      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                              ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.801 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU1|ADSR:ADSR_inst|data1[24]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.934     ; 0.294      ;
; -1.744 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU1|ADSR:ADSR_inst|data1[15]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.863     ; 0.308      ;
; -1.741 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.863     ; 0.305      ;
; -1.741 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.866     ; 0.302      ;
; -1.739 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU1|ADSR:ADSR_inst|data1[11]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.859     ; 0.307      ;
; -1.732 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.865     ; 0.294      ;
; -1.730 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.862     ; 0.295      ;
; -1.678 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU1|ADSR:ADSR_inst|data1[12]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.866     ; 0.239      ;
; -1.675 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.800     ; 0.302      ;
; -1.663 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.856     ; 0.234      ;
; -1.657 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.789     ; 0.295      ;
; -1.622 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU1|ADSR:ADSR_inst|data1[18]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.809     ; 0.240      ;
; -1.620 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.805     ; 0.242      ;
; -1.619 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.751     ; 0.295      ;
; -1.604 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.736     ; 0.295      ;
; -1.603 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.737     ; 0.293      ;
; -1.602 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.736     ; 0.293      ;
; -1.599 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.788     ; 0.238      ;
; -1.597 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[3]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.790     ; 0.234      ;
; -1.594 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU1|ADSR:ADSR_inst|data1[22]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.785     ; 0.236      ;
; -1.594 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.788     ; 0.233      ;
; -1.565 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.942     ; 0.050      ;
; -1.559 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[0]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.745     ; 0.241      ;
; -1.559 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.684     ; 0.302      ;
; -1.531 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.664     ; 0.294      ;
; -1.497 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.874     ; 0.050      ;
; -1.496 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[8]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.873     ; 0.050      ;
; -1.495 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[1]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.682     ; 0.240      ;
; -1.494 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; Block1:BlockU2|ADSR:ADSR_inst|data1[11]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.615     ; 0.306      ;
; -1.493 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.682     ; 0.238      ;
; -1.487 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU1|ADSR:ADSR_inst|data1[10]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.864     ; 0.050      ;
; -1.466 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.843     ; 0.050      ;
; -1.445 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.579     ; 0.293      ;
; -1.434 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU2|ADSR:ADSR_inst|data1[14]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.629     ; 0.232      ;
; -1.433 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU1|ADSR:ADSR_inst|data1[21]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.810     ; 0.050      ;
; -1.432 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU1|ADSR:ADSR_inst|data1[16]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.809     ; 0.050      ;
; -1.431 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU1|ADSR:ADSR_inst|data1[20]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.808     ; 0.050      ;
; -1.420 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[9]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.614     ; 0.233      ;
; -1.412 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.789     ; 0.050      ;
; -1.412 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.789     ; 0.050      ;
; -1.409 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.786     ; 0.050      ;
; -1.408 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[5]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.785     ; 0.050      ;
; -1.400 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[6]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.777     ; 0.050      ;
; -1.399 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU1|ADSR:ADSR_inst|data1[7]               ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.776     ; 0.050      ;
; -1.393 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.770     ; 0.050      ;
; -1.391 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.578     ; 0.240      ;
; -1.386 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; Block1:BlockU1|ADSR:ADSR_inst|data1[14]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.763     ; 0.050      ;
; -1.379 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.571     ; 0.235      ;
; -1.365 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.498     ; 0.294      ;
; -1.309 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.686     ; 0.050      ;
; -1.309 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[7]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.686     ; 0.050      ;
; -1.306 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[6]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.683     ; 0.050      ;
; -1.305 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.682     ; 0.050      ;
; -1.305 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[4]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.682     ; 0.050      ;
; -1.296 ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU1|ADSR:ADSR_inst|data1[31]              ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.673     ; 0.050      ;
; -1.278 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.655     ; 0.050      ;
; -1.263 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; Block1:BlockU2|ADSR:ADSR_inst|data1[22]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.640     ; 0.050      ;
; -1.257 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; Block1:BlockU2|ADSR:ADSR_inst|data1[10]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.634     ; 0.050      ;
; -1.195 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; Block1:BlockU2|ADSR:ADSR_inst|data1[17]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.572     ; 0.050      ;
; -1.195 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; Block1:BlockU2|ADSR:ADSR_inst|data1[21]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.572     ; 0.050      ;
; -1.124 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; Block1:BlockU2|ADSR:ADSR_inst|data1[8]               ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.501     ; 0.050      ;
; -1.123 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; Block1:BlockU2|ADSR:ADSR_inst|data1[13]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.500     ; 0.050      ;
; -1.123 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; Block1:BlockU2|ADSR:ADSR_inst|data1[12]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.500     ; 0.050      ;
; -1.122 ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; Block1:BlockU2|ADSR:ADSR_inst|data1[31]              ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -1.499     ; 0.050      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.352  ; UARTPROC:uartpr|ATTACK_TIME[4]               ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.094     ; 2.541      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.380  ; UARTPROC:uartpr|DECAY_TIME[0]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.517      ;
; 2.421  ; UARTPROC:uartpr|DECAY_TIME[3]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.476      ;
; 2.421  ; UARTPROC:uartpr|DECAY_TIME[3]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.476      ;
; 2.421  ; UARTPROC:uartpr|DECAY_TIME[3]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.476      ;
; 2.421  ; UARTPROC:uartpr|DECAY_TIME[3]                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 5.000        ; -0.090     ; 2.476      ;
+--------+----------------------------------------------+------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; -1.763 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.642      ; 2.642      ;
; -1.412 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.495      ; 2.694      ;
; -1.385 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.501      ; 2.865      ;
; -1.379 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.587      ; 2.880      ;
; -1.372 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.532      ; 2.809      ;
; -1.331 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.497      ; 2.731      ;
; -1.306 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.520      ; 2.805      ;
; -1.299 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.500      ; 2.777      ;
; -1.295 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.570      ; 2.789      ;
; -1.275 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.584      ; 2.770      ;
; -1.260 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.528      ; 2.762      ;
; -1.257 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.520      ; 2.755      ;
; -1.256 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.586      ; 2.763      ;
; -1.245 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.583      ; 2.750      ;
; -1.244 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.631      ; 2.727      ;
; -1.242 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.530      ; 2.750      ;
; -1.238 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.510      ; 2.725      ;
; -1.238 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.514      ; 2.735      ;
; -1.234 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.532      ; 2.739      ;
; -1.232 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.585      ; 2.732      ;
; -1.229 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.511      ; 2.725      ;
; -1.228 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.584      ; 2.730      ;
; -1.227 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.532      ; 2.738      ;
; -1.216 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.584      ; 2.711      ;
; -1.212 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.588      ; 2.711      ;
; -1.190 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.521      ; 2.686      ;
; -1.186 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.513      ; 2.677      ;
; -1.178 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.512      ; 2.667      ;
; -1.177 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.594      ; 2.688      ;
; -1.156 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.595      ; 2.674      ;
; -1.113 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.586      ; 2.612      ;
; -1.077 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; 0.500        ; 1.563      ; 2.726      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 0.096 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.206      ;
; 0.101 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.161     ; 1.187      ;
; 0.105 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.199      ;
; 0.107 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.196      ;
; 0.119 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.184      ;
; 0.120 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.182      ;
; 0.128 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.176      ;
; 0.140 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.163      ;
; 0.141 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.163      ;
; 0.153 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.149      ;
; 0.163 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.140      ;
; 0.169 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.133      ;
; 0.170 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.132      ;
; 0.192 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 1.109      ;
; 0.194 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.108      ;
; 0.199 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.161     ; 1.089      ;
; 0.199 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.161     ; 1.089      ;
; 0.201 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.161     ; 1.087      ;
; 0.201 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.102      ;
; 0.203 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.099      ;
; 0.205 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.099      ;
; 0.218 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.085      ;
; 0.219 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.161     ; 1.069      ;
; 0.221 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.082      ;
; 0.221 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.081      ;
; 0.224 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.079      ;
; 0.233 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.070      ;
; 0.235 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.161     ; 1.053      ;
; 0.235 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.068      ;
; 0.239 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.064      ;
; 0.244 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.058      ;
; 0.250 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 1.046      ;
; 0.251 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.051      ;
; 0.253 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.049      ;
; 0.253 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.051      ;
; 0.258 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.045      ;
; 0.259 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.044      ;
; 0.264 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.039      ;
; 0.265 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.038      ;
; 0.273 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.030      ;
; 0.277 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.027      ;
; 0.278 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.026      ;
; 0.279 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.023      ;
; 0.285 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.019      ;
; 0.295 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.008      ;
; 0.299 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.004      ;
; 0.306 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 1.005      ;
; 0.311 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.993      ;
; 0.323 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.150     ; 0.976      ;
; 0.323 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.973      ;
; 0.324 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.972      ;
; 0.327 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.140     ; 0.982      ;
; 0.334 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.152     ; 0.963      ;
; 0.345 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.968      ;
; 0.345 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.959      ;
; 0.371 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.939      ;
; 0.381 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.915      ;
; 0.384 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.923      ;
; 0.391 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.905      ;
; 0.397 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.141     ; 0.911      ;
; 0.399 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.904      ;
; 0.404 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.899      ;
; 0.406 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.904      ;
; 0.414 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.882      ;
; 0.421 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 0.882      ;
; 0.424 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.892      ;
; 0.426 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.885      ;
; 0.453 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.852      ;
; 0.457 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.122     ; 0.870      ;
; 0.461 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.855      ;
; 0.473 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.834      ;
; 0.473 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.134     ; 0.842      ;
; 0.474 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.124     ; 0.851      ;
; 0.474 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.122     ; 0.853      ;
; 0.479 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.133     ; 0.837      ;
; 0.480 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.827      ;
; 0.483 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.822      ;
; 0.483 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.124     ; 0.842      ;
; 0.484 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.131     ; 0.834      ;
; 0.489 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.818      ;
; 0.490 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.815      ;
; 0.492 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.139     ; 0.818      ;
; 0.493 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.141     ; 0.815      ;
; 0.495 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.816      ;
; 0.497 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.136     ; 0.816      ;
; 0.500 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.807      ;
; 0.503 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.804      ;
; 0.510 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.141     ; 0.798      ;
; 0.513 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.783      ;
; 0.516 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.789      ;
; 0.518 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.787      ;
; 0.521 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 0.783      ;
; 0.524 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.138     ; 0.787      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.780      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.144     ; 0.780      ;
; 0.525 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.771      ;
; 0.528 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.142     ; 0.779      ;
; 0.530 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.766      ;
; 0.534 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.153     ; 0.762      ;
; 0.540 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.125     ; 0.784      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BUT_1'                                                                                                         ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.119 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.831      ;
; 0.171 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.779      ;
; 0.265 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.685      ;
; 0.279 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.671      ;
; 0.288 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.662      ;
; 0.318 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.632      ;
; 0.321 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.629      ;
; 0.335 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.615      ;
; 0.359 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.591      ;
; 0.591 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 1.000        ; -0.037     ; 0.359      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'BUT_2'                                                                                                     ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.640      ;
; 0.373 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.578      ;
; 0.592 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                  ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 2.810 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.160      ;
; 2.828 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.142      ;
; 2.830 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.058      ; 3.135      ;
; 2.831 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.139      ;
; 2.853 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.114      ;
; 2.857 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.111      ;
; 2.858 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.110      ;
; 2.869 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.102      ;
; 2.875 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.058      ; 3.090      ;
; 2.877 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.091      ;
; 2.878 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.092      ;
; 2.879 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.091      ;
; 2.885 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.048      ; 3.070      ;
; 2.886 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.059      ; 3.080      ;
; 2.887 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.084      ;
; 2.887 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.048      ; 3.068      ;
; 2.888 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.059      ; 3.078      ;
; 2.891 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.080      ;
; 2.895 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.047      ; 3.059      ;
; 2.895 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.048      ; 3.060      ;
; 2.896 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.058      ; 3.069      ;
; 2.896 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.059      ; 3.070      ;
; 2.897 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.073      ;
; 2.897 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.073      ;
; 2.897 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.072      ;
; 2.897 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.073      ;
; 2.898 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.070      ;
; 2.899 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.078      ;
; 2.901 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.069      ;
; 2.901 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.069      ;
; 2.901 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.076      ;
; 2.902 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.067      ;
; 2.902 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.068      ;
; 2.902 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.047      ; 3.052      ;
; 2.903 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.067      ;
; 2.903 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.067      ;
; 2.903 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.068      ;
; 2.903 ; ButtonProc:UBut|FREQ1[5]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.066      ;
; 2.903 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.058      ; 3.062      ;
; 2.906 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.064      ;
; 2.909 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.068      ;
; 2.912 ; ButtonProc:UBut|FREQ2[23] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.047      ; 3.042      ;
; 2.912 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.056      ;
; 2.915 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.055      ;
; 2.915 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.055      ;
; 2.916 ; ButtonProc:UBut|FREQ2[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.058      ; 3.049      ;
; 2.918 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.069      ; 3.058      ;
; 2.919 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.051      ;
; 2.920 ; ButtonProc:UBut|FREQ1[9]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.050      ;
; 2.920 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.069      ; 3.056      ;
; 2.921 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.049      ;
; 2.921 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.046      ;
; 2.921 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.049      ;
; 2.921 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.049      ;
; 2.921 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.050      ;
; 2.922 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.045      ;
; 2.923 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.047      ;
; 2.923 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.048      ; 3.032      ;
; 2.924 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.046      ;
; 2.925 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.045      ;
; 2.925 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.066      ; 3.048      ;
; 2.925 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.045      ;
; 2.925 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.045      ;
; 2.925 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.046      ;
; 2.925 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.048      ; 3.030      ;
; 2.928 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.042      ;
; 2.928 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.069      ; 3.048      ;
; 2.931 ; ButtonProc:UBut|FREQ2[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.056      ; 3.032      ;
; 2.933 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.047      ; 3.021      ;
; 2.933 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.048      ; 3.022      ;
; 2.935 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.051      ; 3.023      ;
; 2.935 ; ButtonProc:UBut|FREQ1[17] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.065      ; 3.037      ;
; 2.936 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.034      ;
; 2.936 ; ButtonProc:UBut|FREQ1[1]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.032      ;
; 2.937 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.051      ; 3.021      ;
; 2.940 ; ButtonProc:UBut|FREQ2[9]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.030      ;
; 2.940 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.027      ;
; 2.940 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.027      ;
; 2.940 ; ButtonProc:UBut|FREQ2[17] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.047      ; 3.014      ;
; 2.941 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.027      ;
; 2.941 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.029      ;
; 2.943 ; ButtonProc:UBut|FREQ2[1]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.028      ;
; 2.943 ; ButtonProc:UBut|FREQ1[13] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.027      ;
; 2.945 ; ButtonProc:UBut|FREQ1[11] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.026      ;
; 2.945 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.024      ;
; 2.945 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.025      ;
; 2.945 ; ButtonProc:UBut|FREQ2[19] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.050      ; 3.012      ;
; 2.945 ; ButtonProc:UBut|FREQ2[15] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.051      ; 3.013      ;
; 2.946 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.031      ;
; 2.946 ; ButtonProc:UBut|FREQ1[4]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.023      ;
; 2.946 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.021      ;
; 2.946 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.021      ;
; 2.946 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 3.022      ;
; 2.946 ; ButtonProc:UBut|FREQ2[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.056      ; 3.017      ;
; 2.947 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.067      ; 3.027      ;
; 2.947 ; ButtonProc:UBut|FREQ1[15] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.023      ;
; 2.948 ; ButtonProc:UBut|FREQ2[5]  ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.022      ;
; 2.948 ; ButtonProc:UBut|FREQ2[11] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.070      ; 3.029      ;
; 2.949 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.018      ;
; 2.949 ; ButtonProc:UBut|FREQ1[3]  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 3.018      ;
+-------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                                    ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.113 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.368      ;
; -0.050 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.431      ;
; -0.049 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.432      ;
; -0.049 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.300      ; 1.415      ;
; -0.039 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.442      ;
; -0.036 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.445      ;
; -0.035 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.446      ;
; -0.026 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.455      ;
; -0.025 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.456      ;
; -0.012 ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.469      ;
; -0.005 ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.476      ;
; 0.005  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.320      ; 1.489      ;
; 0.009  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.490      ;
; 0.030  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.511      ;
; 0.031  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.512      ;
; 0.041  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.522      ;
; 0.046  ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.309      ; 1.519      ;
; 0.046  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.527      ;
; 0.054  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.535      ;
; 0.060  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.309      ; 1.533      ;
; 0.071  ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.306      ; 1.541      ;
; 0.075  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.556      ;
; 0.076  ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.537      ;
; 0.081  ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.542      ;
; 0.085  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.306      ; 1.555      ;
; 0.086  ; ButtonProc:UBut|FREQ2[21] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.547      ;
; 0.090  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.551      ;
; 0.095  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.556      ;
; 0.100  ; ButtonProc:UBut|FREQ2[20] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.561      ;
; 0.112  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.317      ; 1.593      ;
; 0.113  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.300      ; 1.577      ;
; 0.126  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.309      ; 1.599      ;
; 0.146  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.320      ; 1.630      ;
; 0.151  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.306      ; 1.621      ;
; 0.156  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.617      ;
; 0.161  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.622      ;
; 0.166  ; ButtonProc:UBut|FREQ2[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.297      ; 1.627      ;
; 0.186  ; ledv                      ; ledv                                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uartRX:uart|fsm.start     ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uartRX:uart|fsm.rec       ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; uartRX:uart|fsm.idle      ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.307      ;
; 0.193  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.finish                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.314      ;
; 0.193  ; uartRX:uart|rx_buffer[2]  ; uartRX:uart|rx_buffer[1]                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.314      ;
; 0.195  ; uartRX:uart|data[0]       ; uartRX:uart|RXOUT[0]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.316      ;
; 0.195  ; uartRX:uart|rx_buffer[3]  ; uartRX:uart|rx_buffer[2]                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.316      ;
; 0.196  ; uartRX:uart|data[1]       ; uartRX:uart|data[0]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.317      ;
; 0.197  ; uartRX:uart|data[2]       ; uartRX:uart|data[1]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[3]       ; uartRX:uart|RXOUT[3]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[3]       ; uartRX:uart|data[2]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[7]       ; uartRX:uart|RXOUT[7]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.197  ; uartRX:uart|data[7]       ; uartRX:uart|data[6]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.318      ;
; 0.198  ; uartRX:uart|data[1]       ; uartRX:uart|RXOUT[1]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.319      ;
; 0.199  ; uartRX:uart|data[2]       ; uartRX:uart|RXOUT[2]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.320      ;
; 0.204  ; uartRX:uart|bit_cnt[5]    ; uartRX:uart|bit_cnt[5]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.325      ;
; 0.205  ; uartRX:uart|cnt[8]        ; uartRX:uart|cnt[8]                                 ; C                                                ; C           ; 0.000        ; 0.036      ; 0.325      ;
; 0.223  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.start                              ; C                                                ; C           ; 0.000        ; 0.037      ; 0.344      ;
; 0.226  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.idle                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.347      ;
; 0.227  ; uartRX:uart|fsm.finish    ; uartRX:uart|fsm.rec                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.348      ;
; 0.264  ; uartRX:uart|data[4]       ; uartRX:uart|data[3]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.385      ;
; 0.268  ; uartRX:uart|data[4]       ; uartRX:uart|RXOUT[4]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.389      ;
; 0.270  ; uartRX:uart|data[5]       ; uartRX:uart|RXOUT[5]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.391      ;
; 0.270  ; uartRX:uart|data[6]       ; uartRX:uart|RXOUT[6]                               ; C                                                ; C           ; 0.000        ; 0.037      ; 0.391      ;
; 0.271  ; uartRX:uart|data[6]       ; uartRX:uart|data[5]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.392      ;
; 0.273  ; uartRX:uart|data[5]       ; uartRX:uart|data[4]                                ; C                                                ; C           ; 0.000        ; 0.037      ; 0.394      ;
; 0.277  ; uartRX:uart|rx_buffer[1]  ; uartRX:uart|rx_buffer[0]                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.398      ;
; 0.291  ; count[14]                 ; count[14]                                          ; C                                                ; C           ; 0.000        ; 0.037      ; 0.412      ;
; 0.292  ; count[13]                 ; count[13]                                          ; C                                                ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; count[12]                 ; count[12]                                          ; C                                                ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; count[5]                  ; count[5]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; count[2]                  ; count[2]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; count[1]                  ; count[1]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.413      ;
; 0.293  ; count[30]                 ; count[30]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293  ; count[21]                 ; count[21]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293  ; count[15]                 ; count[15]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.413      ;
; 0.293  ; count[9]                  ; count[9]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; count[7]                  ; count[7]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; count[4]                  ; count[4]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; count[3]                  ; count[3]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.414      ;
; 0.294  ; count[29]                 ; count[29]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[28]                 ; count[28]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[27]                 ; count[27]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[26]                 ; count[26]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[25]                 ; count[25]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[23]                 ; count[23]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[20]                 ; count[20]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[19]                 ; count[19]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[18]                 ; count[18]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[17]                 ; count[17]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[16]                 ; count[16]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; count[6]                  ; count[6]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.415      ;
; 0.295  ; count[24]                 ; count[24]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; count[22]                 ; count[22]                                          ; C                                                ; C           ; 0.000        ; 0.036      ; 0.415      ;
; 0.298  ; uartRX:uart|bit_cnt[1]    ; uartRX:uart|bit_cnt[1]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.419      ;
; 0.300  ; uartRX:uart|bit_cnt[2]    ; uartRX:uart|bit_cnt[2]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.421      ;
; 0.302  ; uartRX:uart|cnt[3]        ; uartRX:uart|cnt[3]                                 ; C                                                ; C           ; 0.000        ; 0.036      ; 0.422      ;
; 0.303  ; uartRX:uart|cnt[5]        ; uartRX:uart|cnt[5]                                 ; C                                                ; C           ; 0.000        ; 0.036      ; 0.423      ;
; 0.304  ; uartRX:uart|cnt[7]        ; uartRX:uart|cnt[7]                                 ; C                                                ; C           ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; count[0]                  ; count[0]                                           ; C                                                ; C           ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; uartRX:uart|cnt[4]        ; uartRX:uart|cnt[4]                                 ; C                                                ; C           ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; uartRX:uart|bit_cnt[4]    ; uartRX:uart|bit_cnt[4]                             ; C                                                ; C           ; 0.000        ; 0.037      ; 0.426      ;
+--------+---------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.147 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe3a[0]                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0~portb_address_reg0     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.178 ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[3]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; ButtonProc:UBut|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[31]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[15]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[16]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[18]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[19]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[22]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[23]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[24]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[25]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[26]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[27]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[28]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[29]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[30]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UARTPROC:uartpr|fsm.rec_addr                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[1]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[2]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UARTPROC:uartpr|cnt[0]                                                                                                                                                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[0]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[1]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[2]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[3]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[4]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[5]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[6]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[7]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[8]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|cnt[9]                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[10]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[11]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[12]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[13]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[14]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[20]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|cnt[21]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|cnt[17]                                                                                                                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; UARTPROC:uartpr|data_sig[2][6]                                                                                                                                                                                                                        ; UARTPROC:uartpr|data_vector[14]                                                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper1d[28]                                     ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6|sbit_piper2d[28]                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|added_power2_reg[2]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|max_shift_reg                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg1                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|sign_input_reg2                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|dataa_reg[31]                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff4                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component|sign_node_ff3                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                                                     ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                                          ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                                      ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UARTPROC:uartpr|data_sig[2][1]                                                                                                                                                                                                                        ; UARTPROC:uartpr|data_vector[9]                                                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UARTPROC:uartpr|data_sig[2][5]                                                                                                                                                                                                                        ; UARTPROC:uartpr|data_vector[13]                                                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UARTPROC:uartpr|data_sig[2][4]                                                                                                                                                                                                                        ; UARTPROC:uartpr|data_vector[12]                                                                                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.265 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.585      ;
; 0.268 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.588      ;
; 0.295 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.427      ;
; 0.303 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[30]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[9]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[10]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[19]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[20]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[29]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.436      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[2]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.437      ;
; 0.308 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[0]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.437      ;
; 0.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.637      ;
; 0.318 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.640      ;
; 0.331 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.651      ;
; 0.334 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.654      ;
; 0.352 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.481      ;
; 0.360 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[1]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.488      ;
; 0.383 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.703      ;
; 0.386 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.706      ;
; 0.395 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.715      ;
; 0.397 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.717      ;
; 0.398 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[18]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.718      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[22]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.720      ;
; 0.411 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.247      ; 0.742      ;
; 0.444 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.573      ;
; 0.445 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[5]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[6]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.573      ;
; 0.445 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.574      ;
; 0.446 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[7]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[8]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[3]    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[4]    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.447 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.575      ;
; 0.448 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[25]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[26]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.576      ;
; 0.449 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[23]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.769      ;
; 0.449 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[27]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.769      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[17]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[24]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.772      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[21]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[28]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.772      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle    ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[11]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[12]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[15]   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|count[16]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[13]   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|count[14]   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BUT_1'                                                                                                          ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[0] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.314      ;
; 0.342 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.463      ;
; 0.362 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.483      ;
; 0.405 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.526      ;
; 0.407 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.528      ;
; 0.414 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[3] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.535      ;
; 0.465 ; UARTPROC:uartpr|octave_cnt[2] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.586      ;
; 0.471 ; UARTPROC:uartpr|octave_cnt[3] ; UARTPROC:uartpr|octave_cnt[1] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.592      ;
; 0.551 ; UARTPROC:uartpr|octave_cnt[1] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.672      ;
; 0.598 ; UARTPROC:uartpr|octave_cnt[0] ; UARTPROC:uartpr|octave_cnt[2] ; BUT_1        ; BUT_1       ; 0.000        ; 0.037      ; 0.719      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'BUT_2'                                                                                                      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.194 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[0] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.314      ;
; 0.375 ; UARTPROC:uartpr|mult_cnt[0] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.495      ;
; 0.428 ; UARTPROC:uartpr|mult_cnt[1] ; UARTPROC:uartpr|mult_cnt[1] ; BUT_2        ; BUT_2       ; 0.000        ; 0.036      ; 0.548      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU1|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.714 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.936      ; 2.230      ;
; 0.796 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.860      ; 2.236      ;
; 0.822 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.929      ; 2.331      ;
; 0.826 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.868      ; 2.274      ;
; 0.839 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.869      ; 2.288      ;
; 0.869 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.857      ; 2.306      ;
; 0.872 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.861      ; 2.313      ;
; 0.873 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.858      ; 2.311      ;
; 0.877 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.858      ; 2.315      ;
; 0.879 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.857      ; 2.316      ;
; 0.879 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.836      ; 2.295      ;
; 0.881 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.860      ; 2.321      ;
; 0.887 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.792      ; 2.259      ;
; 0.890 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.804      ; 2.274      ;
; 0.892 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.783      ; 2.255      ;
; 0.897 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.783      ; 2.260      ;
; 0.918 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.845      ; 2.343      ;
; 0.918 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.857      ; 2.355      ;
; 0.928 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.781      ; 2.289      ;
; 0.928 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.780      ; 2.288      ;
; 0.931 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.767      ; 2.278      ;
; 0.939 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.799      ; 2.318      ;
; 0.941 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.802      ; 2.323      ;
; 0.948 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.803      ; 2.331      ;
; 0.950 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.784      ; 2.314      ;
; 0.951 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.861      ; 2.392      ;
; 0.951 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.791      ; 2.322      ;
; 0.960 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.764      ; 2.304      ;
; 0.988 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.770      ; 2.338      ;
; 0.999 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.803      ; 2.382      ;
; 0.999 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.791      ; 2.370      ;
; 1.073 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU1|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN ; -0.500       ; 1.771      ; 2.424      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Block1:BlockU2|ADSR:ADSR_inst|EN'                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                      ; Launch Clock                                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.718 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[14] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.806      ; 2.104      ;
; 0.743 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.831      ; 2.154      ;
; 0.797 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.811      ; 2.188      ;
; 0.827 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.812      ; 2.219      ;
; 0.853 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.818      ; 2.251      ;
; 0.856 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[18] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.756      ; 2.192      ;
; 0.871 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.787      ; 2.238      ;
; 0.900 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.750      ; 2.230      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[20] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.755      ; 2.241      ;
; 0.922 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.750      ; 2.252      ;
; 0.936 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[19] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.675      ; 2.191      ;
; 0.949 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.697      ; 2.226      ;
; 0.949 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.749      ; 2.278      ;
; 0.953 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.685      ; 2.218      ;
; 0.954 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.697      ; 2.231      ;
; 0.955 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.684      ; 2.219      ;
; 0.985 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.684      ; 2.249      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sign_out_dffe5    ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.676      ; 2.242      ;
; 1.020 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.698      ; 2.298      ;
; 1.036 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.688      ; 2.304      ;
; 1.036 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.684      ; 2.300      ;
; 1.043 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.688      ; 2.311      ;
; 1.127 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.738      ; 2.445      ;
; 1.128 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.653      ; 2.361      ;
; 1.178 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.742      ; 2.500      ;
; 1.203 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[6]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.802      ; 2.585      ;
; 1.246 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[0]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.747      ; 2.573      ;
; 1.249 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.737      ; 2.566      ;
; 1.266 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[15] ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.686      ; 2.532      ;
; 1.272 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.666      ; 2.518      ;
; 1.295 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[5]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.684      ; 2.559      ;
; 1.304 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]  ; Block1:BlockU2|ADSR:ADSR_inst|buffer_res[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN ; -0.500       ; 1.737      ; 2.621      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------------------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                    ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 1.138 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.469      ;
; 1.157 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.482      ;
; 1.161 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.485      ;
; 1.168 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.498      ;
; 1.169 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.499      ;
; 1.172 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.496      ;
; 1.173 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.498      ;
; 1.174 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.499      ;
; 1.175 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.486      ;
; 1.176 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.500      ;
; 1.178 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.489      ;
; 1.182 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.895     ; 0.491      ;
; 1.184 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.508      ;
; 1.191 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.515      ;
; 1.192 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.511      ;
; 1.192 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.515      ;
; 1.196 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.520      ;
; 1.197 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.518      ;
; 1.200 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.517      ;
; 1.202 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.513      ;
; 1.202 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.526      ;
; 1.216 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.527      ;
; 1.220 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.544      ;
; 1.222 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.546      ;
; 1.224 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.535      ;
; 1.229 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.559      ;
; 1.231 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.551      ;
; 1.234 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.874     ; 0.564      ;
; 1.276 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.601      ;
; 1.279 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.866     ; 0.617      ;
; 1.295 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.876     ; 0.623      ;
; 1.298 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.864     ; 0.638      ;
; 1.300 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.624      ;
; 1.302 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.627      ;
; 1.306 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.633      ;
; 1.306 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.876     ; 0.634      ;
; 1.309 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.634      ;
; 1.309 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.634      ;
; 1.312 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.869     ; 0.647      ;
; 1.317 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.646      ;
; 1.320 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.649      ;
; 1.321 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.867     ; 0.658      ;
; 1.323 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.648      ;
; 1.329 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.895     ; 0.638      ;
; 1.331 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.895     ; 0.640      ;
; 1.334 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.894     ; 0.644      ;
; 1.336 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.894     ; 0.646      ;
; 1.336 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.661      ;
; 1.338 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.657      ;
; 1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.657      ;
; 1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.658      ;
; 1.339 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.658      ;
; 1.342 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.661      ;
; 1.343 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.895     ; 0.652      ;
; 1.346 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.665      ;
; 1.348 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.669      ;
; 1.352 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.894     ; 0.662      ;
; 1.355 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.680      ;
; 1.356 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.677      ;
; 1.356 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.680      ;
; 1.358 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.877     ; 0.685      ;
; 1.360 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.681      ;
; 1.366 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.687      ;
; 1.367 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.866     ; 0.705      ;
; 1.367 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.686      ;
; 1.368 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.885     ; 0.687      ;
; 1.372 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.866     ; 0.710      ;
; 1.372 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.693      ;
; 1.372 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.876     ; 0.700      ;
; 1.373 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.873     ; 0.704      ;
; 1.374 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.864     ; 0.714      ;
; 1.375 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.704      ;
; 1.380 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.700      ;
; 1.381 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.702      ;
; 1.385 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.864     ; 0.725      ;
; 1.387 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.716      ;
; 1.409 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.875     ; 0.738      ;
; 1.410 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.727      ;
; 1.436 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.880     ; 0.760      ;
; 1.439 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.895     ; 0.748      ;
; 1.442 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.758      ;
; 1.447 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.767      ;
; 1.452 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.768      ;
; 1.455 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.894     ; 0.765      ;
; 1.455 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.881     ; 0.778      ;
; 1.458 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.774      ;
; 1.459 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.884     ; 0.779      ;
; 1.463 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.895     ; 0.772      ;
; 1.477 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.882     ; 0.799      ;
; 1.478 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.796      ;
; 1.487 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.878     ; 0.813      ;
; 1.504 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.815      ;
; 1.509 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.883     ; 0.830      ;
; 1.510 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.894     ; 0.820      ;
; 1.511 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.894     ; 0.821      ;
; 1.511 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.886     ; 0.829      ;
; 1.514 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; ROM1:UROM2|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.893     ; 0.825      ;
; 1.517 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.879     ; 0.842      ;
; 1.519 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.887     ; 0.836      ;
; 1.526 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; ROM1:UROM1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C            ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.888     ; 0.842      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[25]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 1.797      ;
; 3.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe1                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 1.797      ;
; 3.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe21                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 1.797      ;
; 3.099 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe2                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.091     ; 1.797      ;
; 3.105 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[11]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.797      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[6]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 1.758      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[17]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[20]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[16]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[25]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[23]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[22]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[18]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[19]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[21]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.149 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[24]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 1.761      ;
; 3.180 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[17]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.699      ;
; 3.180 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[22]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.699      ;
; 3.180 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[21]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.699      ;
; 3.180 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[16]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 1.699      ;
; 3.250 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[7]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 1.658      ;
; 3.259 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[1]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.101     ; 1.627      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[9]                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[11]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[10]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[12]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[13]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[15]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.262 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_dffe31[14]                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.074     ; 1.651      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[12]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[13]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[9]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[10]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[8]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[11]                                         ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.268 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[7]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 1.612      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[12]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[12]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[16]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[20]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[20]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[19]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[19]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[23]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.088     ; 1.629      ;
; 3.270 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[14] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.078     ; 1.639      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[25]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|both_inputs_are_infinite_dffe1                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe1                                   ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe4                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe3                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe4                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe3                              ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe31                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.274 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe21                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.098     ; 1.615      ;
; 3.281 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[14]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 1.630      ;
; 3.281 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[13]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 1.630      ;
; 3.281 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[11]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 1.630      ;
; 3.281 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[10]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 1.630      ;
; 3.281 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[12]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 1.630      ;
; 3.281 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_add_sub_res_mag_dffe21[15]                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 1.630      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[18] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[16] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[21] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[25] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[19] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.285 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[17] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.619      ;
; 3.289 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[18]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.626      ;
; 3.289 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[18]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.626      ;
; 3.289 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[22]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.626      ;
; 3.289 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.072     ; 1.626      ;
; 3.291 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[0]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.606      ;
; 3.291 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[2]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.606      ;
; 3.291 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[3]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.606      ;
; 3.291 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_out_dffe5[4]                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 1.606      ;
; 3.294 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[16]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.089     ; 1.604      ;
; 3.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[11]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.797      ;
; 3.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[15]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.797      ;
; 3.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[15]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.797      ;
; 3.298 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[23]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.108      ; 1.797      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[10] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.299 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[13] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.085     ; 1.603      ;
; 3.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[4]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 1.587      ;
; 3.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[4]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 1.587      ;
; 3.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 1.587      ;
; 3.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[2]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 1.587      ;
; 3.308 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[14]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.092     ; 1.587      ;
; 3.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[9]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.581      ;
; 3.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[9]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.581      ;
; 3.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[13]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.581      ;
; 3.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[13]                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.581      ;
; 3.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[5]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.581      ;
; 3.319 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                        ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 1.581      ;
; 3.323 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[4]                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 1.581      ;
+-------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                         ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.681 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.202      ; 0.973      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[7]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[6]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[5]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.791 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_out_dffe5[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.971      ;
; 0.840 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[5]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.221      ;
; 0.846 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[3]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 1.221      ;
; 0.852 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[2]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 1.221      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a1  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a2  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a3  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a4  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a5  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a6  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a7  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a8  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a9  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a10 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.906 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|dffe6 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|altshift_taps:man_res_is_not_zero_dffe31_rtl_0|shift_taps_akm:auto_generated|altsyncram_p861:altsyncram4|ram_block7a11 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.211      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[7]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[0]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[1]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[2]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[3]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[6]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[8]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[4]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:add_sub5|add_sub_adj:auto_generated|lcell_ffa[5]                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.956 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_adj_dffe21[1]                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.149      ;
; 0.981 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.370      ;
; 0.981 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_man_dffe1[0]                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.370      ;
; 0.982 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_nan_dffe31                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 1.371      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe4                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe3                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe31                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe21                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|input_is_infinite_dffe2                                                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe4                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_res_dffe3                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[0]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[1]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[2]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[3]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 0.986 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|exp_res_dffe3[4]                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.178      ;
; 1.013 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|zero_man_sign_dffe2                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 1.221      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[12]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[11]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.016 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper0|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.211      ;
; 1.018 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|man_leading_zeros_dffe31[2]                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.223      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[10]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[12]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[0]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[4]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[13]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[3]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[7]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[11]                                                ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[9]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[6]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[5]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[8]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[1]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.028 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|lpm_add_sub:man_add_sub_upper1|add_sub_uuk:auto_generated|lcell_ffa[2]                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.222      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe1                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|sticky_bit_dffe2                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinity_magnitude_sub_dffe2                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|add_sub_dffe1                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|datab_sign_dffe1                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe3                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe31                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe21                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.030 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|infinite_output_sign_dffe2                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.214      ;
; 1.031 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|CLEARADD                                                                                                                                         ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component|dataa_man_dffe1[22]                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.217      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 116
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.695 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                  ; -9.352    ; -0.113 ; 1.095    ; 0.681   ; -3.000              ;
;  BUT_1                                            ; -1.057    ; 0.186  ; N/A      ; N/A     ; -3.000              ;
;  BUT_2                                            ; -0.590    ; 0.194  ; N/A      ; N/A     ; -3.000              ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -4.724    ; 0.714  ; N/A      ; N/A     ; 0.255               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -4.338    ; 0.718  ; N/A      ; N/A     ; 0.261               ;
;  C                                                ; 0.027     ; -0.113 ; N/A      ; N/A     ; 9.434               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -9.352    ; 0.147  ; 1.095    ; 0.681   ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -2.353    ; 1.138  ; N/A      ; N/A     ; -1.701              ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -4.058    ; 0.178  ; N/A      ; N/A     ; 49.665              ;
; Design-wide TNS                                   ; -3979.491 ; -0.331 ; 0.0      ; 0.0     ; -35.334             ;
;  BUT_1                                            ; -2.289    ; 0.000  ; N/A      ; N/A     ; -8.948              ;
;  BUT_2                                            ; -0.590    ; 0.000  ; N/A      ; N/A     ; -5.974              ;
;  Block1:BlockU1|ADSR:ADSR_inst|EN                 ; -115.345  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  Block1:BlockU2|ADSR:ADSR_inst|EN                 ; -119.809  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  C                                                ; 0.000     ; -0.331 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3476.438 ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -23.077   ; 0.000  ; N/A      ; N/A     ; -20.412             ;
;  UPLL|altpll_component|auto_generated|pll1|clk[2] ; -249.039  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUT_3                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; R                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUT_1                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RX                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; BUT_1                                            ; BUT_1                                            ; 12       ; 0        ; 0        ; 0        ;
; BUT_2                                            ; BUT_2                                            ; 3        ; 0        ; 0        ; 0        ;
; C                                                ; C                                                ; 2720     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1026     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; BUT_1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1394     ; 0        ; 0        ; 0        ;
; BUT_2                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 70       ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 301941   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 248784   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7364     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8916     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; 0        ; 0        ; 32       ; 0        ;
; BUT_1                                            ; BUT_1                                            ; 12       ; 0        ; 0        ; 0        ;
; BUT_2                                            ; BUT_2                                            ; 3        ; 0        ; 0        ; 0        ;
; C                                                ; C                                                ; 2720     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 1026     ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 32       ; 1376     ; 0        ; 0        ;
; BUT_1                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1394     ; 0        ; 0        ; 0        ;
; BUT_2                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 70       ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 131      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 301941   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 248784   ; 0        ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 0        ; 32       ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 7364     ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; 8916     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                              ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                               ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 678      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 1076  ; 1076 ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; BUT_1                                            ; BUT_1                                            ; Base      ; Constrained ;
; BUT_2                                            ; BUT_2                                            ; Base      ; Constrained ;
; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Block1:BlockU1|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Block1:BlockU2|ADSR:ADSR_inst|EN                 ; Base      ; Constrained ;
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[2] ; UPLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; R          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 28 22:36:45 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[1]} {UPLL|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[2]} {UPLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name BUT_2 BUT_2
    Info (332105): create_clock -period 1.000 -name BUT_1 BUT_1
    Info (332105): create_clock -period 1.000 -name Block1:BlockU1|ADSR:ADSR_inst|EN Block1:BlockU1|ADSR:ADSR_inst|EN
    Info (332105): create_clock -period 1.000 -name Block1:BlockU2|ADSR:ADSR_inst|EN Block1:BlockU2|ADSR:ADSR_inst|EN
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.352           -3476.438 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.573            -111.417 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -4.232            -116.641 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -4.058            -249.039 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -2.353             -23.077 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.057              -2.289 BUT_1 
    Info (332119):    -0.590              -0.590 BUT_2 
    Info (332119):     0.027               0.000 C 
Info (332146): Worst-case hold slack is 0.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.313               0.000 C 
    Info (332119):     0.431               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.434               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 BUT_1 
    Info (332119):     0.465               0.000 BUT_2 
    Info (332119):     1.634               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     1.643               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     2.513               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.095
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.095               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.590               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.948 BUT_1 
    Info (332119):    -3.000              -5.974 BUT_2 
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.360               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.374               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.781               0.000 C 
    Info (332119):    49.691               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.417           -2925.714 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.724            -115.345 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):    -4.338            -119.809 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -3.472            -198.958 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.953             -18.403 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.863              -1.870 BUT_1 
    Info (332119):    -0.446              -0.446 BUT_2 
    Info (332119):     0.042               0.000 C 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.362               0.000 C 
    Info (332119):     0.380               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 BUT_1 
    Info (332119):     0.417               0.000 BUT_2 
    Info (332119):     1.662               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     1.664               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     2.198               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 1.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.292               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.447               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.948 BUT_1 
    Info (332119):    -3.000              -5.974 BUT_2 
    Info (332119):    -1.701             -20.412 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.255               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.261               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.770               0.000 C 
    Info (332119):    49.665               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.100           -1018.281 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.813             -45.166 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):    -1.801             -94.056 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.763             -40.452 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.096               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.119               0.000 BUT_1 
    Info (332119):     0.311               0.000 BUT_2 
    Info (332119):     2.810               0.000 C 
Info (332146): Worst-case hold slack is -0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.113              -0.331 C 
    Info (332119):     0.147               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.186               0.000 BUT_1 
    Info (332119):     0.194               0.000 BUT_2 
    Info (332119):     0.714               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.718               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     1.138               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 3.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.099               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.681               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.256 BUT_1 
    Info (332119):    -3.000              -5.128 BUT_2 
    Info (332119):     0.364               0.000 Block1:BlockU1|ADSR:ADSR_inst|EN 
    Info (332119):     0.369               0.000 Block1:BlockU2|ADSR:ADSR_inst|EN 
    Info (332119):     0.500               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.234               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.434               0.000 C 
    Info (332119):    49.768               0.000 UPLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 116 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 116
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.695 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4807 megabytes
    Info: Processing ended: Tue May 28 22:36:51 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


