#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12160a290 .scope module, "tb_fsm_seq" "tb_fsm_seq" 2 2;
 .timescale -9 -9;
P_0x600003393980 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x600001492130_0 .var "clk", 0 0;
v0x6000014921c0_0 .var "din", 0 0;
v0x600001492250_0 .net "dout_mealy", 0 0, L_0x600000d91b20;  1 drivers
v0x6000014922e0_0 .net "dout_moore", 0 0, L_0x600000d91c70;  1 drivers
v0x600001492370_0 .var/i "k", 31 0;
v0x600001492400_0 .var "rst", 0 0;
v0x600001492490_0 .var "seq", 0 20;
E_0x600003393a00 .event negedge, v0x600001490fc0_0;
E_0x600003393a40 .event anyedge, v0x600001491170_0;
S_0x121604a00 .scope module, "DUT" "fsm_seq" 2 16, 3 2 0, S_0x12160a290;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout_mealy";
    .port_info 1 /OUTPUT 1 "dout_moore";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "din";
v0x600001491e60_0 .net "clk", 0 0, v0x600001492130_0;  1 drivers
v0x600001491ef0_0 .net "din", 0 0, v0x6000014921c0_0;  1 drivers
v0x600001491f80_0 .net "dout_mealy", 0 0, L_0x600000d91b20;  alias, 1 drivers
v0x600001492010_0 .net "dout_moore", 0 0, L_0x600000d91c70;  alias, 1 drivers
v0x6000014920a0_0 .net "rst", 0 0, v0x600001492400_0;  1 drivers
S_0x121604b70 .scope module, "fsm_mealy" "mealy_seq" 3 16, 4 7 0, S_0x121604a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x121605ed0 .param/l "s0" 1 4 23, C4<000>;
P_0x121605f10 .param/l "s1" 1 4 24, C4<001>;
P_0x121605f50 .param/l "s2" 1 4 25, C4<010>;
P_0x121605f90 .param/l "s3" 1 4 26, C4<011>;
P_0x121605fd0 .param/l "s4" 1 4 27, C4<100>;
P_0x121606010 .param/l "s5" 1 4 28, C4<101>;
P_0x121606050 .param/l "s6" 1 4 29, C4<110>;
P_0x121606090 .param/l "s7" 1 4 30, C4<111>;
L_0x600000d91b20 .functor OR 1, L_0x6000017901e0, L_0x600001790500, C4<0>, C4<0>;
L_0x128078010 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001490cf0_0 .net/2u *"_ivl_0", 2 0, L_0x128078010;  1 drivers
v0x600001490e10_0 .net *"_ivl_2", 0 0, L_0x6000017901e0;  1 drivers
L_0x128078058 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x600001490ea0_0 .net/2u *"_ivl_4", 2 0, L_0x128078058;  1 drivers
v0x600001490f30_0 .net *"_ivl_6", 0 0, L_0x600001790500;  1 drivers
v0x600001490fc0_0 .net "clk", 0 0, v0x600001492130_0;  alias, 1 drivers
v0x600001491050_0 .net "din", 0 0, v0x6000014921c0_0;  alias, 1 drivers
v0x6000014910e0_0 .net "dout", 0 0, L_0x600000d91b20;  alias, 1 drivers
v0x600001491170_0 .net "rst", 0 0, v0x600001492400_0;  alias, 1 drivers
v0x600001491200_0 .var "st_nxt", 2 0;
v0x600001491290_0 .var "st_reg", 2 0;
E_0x600003393c80 .event anyedge, v0x600001491290_0, v0x600001491050_0;
E_0x600003393cc0 .event posedge, v0x600001490fc0_0;
L_0x6000017901e0 .cmp/eq 3, v0x600001491290_0, L_0x128078010;
L_0x600001790500 .cmp/eq 3, v0x600001491290_0, L_0x128078058;
S_0x1216054d0 .scope module, "fsm_moore" "moore_seq" 3 24, 5 7 0, S_0x121604a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x121605640 .param/l "s0" 1 5 23, C4<000>;
P_0x121605680 .param/l "s1" 1 5 24, C4<001>;
P_0x1216056c0 .param/l "s2" 1 5 25, C4<010>;
P_0x121605700 .param/l "s3" 1 5 26, C4<011>;
P_0x121605740 .param/l "s4" 1 5 27, C4<100>;
P_0x121605780 .param/l "s5" 1 5 28, C4<101>;
P_0x1216057c0 .param/l "s6" 1 5 29, C4<110>;
L_0x600000d91b90 .functor AND 1, L_0x6000017905a0, L_0x6000017906e0, C4<1>, C4<1>;
L_0x600000d91c00 .functor AND 1, L_0x600001790780, L_0x6000017908c0, C4<1>, C4<1>;
L_0x600000d91c70 .functor OR 1, L_0x600000d91b90, L_0x600000d91c00, C4<0>, C4<0>;
L_0x1280780a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001491320_0 .net/2u *"_ivl_0", 2 0, L_0x1280780a0;  1 drivers
v0x6000014913b0_0 .net *"_ivl_10", 0 0, L_0x6000017906e0;  1 drivers
v0x600001491440_0 .net *"_ivl_12", 0 0, L_0x600000d91b90;  1 drivers
L_0x128078178 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000014914d0_0 .net/2u *"_ivl_14", 2 0, L_0x128078178;  1 drivers
v0x600001491560_0 .net *"_ivl_16", 0 0, L_0x600001790780;  1 drivers
v0x6000014915f0_0 .net *"_ivl_18", 31 0, L_0x600001790820;  1 drivers
v0x600001491680_0 .net *"_ivl_2", 0 0, L_0x6000017905a0;  1 drivers
L_0x1280781c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001491710_0 .net *"_ivl_21", 30 0, L_0x1280781c0;  1 drivers
L_0x128078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014917a0_0 .net/2u *"_ivl_22", 31 0, L_0x128078208;  1 drivers
v0x600001491830_0 .net *"_ivl_24", 0 0, L_0x6000017908c0;  1 drivers
v0x6000014918c0_0 .net *"_ivl_26", 0 0, L_0x600000d91c00;  1 drivers
v0x600001491950_0 .net *"_ivl_4", 31 0, L_0x600001790640;  1 drivers
L_0x1280780e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000014919e0_0 .net *"_ivl_7", 30 0, L_0x1280780e8;  1 drivers
L_0x128078130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001491a70_0 .net/2u *"_ivl_8", 31 0, L_0x128078130;  1 drivers
v0x600001491b00_0 .net "clk", 0 0, v0x600001492130_0;  alias, 1 drivers
v0x600001491b90_0 .net "din", 0 0, v0x6000014921c0_0;  alias, 1 drivers
v0x600001491c20_0 .net "dout", 0 0, L_0x600000d91c70;  alias, 1 drivers
v0x600001491cb0_0 .net "rst", 0 0, v0x600001492400_0;  alias, 1 drivers
v0x600001491d40_0 .var "st_nxt", 2 0;
v0x600001491dd0_0 .var "st_reg", 2 0;
E_0x600003393ec0 .event anyedge, v0x600001491dd0_0, v0x600001491050_0;
L_0x6000017905a0 .cmp/eq 3, v0x600001491dd0_0, L_0x1280780a0;
L_0x600001790640 .concat [ 1 31 0 0], v0x6000014921c0_0, L_0x1280780e8;
L_0x6000017906e0 .cmp/eq 32, L_0x600001790640, L_0x128078130;
L_0x600001790780 .cmp/eq 3, v0x600001491dd0_0, L_0x128078178;
L_0x600001790820 .concat [ 1 31 0 0], v0x6000014921c0_0, L_0x1280781c0;
L_0x6000017908c0 .cmp/eq 32, L_0x600001790820, L_0x128078208;
    .scope S_0x121604b70;
T_0 ;
    %wait E_0x600003393cc0;
    %load/vec4 v0x600001491170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001491290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001491200_0;
    %assign/vec4 v0x600001491290_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x121604b70;
T_1 ;
    %wait E_0x600003393c80;
    %load/vec4 v0x600001491290_0;
    %store/vec4 v0x600001491200_0, 0, 3;
    %load/vec4 v0x600001491290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.13 ;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.15 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.17 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.19 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.21 ;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.23;
T_1.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.23 ;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x600001491050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.24, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
    %jmp T_1.25;
T_1.24 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001491200_0, 0, 3;
T_1.25 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1216054d0;
T_2 ;
    %wait E_0x600003393cc0;
    %load/vec4 v0x600001491cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001491dd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001491d40_0;
    %assign/vec4 v0x600001491dd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1216054d0;
T_3 ;
    %wait E_0x600003393ec0;
    %load/vec4 v0x600001491dd0_0;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %load/vec4 v0x600001491dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x600001491b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
T_3.9 ;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x600001491b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
T_3.11 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x600001491b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
T_3.13 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x600001491b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
T_3.15 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x600001491b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
T_3.17 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x600001491b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001491d40_0, 0, 3;
T_3.19 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12160a290;
T_4 ;
    %pushi/vec4 415898, 0, 21;
    %store/vec4 v0x600001492490_0, 0, 21;
    %end;
    .thread T_4;
    .scope S_0x12160a290;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001492130_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x12160a290;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x600001492130_0;
    %inv;
    %store/vec4 v0x600001492130_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12160a290;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001492400_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001492400_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x12160a290;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000014921c0_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x600001492400_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x600003393a40;
    %jmp T_8.0;
T_8.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001492370_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x600001492370_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_8.3, 5;
    %wait E_0x600003393a00;
    %load/vec4 v0x600001492490_0;
    %pushi/vec4 20, 0, 34;
    %load/vec4 v0x600001492370_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x6000014921c0_0, 0, 1;
    %load/vec4 v0x600001492370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001492370_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %delay 20, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x12160a290;
T_9 ;
    %vpi_call 2 48 "$dumpfile", "tb_fsm_seq.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12160a290 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_fsm_seq.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_seq/fsm_seq.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_seq/mealy_seq.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_seq/moore_seq.v";
