$date
	Sun Oct 23 02:36:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#587269
b11010 !
1"
#587270
b11010 &
b11010 %
1$
#587271
0"
#587274
b1101 &
b1101 %
#587278
b101000 &
b101000 %
#587282
b10100 &
b10100 %
#587286
b1010 &
b1010 %
#587290
b101 &
b101 %
#587294
b10000 &
b10000 %
#587298
b1000 &
b1000 %
#587302
b100 &
b100 %
#587306
b10 &
b10 %
#587310
b1 &
1#
b1 %
#587314
b0 &
b0 %
0#
0$
#1553851
b11100 !
1"
#1553854
b11100 &
b11100 %
1$
#1553855
0"
#1553858
b1110 &
b1110 %
#1553862
b111 &
b111 %
#1553866
b10110 &
b10110 %
#1553870
b1011 &
b1011 %
#1553874
b100010 &
b100010 %
#1553878
b10001 &
b10001 %
#1553882
b110100 &
b110100 %
#1553886
b11010 &
b11010 %
#1553890
b1101 &
b1101 %
#1553894
b101000 &
b101000 %
#1553898
b10100 &
b10100 %
#1553902
b1010 &
b1010 %
#1553906
b101 &
b101 %
#1553910
b10000 &
b10000 %
#1553914
b1000 &
b1000 %
#1553918
b100 &
b100 %
#1553922
b10 &
b10 %
#1553926
b1 &
1#
b1 %
#1553930
b0 &
b0 %
0#
0$
#2578787
b10101 !
1"
#2578790
b10101 &
b10101 %
1$
#2578791
0"
#2578794
b1000000 &
b1000000 %
#2578798
b100000 &
b100000 %
#2578802
b10000 &
b10000 %
#2578806
b1000 &
b1000 %
#2578810
b100 &
b100 %
#2578814
b10 &
b10 %
#2578818
b1 &
b1 %
1#
#2578822
b0 &
0#
b0 %
0$
#4500012
