{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537742965117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537742965124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 23 17:49:24 2018 " "Processing started: Sun Sep 23 17:49:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537742965124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742965124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c multiplier_toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multiplier -c multiplier_toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742965124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537742965597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537742965597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_9 " "Found entity 1: adder_9" {  } { { "adder_9.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/adder_9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537742975687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742975687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537742975691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742975691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537742975696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742975696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_toplevel " "Found entity 1: multiplier_toplevel" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537742975700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742975700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537742975705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742975705 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ResetB multiplier_toplevel.sv(52) " "Verilog HDL Implicit Net warning at multiplier_toplevel.sv(52): created implicit net for \"ResetB\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537742975705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplier_toplevel " "Elaborating entity \"multiplier_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537742975739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controller " "Elaborating entity \"control\" for hierarchy \"control:controller\"" {  } { { "multiplier_toplevel.sv" "controller" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537742975783 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Clr_Ld control.sv(6) " "Output port \"Clr_Ld\" at control.sv(6) has no driver" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1537742975784 "|multiplier_toplevel|control:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Shift control.sv(7) " "Output port \"Shift\" at control.sv(7) has no driver" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1537742975784 "|multiplier_toplevel|control:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Add control.sv(8) " "Output port \"Add\" at control.sv(8) has no driver" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1537742975784 "|multiplier_toplevel|control:controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Sub control.sv(10) " "Output port \"Sub\" at control.sv(10) has no driver" {  } { { "control.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/control.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1537742975784 "|multiplier_toplevel|control:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_9 adder_9:adderUnit " "Elaborating entity \"adder_9\" for hierarchy \"adder_9:adderUnit\"" {  } { { "multiplier_toplevel.sv" "adderUnit" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537742975785 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sum_9bit\[8\] 0 adder_9.sv(10) " "Net \"sum_9bit\[8\]\" at adder_9.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "adder_9.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/adder_9.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1537742975786 "|multiplier_toplevel|adder_9:adderUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_9:adderUnit\|full_adder:adderGenLoop\[0\].adder_i " "Elaborating entity \"full_adder\" for hierarchy \"adder_9:adderUnit\|full_adder:adderGenLoop\[0\].adder_i\"" {  } { { "adder_9.sv" "adderGenLoop\[0\].adder_i" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/adder_9.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537742975786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:regA " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:regA\"" {  } { { "multiplier_toplevel.sv" "regA" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537742975792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "X GND " "Pin \"X\" is stuck at GND" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537742976194 "|multiplier_toplevel|X"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537742976194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537742976362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537742976362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|Run"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ClearA_LoadB " "No output dependent on input pin \"ClearA_LoadB\"" {  } { { "multiplier_toplevel.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Lab5/multiplier_toplevel.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537742976437 "|multiplier_toplevel|ClearA_LoadB"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1537742976437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537742976438 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537742976438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537742976438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537742976480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 23 17:49:36 2018 " "Processing ended: Sun Sep 23 17:49:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537742976480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537742976480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537742976480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537742976480 ""}
