git clone --depth 1 --no-tags https://github.com/ewt3/ECE385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503114679
git clone --depth 1 --no-tags https://github.com/tanvirarafin/msu_submission_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503089970
git clone --depth 1 --no-tags https://github.com/srijeet2310/Multi-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498253764
git clone --depth 1 --no-tags https://github.com/jonadmark/felix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498471995
git clone --depth 1 --no-tags https://github.com/zhangziqing/Lac_tracer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505526867
git clone --depth 1 --no-tags https://github.com/rustemos/hdl4nn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505376079
git clone --depth 1 --no-tags https://github.com/agonbor11/cosim_zynq-7000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504596352
git clone --depth 1 --no-tags https://github.com/thangND157/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503230778
git clone --depth 1 --no-tags https://github.com/LostInArgand/pynq_3bit_multiplier_xilinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504267186
git clone --depth 1 --no-tags https://github.com/pseudo-aloha/IC-Design-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504407114
git clone --depth 1 --no-tags https://github.com/Sajuuk121/Verilog-8led-flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502636352
git clone --depth 1 --no-tags https://github.com/rishabhparihar99/Router_1_3_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501648934
git clone --depth 1 --no-tags https://github.com/211hunter166/FPGA-assignment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502533677
git clone --depth 1 --no-tags https://github.com/htmos6/Verilog-System-Design-Questions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501803804
git clone --depth 1 --no-tags https://github.com/minggfan/32Bit_Ripple_Carry_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501666995
git clone --depth 1 --no-tags https://github.com/Neginashi/UART_FPGA_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501605940
git clone --depth 1 --no-tags https://github.com/crlarsen/cmpadd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501829349
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_dummy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498080630
git clone --depth 1 --no-tags https://github.com/BlingDan/EDA-Vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499335206
git clone --depth 1 --no-tags https://github.com/smgl9/muise_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500605593
git clone --depth 1 --no-tags https://github.com/rd2606/SIPO_Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502221766
git clone --depth 1 --no-tags https://github.com/alfred-leong/EE2026-Digital-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500117168
git clone --depth 1 --no-tags https://github.com/ujjawalece/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500077406
git clone --depth 1 --no-tags https://github.com/MiangMG/sequence_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500424329
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/FPU_half_precision_23.2ns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500467808
git clone --depth 1 --no-tags https://github.com/Adarsh275/DDCO-LAB-16-Bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501214266
git clone --depth 1 --no-tags https://github.com/ocmykr2/RISCV-CPU-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505770060
git clone --depth 1 --no-tags https://github.com/Chunjw/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506057443
git clone --depth 1 --no-tags https://github.com/ylaloofK/yl_Ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505868657
git clone --depth 1 --no-tags https://github.com/PorterLu/NiCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505729104
git clone --depth 1 --no-tags https://github.com/khancuteee/RGB2Grayscale.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501197545
git clone --depth 1 --no-tags https://github.com/gowrihiremath/Half-Adder-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505466207
git clone --depth 1 --no-tags https://github.com/me9hanics/FPGA-Verilog-Serial_Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499177766
git clone --depth 1 --no-tags https://github.com/radical-p/Mathematical-calculations-on-matrices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500199447
git clone --depth 1 --no-tags https://github.com/mazaczysko/vsynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501791642
git clone --depth 1 --no-tags https://github.com/NibiruFT/CPU-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499701016
git clone --depth 1 --no-tags https://github.com/Koneti-Rajkumar/Digital-circuits-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495479729
git clone --depth 1 --no-tags https://github.com/RiscenY/PWM-Generator-I2C-Interface-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495099931
git clone --depth 1 --no-tags https://github.com/marybelb/311-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496804243
git clone --depth 1 --no-tags https://github.com/marybelb/311-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/496808647
git clone --depth 1 --no-tags https://github.com/zzgmcu/my.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495761920
git clone --depth 1 --no-tags https://github.com/aniket-64/FPGA-Assgn2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500856202
git clone --depth 1 --no-tags https://github.com/Prabhatatha/8_bit_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502814187
git clone --depth 1 --no-tags https://github.com/ljs-2002/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501706727
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/REST_II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500568410
git clone --depth 1 --no-tags https://github.com/kiterunner347/flappy_bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500739760
git clone --depth 1 --no-tags https://github.com/mahendraVamshi/Floating-point-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505779225
git clone --depth 1 --no-tags https://github.com/FMRT19-dragon/hello-world.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505664437
git clone --depth 1 --no-tags https://github.com/hactinhhai123/CPU-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505881047
git clone --depth 1 --no-tags https://github.com/VaishnaviChoudhari/FPGA_Fabric_Design_Architechture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498316155
git clone --depth 1 --no-tags https://github.com/Pierre120/CSARCH1_HDLProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498386140
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Access-Door.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/498889322
git clone --depth 1 --no-tags https://github.com/wingz0c/RISC_V_5_stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497954193
git clone --depth 1 --no-tags https://github.com/visionvlsi/FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499761497
git clone --depth 1 --no-tags https://github.com/YoshiZH/TTL_VGA-DE1-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499726186
git clone --depth 1 --no-tags https://github.com/vallejoyuridamian/CANOpener.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/497084133
git clone --depth 1 --no-tags https://github.com/LiQiiiii/U10M11007.03-COAE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/499591107
git clone --depth 1 --no-tags https://github.com/LostInArgand/MIPS_processor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494696040
git clone --depth 1 --no-tags https://github.com/3ab3at/Simple-Pattern-Displayer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494749342
git clone --depth 1 --no-tags https://github.com/gabriel-vitor/CircuitosDigitais_Problema2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494775398
git clone --depth 1 --no-tags https://github.com/replica455/Verilog-MiniProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494394389
git clone --depth 1 --no-tags https://github.com/Cong-yu-Cong-yu-Cong/FPGA_CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501175756
git clone --depth 1 --no-tags https://github.com/antonloof/diode_shunt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501181067
git clone --depth 1 --no-tags https://github.com/hvjydfjng/lr6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501381271
git clone --depth 1 --no-tags https://github.com/hodol0301/Convolution_Verilog_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500255118
git clone --depth 1 --no-tags https://github.com/sujinhub/FPGA-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502004578
git clone --depth 1 --no-tags https://github.com/minggfan/16Bit_6Tap_FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502055022
git clone --depth 1 --no-tags https://github.com/MiangMG/DatenLord_t4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/502283605
git clone --depth 1 --no-tags https://github.com/dogayaglicioglu/VerySimpleCPUDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504667885
git clone --depth 1 --no-tags https://github.com/junshiuanhsieh/Single_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504095023
git clone --depth 1 --no-tags https://github.com/KuchuruCharitha/HDL-Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505092076
git clone --depth 1 --no-tags https://github.com/HC153Yuanyuan/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505054576
git clone --depth 1 --no-tags https://github.com/JerryHui96/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494937251
git clone --depth 1 --no-tags https://github.com/TheRadDani/lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504176153
git clone --depth 1 --no-tags https://github.com/nguyenvietthi/traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503608570
git clone --depth 1 --no-tags https://github.com/Junzhou-Chen/ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503774260
git clone --depth 1 --no-tags https://github.com/mhdsdt/dsd-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/503723882
git clone --depth 1 --no-tags https://github.com/tallesmmarques/MIPS32_SC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504646303
git clone --depth 1 --no-tags https://github.com/ChoiKangwoo/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506295890
git clone --depth 1 --no-tags https://github.com/keyakarthik/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494534688
git clone --depth 1 --no-tags https://github.com/Warl3ck/test_adc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506189191
git clone --depth 1 --no-tags https://github.com/hakatu/Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/495019351
git clone --depth 1 --no-tags https://github.com/xuan37/hw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494288748
git clone --depth 1 --no-tags https://github.com/birdx-007/MIPS_multi_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505446010
git clone --depth 1 --no-tags https://github.com/cedric-cnam/NetFPGA-SBI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504202280
git clone --depth 1 --no-tags https://github.com/iggor-1/tcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504321543
git clone --depth 1 --no-tags https://github.com/Pastedd/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/504376216
git clone --depth 1 --no-tags https://github.com/kaanolgu/sparse-bfs-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506208052
git clone --depth 1 --no-tags https://github.com/Ziad-cyber/Single-Cycle-MIPS-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505340969
git clone --depth 1 --no-tags https://github.com/yzhangtj/UBC_Cpen311_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505021829
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/AccessBank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505048383
git clone --depth 1 --no-tags https://github.com/wufei-png/vlsi_final_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505155023
git clone --depth 1 --no-tags https://github.com/tlucanti/grasspopper-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505213911
git clone --depth 1 --no-tags https://github.com/mohamedromee12/Master-Slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/505220996
git clone --depth 1 --no-tags https://github.com/haesungchoi/urp22_summer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/500640008
git clone --depth 1 --no-tags https://github.com/CCChanhan/Pmod_JSTK_and_bluetooth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/501458568
